Fitter report for base_sdram
Wed Aug 25 14:59:47 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Aug 25 14:59:46 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; base_sdram                                  ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 28,297 / 32,070 ( 88 % )                    ;
; Total registers                 ; 17702                                       ;
; Total pins                      ; 366 / 457 ( 80 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 156,166 / 4,065,280 ( 4 % )                 ;
; Total RAM Blocks                ; 41 / 397 ( 10 % )                           ;
; Total DSP Blocks                ; 51 / 87 ( 59 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.6%      ;
;     Processor 3            ;  10.4%      ;
;     Processor 4            ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                 ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                     ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK3_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; jh_feedback:md_feedback|temp_feedback[0]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; jh_feedback:md_feedback|temp_feedback[1]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; jh_feedback:md_feedback|temp_feedback[2]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; jh_feedback:md_feedback|temp_feedback[3]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; jh_feedback:md_feedback|temp_feedback[4]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; jh_feedback:md_feedback|temp_feedback[5]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                                                                                                                               ; AX                       ;                       ;
; jh_feedback:md_feedback|temp_feedback[5]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; jh_feedback:md_feedback|temp_feedback[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[1]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[1]                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_1                                                                                                                                                                                              ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[1]~SCLR_LUT                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[1]~_Duplicate_1                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[2]                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_1                                                                                                                                                                                              ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[2]~SCLR_LUT                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[2]~_Duplicate_1                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[3]                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[3]~_Duplicate_1                                                                                                                                                                                              ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[3]~SCLR_LUT                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[3]~_Duplicate_1                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[4]                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[4]~_Duplicate_1                                                                                                                                                                                              ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[4]~SCLR_LUT                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[4]~_Duplicate_1                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[5]~SCLR_LUT                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[11]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[11]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[11]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[11]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[11]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[12]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[12]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[12]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[12]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[12]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[13]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[13]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[13]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[13]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[13]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[14]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[14]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[15]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[15]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[16]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[16]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[21]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[21]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[21]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[21]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[22]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[22]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[22]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[22]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[24]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[24]                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[24]~_Duplicate_1                                                                                                                                                                                             ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[24]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[24]~_Duplicate_1                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[25]                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8                                                                                                              ; AY                       ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[25]~SCLR_LUT                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                  ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                    ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                   ; OE                       ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; fpga_to_hps_in_write                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; fpga_to_hps_in_write~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; hps2m10k_data[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps2m10k_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; hps2m10k_data[8]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps2m10k_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; hps2m10k_data[9]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps2m10k_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; hps2m10k_data[15]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps2m10k_data[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; hps_to_fpga_read                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; hps_to_fpga_read~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_center[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_center[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_center[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_center[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_center[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_center[20]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_left[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_left[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_left[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_left[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_left[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_left[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[11]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[16]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[18]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[24]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[24]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[25]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[25]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|V_right[26]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|V_right[26]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out4[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out4[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out5[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out5[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out5[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out5[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_center[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_center[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_center[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_center[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_center[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_center[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_center[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_center[21]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_left[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_left[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_left[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_left[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_left[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_left[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_left[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_left[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_left[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_left[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|V_right[19]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|V_right[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out4[20]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out4[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out4[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out4[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out5[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out5[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out5[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out5[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out7[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out7[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out7[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out7[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_B[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.1010                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.1010~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_center[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_center[21]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_left[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_left[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_left[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_left[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_left[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_left[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_right[3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_right[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_right[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_right[5]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_right[15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_right[15]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|V_right[26]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|V_right[26]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out4[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out4[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[19]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[3].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[3].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_center[25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_center[25]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_left[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_left[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_left[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_left[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_left[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_left[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_left[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_left[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_left[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_left[19]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[5]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[10]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[10]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[11]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[16]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|V_right[22]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|V_right[22]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_B[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[4].pe|state_fdtd.1010                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[4].pe|state_fdtd.1010~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_center[26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_center[26]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_left[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_left[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_left[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_left[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_right[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_right[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_right[20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_right[20]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|V_right[23]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|V_right[23]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out5[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out5[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out5[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out5[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out7[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out7[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out7[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out7[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_B[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_B[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_center[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_center[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_center[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_center[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_center[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_center[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_left[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_left[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_left[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_left[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_left[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_left[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_left[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_left[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_right[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_right[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|V_right[26]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|V_right[26]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|dalayed_out4[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|dalayed_out4[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_A_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_A_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_A_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_A_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.1011                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.1011~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_center[26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_center[26]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_left[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_left[19]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_right[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_right[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_right[13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_right[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|V_right[24]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|V_right[24]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out4[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out4[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out5[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out5[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[20]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_B[23]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_B_e_zero                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_B_e_zero~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1010                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1010~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1011                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1011~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_center[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_center[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_center[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_center[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_left[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_left[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_left[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_left[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_left[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_left[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_left[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_left[19]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_left[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_left[20]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_right[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_right[5]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_right[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_right[6]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_right[18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_right[18]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|V_right[19]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|V_right[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out4[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out4[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out7[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out7[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out7[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out7[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_B[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_center[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_center[20]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_left[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_left[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_left[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_left[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[5]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|V_right[13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|V_right[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|dalayed_out7[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|dalayed_out7[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_B[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_B[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[9].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[9].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_center[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_center[5]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_center[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_center[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_center[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_center[8]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_center[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_center[11]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_center[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_center[20]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_left[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_left[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_left[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_left[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_left[19]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_left[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|V_right[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|V_right[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[8]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[11]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out7[19]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out7[19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out7[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out7[25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_A[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_A[16]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[15]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[16]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[17]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[17]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[21]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[21]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[22]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_B[22]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0110                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0110~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_center[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_center[2]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_center[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_center[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_center[19]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_center[19]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[17]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[19]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_left[23]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_left[23]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_right[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_right[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_right[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_right[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_right[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_right[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|V_right[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|V_right[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out4[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out4[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out4[10]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out4[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out7[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out7[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out7[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out7[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_larger_exp[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[26]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_B[10]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_B[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[34]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|buf_pre_sum[36]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|buf_pre_sum[35]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[11]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[32]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[33]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|buf_pre_sum[33]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[9]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[28]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|buf_pre_sum[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.1001                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.1001~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.1011                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.1011~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; jh_adc_rfsig:fw_power|delay_timer[4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|delay_timer[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_adc_rfsig:fw_power|max_voltage_pre[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|max_voltage_pre[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:fw_power|max_voltage_pre[6]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|max_voltage_pre[6]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:fw_power|max_voltage_pre[7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|max_voltage_pre[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:fw_power|max_voltage_pre[14]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|max_voltage_pre[14]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_adc_rfsig:fw_power|min_voltage[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|min_voltage[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_adc_rfsig:fw_power|min_voltage_pre[9]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|min_voltage_pre[9]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:fw_power|min_voltage_pre[14]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|min_voltage_pre[14]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_adc_rfsig:fw_power|sram_address[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:fw_power|sram_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_adc_rfsig:re_power|current_state.RESULT                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|current_state.RESULT~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; jh_adc_rfsig:re_power|current_state.WAIT                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|current_state.WAIT~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:re_power|current_state.WRITE                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|current_state.WRITE~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; jh_adc_rfsig:re_power|delay_timer[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|delay_timer[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_adc_rfsig:re_power|delay_timer[15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|delay_timer[15]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_adc_rfsig:re_power|max_voltage[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|max_voltage[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_adc_rfsig:re_power|max_voltage_pre[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|max_voltage_pre[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:re_power|max_voltage_pre[7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|max_voltage_pre[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:re_power|max_voltage_pre[8]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|max_voltage_pre[8]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:re_power|min_voltage[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|min_voltage[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; jh_adc_rfsig:re_power|min_voltage_pre[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|min_voltage_pre[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; jh_adc_rfsig:re_power|sram_address[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|sram_address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_adc_rfsig:re_power|sram_address[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_rfsig:re_power|sram_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; jh_adc_temp:md_adc_temp|temperature_display[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; jh_adc_temp:md_adc_temp|temperature_display[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[7]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|measure_done                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|measure_done~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|tick[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|tick[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|write_pos[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[8]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[9]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_SP:sp|data_out[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_SP:sp|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[5]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[5]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[6]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|ctrl_readdata[5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|ctrl_readdata[5]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_buf_waitrequest[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_buf_waitrequest[1]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_startofpacket[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_startofpacket[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[1]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[8]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[8]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a6                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[25]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[25]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|buffer_start_address[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|buffer_start_address[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|pixel_address[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|pixel_address[6]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|reading_first_pixel_in_image                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|reading_first_pixel_in_image~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|s_pixel_buffer.STATE_0_IDLE                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|s_pixel_buffer.STATE_0_IDLE~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|s_pixel_buffer.STATE_2_READ_BUFFER~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]~DUPLICATE                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|s_mode~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[5]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[21]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|data_out[21]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a1~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a3                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a3~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a5                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a5~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a7                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a7~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|parity9                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|parity9~DUPLICATE                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a6                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a6~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a7                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a7~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6~DUPLICATE                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[6]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[6]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|wrptr_g[1]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|wrptr_g[1]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a1~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a2                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a2~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a3                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a3~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a4                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a4~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a1~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a2                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a2~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a3                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a3~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a6                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a6~DUPLICATE                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6~DUPLICATE                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[5]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[5]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[7]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|rdptr_g[7]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_empty_q                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_empty_q~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_iteration_number:iteration_number|data_out[13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|data_reg[91]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|data_reg[91]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:command_from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:command_from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hw_reset_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hw_reset_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:number32_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:number32_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:number32_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:number32_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_pw_forward_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_pw_forward_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_temperature_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_temperature_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:power_unlock_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:power_unlock_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rf_on_off_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rf_on_off_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rf_on_off_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rf_on_off_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sp_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sp_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|packet_in_progress                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|packet_in_progress~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|active_cs_n~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|i_cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_next.111                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|i_next.111~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[28]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[29]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[33]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2:nios2_sdram|nios2_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; nios2:nios2_sdram|nios2_sdram:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; read_M10K_addr[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; read_M10K_addr[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; read_M10K_addr[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; read_M10K_addr[4]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; read_M10K_addr[5]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; read_M10K_addr[6]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; read_M10K_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; rst_command                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; rst_command~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                            ; Ignored Value ; Ignored Source                                                       ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------+
; I/O Standard                ; DE1_SOC_golden_top                          ;              ; surgical_trigger                                                                                      ; 3.3-V LVTTL   ; QSF Assignment                                                       ;
; PLL Bandwidth Preset        ; DE1_SOC_golden_top                          ;              ; *adc_pll_0002*|altera_pll:altera_pll_i*|*                                                             ; AUTO          ; ip/ADC_PLL/adc_pll/adc_pll_0002.qip                                  ;
; PLL Bandwidth Preset        ; DE1_SOC_golden_top                          ;              ; *nios2_VGA_subsystem_VGA_PLL_video_pll*|altera_pll:altera_pll_i*|*                                    ; AUTO          ; nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.qip ;
; PLL Compensation Mode       ; DE1_SOC_golden_top                          ;              ; *adc_pll_0002*|altera_pll:altera_pll_i*|*                                                             ; DIRECT        ; ip/ADC_PLL/adc_pll/adc_pll_0002.qip                                  ;
; PLL Compensation Mode       ; DE1_SOC_golden_top                          ;              ; *nios2_VGA_subsystem_VGA_PLL_video_pll*|altera_pll:altera_pll_i*|*                                    ; DIRECT        ; nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.qip ;
; PLL Compensation Mode       ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                                       ;
; PLL Automatic Self-Reset    ; DE1_SOC_golden_top                          ;              ; *adc_pll_0002*|altera_pll:altera_pll_i*|*                                                             ; OFF           ; ip/ADC_PLL/adc_pll/adc_pll_0002.qip                                  ;
; PLL Automatic Self-Reset    ; DE1_SOC_golden_top                          ;              ; *nios2_VGA_subsystem_VGA_PLL_video_pll*|altera_pll:altera_pll_i*|*                                    ; OFF           ; nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.qip ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                                       ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                                       ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                             ; on            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[0]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[10]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[11]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[12]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[13]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[14]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[15]~reg0                                                                                      ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[1]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[2]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[3]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[4]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[5]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[6]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[7]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[8]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Input Register         ; nios2_sdram                                 ;              ; za_data[9]~reg0                                                                                       ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[0]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[10]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[11]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[12]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[13]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[14]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[15]                                                                                            ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[1]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[2]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[3]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[4]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[5]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[6]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[7]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[8]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
; Fast Output Enable Register ; nios2_sdram                                 ;              ; m_data[9]                                                                                             ; ON            ; Compiler or HDL Assignment                                           ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 60982 ) ; 0.00 % ( 0 / 60982 )       ; 0.00 % ( 0 / 60982 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 60982 ) ; 0.00 % ( 0 / 60982 )       ; 0.00 % ( 0 / 60982 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                               ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------+
; Partition Name                   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                       ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------+
; Top                              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                ;
; nios2_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst   ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                 ;
+----------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                       ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                              ; 0.00 % ( 0 / 60105 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; nios2_hps_0_hps_io_border:border ; 0.00 % ( 0 / 839 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst   ; 0.00 % ( 0 / 38 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+----------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28,297 / 32,070       ; 88 %  ;
; ALMs needed [=A-B+C]                                        ; 28,297                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 30,012 / 32,070       ; 94 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,262                 ;       ;
;         [b] ALMs used for LUT logic                         ; 22,214                ;       ;
;         [c] ALMs used for registers                         ; 3,536                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,058 / 32,070        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 343 / 32,070          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 342                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,207 / 3,207         ; 100 % ;
;     -- Logic LABs                                           ; 3,207                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 42,927                ;       ;
;     -- 7 input functions                                    ; 228                   ;       ;
;     -- 6 input functions                                    ; 10,979                ;       ;
;     -- 5 input functions                                    ; 10,494                ;       ;
;     -- 4 input functions                                    ; 6,426                 ;       ;
;     -- <=3 input functions                                  ; 14,800                ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,822                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 17,382                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 15,596 / 64,140       ; 24 %  ;
;         -- Secondary logic registers                        ; 1,786 / 64,140        ; 3 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 15,650                ;       ;
;         -- Routing optimization registers                   ; 1,732                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 366 / 457             ; 80 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 320                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 41 / 397              ; 10 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 156,166 / 4,065,280   ; 4 %   ;
; Total block memory implementation bits                      ; 419,840 / 4,065,280   ; 10 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 51 / 87               ; 59 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 9                     ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 27.2% / 26.8% / 28.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 45.9% / 45.4% / 68.0% ;       ;
; Maximum fan-out                                             ; 16688                 ;       ;
; Highest non-global fan-out                                  ; 770                   ;       ;
; Total fan-out                                               ; 253248                ;       ;
; Average fan-out                                             ; 3.85                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                              ;
+-------------------------------------------------------------+------------------------+----------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; nios2_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28297 / 32070 ( 88 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 28297                  ; 0                                ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 30012 / 32070 ( 94 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4262                   ; 0                                ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 22214                  ; 0                                ; 0                              ;
;         [c] ALMs used for registers                         ; 3536                   ; 0                                ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                                ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2058 / 32070 ( 6 % )   ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 343 / 32070 ( 1 % )    ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                                ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                      ; 0                                ; 0                              ;
;         [c] Due to LAB input limits                         ; 342                    ; 0                                ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                              ; Low                            ;
;                                                             ;                        ;                                  ;                                ;
; Total LABs:  partially or completely used                   ; 3207 / 3207 ( 100 % )  ; 0 / 3207 ( 0 % )                 ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 3207                   ; 0                                ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Combinational ALUT usage for logic                          ; 42927                  ; 0                                ; 0                              ;
;     -- 7 input functions                                    ; 228                    ; 0                                ; 0                              ;
;     -- 6 input functions                                    ; 10979                  ; 0                                ; 0                              ;
;     -- 5 input functions                                    ; 10494                  ; 0                                ; 0                              ;
;     -- 4 input functions                                    ; 6426                   ; 0                                ; 0                              ;
;     -- <=3 input functions                                  ; 14800                  ; 0                                ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3822                   ; 0                                ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                                ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                                ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                                ; 0                              ;
;     -- By type:                                             ;                        ;                                  ;                                ;
;         -- Primary logic registers                          ; 15596 / 64140 ( 24 % ) ; 0 / 64140 ( 0 % )                ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1786 / 64140 ( 3 % )   ; 0 / 64140 ( 0 % )                ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                  ;                                ;
;         -- Design implementation registers                  ; 15650                  ; 0                                ; 0                              ;
;         -- Routing optimization registers                   ; 1732                   ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
;                                                             ;                        ;                                  ;                                ;
; Virtual pins                                                ; 0                      ; 0                                ; 0                              ;
; I/O pins                                                    ; 287                    ; 75                               ; 4                              ;
; I/O registers                                               ; 144                    ; 176                              ; 0                              ;
; Total block memory bits                                     ; 156166                 ; 0                                ; 0                              ;
; Total block memory implementation bits                      ; 419840                 ; 0                                ; 0                              ;
; M10K block                                                  ; 41 / 397 ( 10 % )      ; 0 / 397 ( 0 % )                  ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 51 / 87 ( 58 % )       ; 0 / 87 ( 0 % )                   ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                   ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )                  ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                   ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )              ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 32 / 400 ( 8 % )                 ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 62 / 400 ( 15 % )      ; 66 / 400 ( 16 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 40 / 425 ( 9 % )                 ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                   ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                  ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                  ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )               ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                  ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                  ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                  ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )                ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                 ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                  ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 2 / 4 ( 50 % )                   ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                    ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                    ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                 ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                   ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )                   ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                    ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                    ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                  ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                  ;                                ;
; Connections                                                 ;                        ;                                  ;                                ;
;     -- Input Connections                                    ; 20472                  ; 80                               ; 221                            ;
;     -- Registered Input Connections                         ; 17508                  ; 0                                ; 0                              ;
;     -- Output Connections                                   ; 259                    ; 107                              ; 20407                          ;
;     -- Registered Output Connections                        ; 0                      ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Internal Connections                                        ;                        ;                                  ;                                ;
;     -- Total Connections                                    ; 256244                 ; 5225                             ; 20760                          ;
;     -- Registered Connections                               ; 87596                  ; 100                              ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; External Connections                                        ;                        ;                                  ;                                ;
;     -- Top                                                  ; 52                     ; 51                               ; 20628                          ;
;     -- nios2_hps_0_hps_io_border:border                     ; 51                     ; 136                              ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 20628                  ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Partition Interface                                         ;                        ;                                  ;                                ;
;     -- Input Ports                                          ; 76                     ; 12                               ; 224                            ;
;     -- Output Ports                                         ; 196                    ; 46                               ; 370                            ;
;     -- Bidir Ports                                          ; 94                     ; 68                               ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Registered Ports                                            ;                        ;                                  ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                                ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                                ; 0                              ;
;                                                             ;                        ;                                  ;                                ;
; Port Connectivity                                           ;                        ;                                  ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                                ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                                ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                                ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                                ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                                ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                                ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                                ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                                ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DA[0]           ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[10]          ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[11]          ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[12]          ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[13]          ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[1]           ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[2]           ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[3]           ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[4]           ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[5]           ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[6]           ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[7]           ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[8]           ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DA[9]           ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[0]           ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[10]          ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[11]          ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[12]          ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[13]          ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[1]           ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[2]           ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[3]           ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[4]           ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[5]           ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[6]           ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[7]           ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[8]           ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DB[9]           ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_OTR_A           ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ADC_OTR_B           ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 50                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 208                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 99                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; OSC_SMA_ADC4        ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SMA_DAC4            ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 25                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                     ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK_A           ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_CLK_B           ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_CONVST          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_A           ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_OEB_B           ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_A           ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_CLK_B           ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[0]           ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[10]          ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[11]          ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[12]          ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[13]          ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[1]           ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[2]           ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[3]           ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[4]           ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[5]           ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[6]           ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[7]           ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[8]           ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DA[9]           ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[0]           ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[10]          ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[11]          ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[12]          ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[13]          ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[1]           ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[2]           ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[3]           ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[4]           ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[5]           ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[6]           ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[7]           ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[8]           ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_DB[9]           ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_MODE            ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_A           ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DAC_WRT_B           ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL            ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; POWER_ON            ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                            ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                     ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                    ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                            ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 78 / 80 ( 98 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 51 / 80 ( 64 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; ADC_CLK_A                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; ADC_DA[0]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; DAC_WRT_B                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; DAC_DA[13]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; SMA_DAC4                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; OSC_SMA_ADC4                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; ADC_OTR_A                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; ADC_DA[1]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; DAC_MODE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; DAC_DA[12]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; ADC_OTR_B                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; ADC_DA[6]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; ADC_DA[8]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; DAC_DB[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; DAC_DA[11]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; ADC_DB[12]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; ADC_CLK_B                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; ADC_DA[7]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; ADC_DA[9]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; DAC_DB[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; DAC_DA[9]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; DAC_DA[10]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; ADC_DB[11]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; POWER_ON                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; ADC_DA[11]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; ADC_DA[10]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; ADC_DA[12]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; DAC_DB[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; DAC_DB[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; DAC_DA[8]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; DAC_DA[7]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; ADC_DB[10]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; ADC_DB[13]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; ADC_OEB_B                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; ADC_DA[13]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; DAC_DB[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; DAC_DB[9]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; DAC_DA[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; DAC_DA[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; ADC_DB[9]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; ADC_DB[7]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; ADC_DA[2]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; ADC_DA[3]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; DAC_DB[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; DAC_DB[8]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; DAC_DA[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; DAC_DB[13]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; DAC_DA[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; ADC_DB[8]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; ADC_DB[6]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; ADC_DB[5]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; ADC_DA[4]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; ADC_OEB_A                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; DAC_DB[7]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; DAC_DB[12]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; DAC_WRT_A                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; DAC_DA[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; ADC_DB[2]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; ADC_DB[4]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; ADC_DB[3]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; ADC_DA[5]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; DAC_DB[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; DAC_DB[10]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; DAC_DB[11]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; DAC_CLK_B                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; DAC_CLK_A                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; DAC_DA[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; DAC_DA[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; ADC_DB[0]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; ADC_DB[1]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                              ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; ADC_CONVST          ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; ADC_CLK_A           ; Missing drive strength and slew rate ;
; ADC_CLK_B           ; Missing drive strength and slew rate ;
; DAC_CLK_A           ; Missing drive strength and slew rate ;
; DAC_WRT_A           ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; DAC_DA[1]           ; Missing drive strength and slew rate ;
; DAC_DA[2]           ; Missing drive strength and slew rate ;
; DAC_DA[3]           ; Missing drive strength and slew rate ;
; DAC_DA[4]           ; Missing drive strength and slew rate ;
; DAC_DA[5]           ; Missing drive strength and slew rate ;
; DAC_DA[6]           ; Missing drive strength and slew rate ;
; DAC_DA[7]           ; Missing drive strength and slew rate ;
; DAC_DA[8]           ; Missing drive strength and slew rate ;
; DAC_DA[9]           ; Missing drive strength and slew rate ;
; DAC_DA[10]          ; Missing drive strength and slew rate ;
; DAC_DA[11]          ; Missing drive strength and slew rate ;
; DAC_DA[12]          ; Missing drive strength and slew rate ;
; DAC_DA[13]          ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DAC_DA[0]           ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; FAN_CTRL            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; ADC_OEB_A           ; Missing drive strength and slew rate ;
; ADC_OEB_B           ; Missing drive strength and slew rate ;
; DAC_CLK_B           ; Missing drive strength and slew rate ;
; DAC_DB[0]           ; Missing drive strength and slew rate ;
; DAC_DB[1]           ; Missing drive strength and slew rate ;
; DAC_DB[2]           ; Missing drive strength and slew rate ;
; DAC_DB[3]           ; Missing drive strength and slew rate ;
; DAC_DB[4]           ; Missing drive strength and slew rate ;
; DAC_DB[5]           ; Missing drive strength and slew rate ;
; DAC_DB[6]           ; Missing drive strength and slew rate ;
; DAC_DB[7]           ; Missing drive strength and slew rate ;
; DAC_DB[8]           ; Missing drive strength and slew rate ;
; DAC_DB[9]           ; Missing drive strength and slew rate ;
; DAC_DB[10]          ; Missing drive strength and slew rate ;
; DAC_DB[11]          ; Missing drive strength and slew rate ;
; DAC_DB[12]          ; Missing drive strength and slew rate ;
; DAC_DB[13]          ; Missing drive strength and slew rate ;
; DAC_MODE            ; Missing drive strength and slew rate ;
; DAC_WRT_B           ; Missing drive strength and slew rate ;
; POWER_ON            ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_LTC_GPIO        ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                                                               ;                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                ;                                                                                                                   ;
;     -- PLL Type                                                                                                                                                                                               ; Integer PLL                                                                                                       ;
;     -- PLL Location                                                                                                                                                                                           ; FRACTIONALPLL_X0_Y74_N0                                                                                           ;
;     -- PLL Feedback clock type                                                                                                                                                                                ; none                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                                                          ; Auto                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                ; 800000 to 400000 Hz                                                                                               ;
;     -- Reference Clock Frequency                                                                                                                                                                              ; 100.0 MHz                                                                                                         ;
;     -- Reference Clock Sourced by                                                                                                                                                                             ; Dedicated Pin                                                                                                     ;
;     -- PLL VCO Frequency                                                                                                                                                                                      ; 520.0 MHz                                                                                                         ;
;     -- PLL Operation Mode                                                                                                                                                                                     ; Direct                                                                                                            ;
;     -- PLL Freq Min Lock                                                                                                                                                                                      ; 57.692308 MHz                                                                                                     ;
;     -- PLL Freq Max Lock                                                                                                                                                                                      ; 153.846153 MHz                                                                                                    ;
;     -- PLL Enable                                                                                                                                                                                             ; On                                                                                                                ;
;     -- PLL Fractional Division                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- M Counter                                                                                                                                                                                              ; 52                                                                                                                ;
;     -- N Counter                                                                                                                                                                                              ; 10                                                                                                                ;
;     -- PLL Refclk Select                                                                                                                                                                                      ;                                                                                                                   ;
;             -- PLL Refclk Select Location                                                                                                                                                                     ; PLLREFCLKSELECT_X0_Y80_N0                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                             ; core_ref_clk                                                                                                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                             ; ref_clk1                                                                                                          ;
;             -- ADJPLLIN source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CORECLKIN source                                                                                                                                                                               ; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                                                             ; N/A                                                                                                               ;
;             -- PLLIQCLKIN source                                                                                                                                                                              ; N/A                                                                                                               ;
;             -- RXIQCLKIN source                                                                                                                                                                               ; N/A                                                                                                               ;
;             -- CLKIN(0) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(1) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(2) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(3) source                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- PLL Output Counter                                                                                                                                                                                     ;                                                                                                                   ;
;         -- nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                 ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                         ; 40.0 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y73_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                         ; On                                                                                                                ;
;             -- Duty Cycle                                                                                                                                                                                     ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                                                                                                                                    ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                                                                                                                                      ; 13                                                                                                                ;
;             -- C Counter PH Mux PRST                                                                                                                                                                          ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                 ; 1                                                                                                                 ;
;         -- nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                                                                                 ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                         ; 65.0 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y77_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                         ; Off                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                     ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                                                                                                                                    ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                                                                                                                                      ; 8                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                          ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                 ; 1                                                                                                                 ;
;                                                                                                                                                                                                               ;                                                                                                                   ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                   ;
;     -- PLL Type                                                                                                                                                                                               ; Integer PLL                                                                                                       ;
;     -- PLL Location                                                                                                                                                                                           ; FRACTIONALPLL_X89_Y1_N0                                                                                           ;
;     -- PLL Feedback clock type                                                                                                                                                                                ; none                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                                                          ; Auto                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                ; 2100000 to 1400000 Hz                                                                                             ;
;     -- Reference Clock Frequency                                                                                                                                                                              ; 50.0 MHz                                                                                                          ;
;     -- Reference Clock Sourced by                                                                                                                                                                             ; Dedicated Pin                                                                                                     ;
;     -- PLL VCO Frequency                                                                                                                                                                                      ; 300.0 MHz                                                                                                         ;
;     -- PLL Operation Mode                                                                                                                                                                                     ; Direct                                                                                                            ;
;     -- PLL Freq Min Lock                                                                                                                                                                                      ; 50.000000 MHz                                                                                                     ;
;     -- PLL Freq Max Lock                                                                                                                                                                                      ; 133.333333 MHz                                                                                                    ;
;     -- PLL Enable                                                                                                                                                                                             ; On                                                                                                                ;
;     -- PLL Fractional Division                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- M Counter                                                                                                                                                                                              ; 12                                                                                                                ;
;     -- N Counter                                                                                                                                                                                              ; 2                                                                                                                 ;
;     -- PLL Refclk Select                                                                                                                                                                                      ;                                                                                                                   ;
;             -- PLL Refclk Select Location                                                                                                                                                                     ; PLLREFCLKSELECT_X89_Y7_N0                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                             ; clk_0                                                                                                             ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                             ; ref_clk1                                                                                                          ;
;             -- ADJPLLIN source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CORECLKIN source                                                                                                                                                                               ; N/A                                                                                                               ;
;             -- IQTXRXCLKIN source                                                                                                                                                                             ; N/A                                                                                                               ;
;             -- PLLIQCLKIN source                                                                                                                                                                              ; N/A                                                                                                               ;
;             -- RXIQCLKIN source                                                                                                                                                                               ; N/A                                                                                                               ;
;             -- CLKIN(0) source                                                                                                                                                                                ; CLOCK2_50~input                                                                                                   ;
;             -- CLKIN(1) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(2) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(3) source                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- PLL Output Counter                                                                                                                                                                                     ;                                                                                                                   ;
;         -- nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                         ; 25.0 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X89_Y1_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                         ; Off                                                                                                               ;
;             -- Duty Cycle                                                                                                                                                                                     ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                                                                                                                                    ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                                                                                                                                      ; 12                                                                                                                ;
;             -- C Counter PH Mux PRST                                                                                                                                                                          ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                 ; 1                                                                                                                 ;
;                                                                                                                                                                                                               ;                                                                                                                   ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                     ;                                                                                                                   ;
;     -- PLL Type                                                                                                                                                                                               ; Integer PLL                                                                                                       ;
;     -- PLL Location                                                                                                                                                                                           ; FRACTIONALPLL_X0_Y1_N0                                                                                            ;
;     -- PLL Feedback clock type                                                                                                                                                                                ; none                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                                                          ; Auto                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                ; 1200000 to 600000 Hz                                                                                              ;
;     -- Reference Clock Frequency                                                                                                                                                                              ; 50.0 MHz                                                                                                          ;
;     -- Reference Clock Sourced by                                                                                                                                                                             ; Dedicated Pin                                                                                                     ;
;     -- PLL VCO Frequency                                                                                                                                                                                      ; 500.0 MHz                                                                                                         ;
;     -- PLL Operation Mode                                                                                                                                                                                     ; Direct                                                                                                            ;
;     -- PLL Freq Min Lock                                                                                                                                                                                      ; 30.000000 MHz                                                                                                     ;
;     -- PLL Freq Max Lock                                                                                                                                                                                      ; 80.000000 MHz                                                                                                     ;
;     -- PLL Enable                                                                                                                                                                                             ; On                                                                                                                ;
;     -- PLL Fractional Division                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- M Counter                                                                                                                                                                                              ; 20                                                                                                                ;
;     -- N Counter                                                                                                                                                                                              ; 2                                                                                                                 ;
;     -- PLL Refclk Select                                                                                                                                                                                      ;                                                                                                                   ;
;             -- PLL Refclk Select Location                                                                                                                                                                     ; PLLREFCLKSELECT_X0_Y7_N0                                                                                          ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                             ; clk_0                                                                                                             ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                             ; ref_clk1                                                                                                          ;
;             -- ADJPLLIN source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CORECLKIN source                                                                                                                                                                               ; N/A                                                                                                               ;
;             -- IQTXRXCLKIN source                                                                                                                                                                             ; N/A                                                                                                               ;
;             -- PLLIQCLKIN source                                                                                                                                                                              ; N/A                                                                                                               ;
;             -- RXIQCLKIN source                                                                                                                                                                               ; N/A                                                                                                               ;
;             -- CLKIN(0) source                                                                                                                                                                                ; CLOCK_50~input                                                                                                    ;
;             -- CLKIN(1) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(2) source                                                                                                                                                                                ; N/A                                                                                                               ;
;             -- CLKIN(3) source                                                                                                                                                                                ; N/A                                                                                                               ;
;     -- PLL Output Counter                                                                                                                                                                                     ;                                                                                                                   ;
;         -- nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                      ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                         ; 100.0 MHz                                                                                                         ;
;             -- Output Clock Location                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y8_N1                                                                                         ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                         ; On                                                                                                                ;
;             -- Duty Cycle                                                                                                                                                                                     ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                                                                                                                                    ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                                                                                                                                      ; 5                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                          ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                 ; 1                                                                                                                 ;
;         -- nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                                                      ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                         ; 100.0 MHz                                                                                                         ;
;             -- Output Clock Location                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y5_N1                                                                                         ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                         ; On                                                                                                                ;
;             -- Duty Cycle                                                                                                                                                                                     ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                                                                                                                                    ; 252.000000 degrees                                                                                                ;
;             -- C Counter                                                                                                                                                                                      ; 5                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                          ; 4                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                 ; 4                                                                                                                 ;
;                                                                                                                                                                                                               ;                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |DE1_SOC_golden_top                                                                                                 ; 28296.5 (179.1)      ; 30011.5 (183.7)                  ; 2058.0 (17.4)                                     ; 343.0 (12.8)                     ; 0.0 (0.0)            ; 42927 (200)         ; 17382 (136)               ; 320 (320)     ; 156166            ; 41    ; 51         ; 366  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                                                                                                                                                                                         ; DE1_SOC_golden_top                                    ; work         ;
;    |HexDigit:Digit0|                                                                                                ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit0                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |HexDigit:Digit1|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit1                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |HexDigit:Digit2|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit2                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |HexDigit:Digit3|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit3                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |HexDigit:Digit4|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit4                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |HexDigit:Digit5|                                                                                                ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|HexDigit:Digit5                                                                                                                                                                                                                                                                                                                         ; HexDigit                                              ; work         ;
;    |bin2bcd:uut|                                                                                                    ; 31.0 (31.0)          ; 38.0 (38.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|bin2bcd:uut                                                                                                                                                                                                                                                                                                                             ; bin2bcd                                               ; work         ;
;    |bin2bcd:uut2|                                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|bin2bcd:uut2                                                                                                                                                                                                                                                                                                                            ; bin2bcd                                               ; work         ;
;    |jh_ADDA:md_DAC|                                                                                                 ; 87.3 (87.3)          ; 108.5 (108.5)                    ; 21.2 (21.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (119)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_ADDA:md_DAC                                                                                                                                                                                                                                                                                                                          ; jh_ADDA                                               ; work         ;
;    |jh_PE4FDTD:gen_inst[10].pe|                                                                                     ; 1987.9 (139.7)       ; 2063.2 (161.0)                   ; 102.8 (28.3)                                      ; 27.5 (7.1)                       ; 0.0 (0.0)            ; 2919 (187)          ; 853 (223)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe                                                                                                                                                                                                                                                                                                              ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                    ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1826.7 (27.1)        ; 1880.7 (28.7)                    ; 74.4 (2.0)                                        ; 20.4 (0.3)                       ; 0.0 (0.0)            ; 2689 (10)           ; 630 (86)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                 ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 210.9 (210.9)        ; 209.2 (209.2)                    ; 3.0 (3.0)                                         ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 269 (269)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 390.7 (390.7)        ; 392.5 (392.5)                    ; 7.2 (7.2)                                         ; 5.4 (5.4)                        ; 0.0 (0.0)            ; 544 (544)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 356.9 (356.9)        ; 380.2 (380.2)                    ; 24.7 (24.7)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 551 (551)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 376.3 (376.3)        ; 386.7 (386.7)                    ; 14.3 (14.3)                                       ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 566 (566)           ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 388.3 (388.3)        ; 404.1 (404.1)                    ; 20.2 (20.2)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 574 (574)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.5 (20.5)          ; 20.7 (20.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 20.6 (20.6)          ; 20.4 (20.4)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.8 (26.8)          ; 29.7 (29.7)                      ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.5 (21.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[10].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[11].pe|                                                                                     ; 1982.8 (124.7)       ; 2043.9 (140.2)                   ; 93.6 (23.2)                                       ; 32.4 (7.7)                       ; 0.0 (0.0)            ; 2899 (152)          ; 850 (223)                 ; 0 (0)         ; 4358              ; 10    ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe                                                                                                                                                                                                                                                                                                              ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                    ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1836.0 (26.8)        ; 1881.9 (28.3)                    ; 70.7 (1.6)                                        ; 24.8 (0.0)                       ; 0.0 (0.0)            ; 2702 (10)           ; 627 (85)                  ; 0 (0)         ; 902               ; 9     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                 ; jh_efield                                             ; work         ;
;          |altshift_taps:dalayed_out6_rtl_0|                                                                         ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_0                                                                                                                                                                                                                                                                ; altshift_taps                                         ; work         ;
;             |shift_taps_puu:auto_generated|                                                                         ; 3.0 (1.9)            ; 3.5 (2.0)                        ; 0.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_0|shift_taps_puu:auto_generated                                                                                                                                                                                                                                  ; shift_taps_puu                                        ; work         ;
;                |altsyncram_br91:altsyncram4|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                                                                                                                      ; altsyncram_br91                                       ; work         ;
;                |cntr_phf:cntr1|                                                                                     ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_0|shift_taps_puu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                   ; cntr_phf                                              ; work         ;
;          |altshift_taps:dalayed_out6_rtl_1|                                                                         ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 858               ; 8     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_1                                                                                                                                                                                                                                                                ; altshift_taps                                         ; work         ;
;             |shift_taps_m0v:auto_generated|                                                                         ; 3.8 (1.3)            ; 4.0 (1.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 858               ; 8     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_1|shift_taps_m0v:auto_generated                                                                                                                                                                                                                                  ; shift_taps_m0v                                        ; work         ;
;                |altsyncram_5v91:altsyncram4|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 858               ; 8     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_1|shift_taps_m0v:auto_generated|altsyncram_5v91:altsyncram4                                                                                                                                                                                                      ; altsyncram_5v91                                       ; work         ;
;                |cntr_ohf:cntr1|                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_1|shift_taps_m0v:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                   ; cntr_ohf                                              ; work         ;
;          |fp_adder:add1|                                                                                            ; 205.6 (205.6)        ; 206.3 (206.3)                    ; 4.7 (4.7)                                         ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 269 (269)           ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 395.4 (395.4)        ; 392.0 (392.0)                    ; 4.3 (4.3)                                         ; 7.6 (7.6)                        ; 0.0 (0.0)            ; 544 (544)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 370.1 (370.1)        ; 381.2 (381.2)                    ; 15.2 (15.2)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 551 (551)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 374.1 (374.1)        ; 388.0 (388.0)                    ; 15.4 (15.4)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 566 (566)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 381.3 (381.3)        ; 398.9 (398.9)                    ; 24.8 (24.8)                                       ; 7.1 (7.1)                        ; 0.0 (0.0)            ; 574 (574)           ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                   ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.2 (20.2)          ; 20.6 (20.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 27.2 (27.2)          ; 30.0 (30.0)                      ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                   ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[11].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[1].pe|                                                                                      ; 1973.3 (138.1)       ; 2026.8 (157.7)                   ; 79.7 (27.5)                                       ; 26.2 (7.8)                       ; 0.0 (0.0)            ; 2920 (190)          ; 832 (228)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1813.7 (28.7)        ; 1848.0 (28.7)                    ; 52.7 (0.2)                                        ; 18.4 (0.2)                       ; 0.0 (0.0)            ; 2687 (11)           ; 604 (89)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 205.4 (205.4)        ; 204.2 (204.2)                    ; 2.3 (2.3)                                         ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 269 (269)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 386.4 (386.4)        ; 388.4 (388.4)                    ; 8.1 (8.1)                                         ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 544 (544)           ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 375.5 (375.5)        ; 383.7 (383.7)                    ; 12.0 (12.0)                                       ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 566 (566)           ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 369.9 (369.9)        ; 377.1 (377.1)                    ; 9.3 (9.3)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 555 (555)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 371.3 (371.3)        ; 384.9 (384.9)                    ; 16.4 (16.4)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 567 (567)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.9 (20.9)          ; 20.9 (20.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.7 (19.7)          ; 19.7 (19.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 27.7 (27.7)          ; 31.8 (31.8)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[2].pe|                                                                                      ; 1968.3 (135.8)       ; 2032.8 (156.2)                   ; 88.3 (25.9)                                       ; 23.8 (5.5)                       ; 0.0 (0.0)            ; 2903 (187)          ; 821 (225)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1810.9 (26.6)        ; 1855.6 (28.7)                    ; 63.0 (2.1)                                        ; 18.3 (0.1)                       ; 0.0 (0.0)            ; 2673 (10)           ; 596 (87)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 210.8 (210.8)        ; 209.0 (209.0)                    ; 2.8 (2.8)                                         ; 4.6 (4.6)                        ; 0.0 (0.0)            ; 270 (270)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 386.3 (386.3)        ; 384.0 (384.0)                    ; 4.0 (4.0)                                         ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 543 (543)           ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 356.0 (356.0)        ; 377.4 (377.4)                    ; 22.4 (22.4)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 551 (551)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 367.4 (367.4)        ; 379.3 (379.3)                    ; 13.9 (13.9)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 550 (550)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 388.2 (388.2)        ; 397.7 (397.7)                    ; 13.5 (13.5)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 574 (574)           ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.8 (8.8)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.3 (20.3)          ; 20.3 (20.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.7 (19.7)          ; 20.2 (20.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.7 (26.7)          ; 30.5 (30.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[2].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[3].pe|                                                                                      ; 1966.5 (133.9)       ; 2039.8 (155.5)                   ; 95.8 (26.0)                                       ; 22.5 (4.4)                       ; 0.0 (0.0)            ; 2898 (187)          ; 833 (224)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1811.1 (27.8)        ; 1862.8 (27.8)                    ; 69.8 (0.5)                                        ; 18.1 (0.5)                       ; 0.0 (0.0)            ; 2668 (11)           ; 609 (91)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 207.9 (207.9)        ; 208.3 (208.3)                    ; 3.7 (3.7)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 267 (267)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 387.7 (387.7)        ; 387.6 (387.6)                    ; 6.3 (6.3)                                         ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 544 (544)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 368.1 (368.1)        ; 379.5 (379.5)                    ; 14.9 (14.9)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 549 (549)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 374.5 (374.5)        ; 382.3 (382.3)                    ; 9.8 (9.8)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 555 (555)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 368.6 (368.6)        ; 399.1 (399.1)                    ; 32.8 (32.8)                                       ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 567 (567)           ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.8 (20.8)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.7 (19.7)          ; 19.9 (19.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 27.3 (27.3)          ; 29.0 (29.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.5 (21.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[3].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[4].pe|                                                                                      ; 1966.2 (138.9)       ; 2023.4 (156.5)                   ; 75.9 (23.3)                                       ; 18.7 (5.8)                       ; 0.0 (0.0)            ; 2901 (187)          ; 814 (237)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1805.9 (26.7)        ; 1845.8 (28.1)                    ; 52.8 (1.4)                                        ; 12.9 (0.0)                       ; 0.0 (0.0)            ; 2671 (10)           ; 577 (87)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 209.6 (209.6)        ; 207.2 (207.2)                    ; 1.2 (1.2)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 268 (268)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 383.3 (383.3)        ; 386.2 (386.2)                    ; 5.5 (5.5)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 543 (543)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 364.0 (364.0)        ; 378.9 (378.9)                    ; 16.8 (16.8)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 551 (551)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 368.9 (368.9)        ; 380.1 (380.1)                    ; 12.3 (12.3)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 550 (550)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 377.7 (377.7)        ; 389.0 (389.0)                    ; 14.8 (14.8)                                       ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 574 (574)           ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.4 (20.4)          ; 20.4 (20.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.7 (19.7)          ; 20.4 (20.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.8 (26.8)          ; 27.0 (27.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.2 (21.2)          ; 21.2 (21.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[4].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[5].pe|                                                                                      ; 1968.4 (138.9)       ; 2041.8 (157.2)                   ; 98.0 (24.1)                                       ; 24.6 (5.7)                       ; 0.0 (0.0)            ; 2898 (187)          ; 820 (222)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1808.0 (27.9)        ; 1863.1 (28.3)                    ; 73.9 (0.4)                                        ; 18.9 (0.0)                       ; 0.0 (0.0)            ; 2668 (11)           ; 598 (85)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 211.0 (211.0)        ; 209.0 (209.0)                    ; 3.8 (3.8)                                         ; 5.9 (5.9)                        ; 0.0 (0.0)            ; 267 (267)           ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 389.4 (389.4)        ; 385.8 (385.8)                    ; 2.5 (2.5)                                         ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 544 (544)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 361.7 (361.7)        ; 393.1 (393.1)                    ; 33.5 (33.5)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 549 (549)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 371.1 (371.1)        ; 378.5 (378.5)                    ; 7.9 (7.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 555 (555)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 369.7 (369.7)        ; 390.6 (390.6)                    ; 25.2 (25.2)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 567 (567)           ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.9 (20.9)          ; 20.9 (20.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 20.5 (20.5)          ; 20.7 (20.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 27.2 (27.2)          ; 28.2 (28.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.5 (21.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[5].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[6].pe|                                                                                      ; 1965.1 (135.8)       ; 2029.1 (154.8)                   ; 87.4 (23.5)                                       ; 23.3 (4.6)                       ; 0.0 (0.0)            ; 2899 (187)          ; 788 (220)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1807.8 (27.4)        ; 1853.8 (27.5)                    ; 64.8 (0.1)                                        ; 18.8 (0.0)                       ; 0.0 (0.0)            ; 2669 (11)           ; 568 (82)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 208.4 (208.4)        ; 206.6 (206.6)                    ; 0.9 (0.9)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 267 (267)           ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 387.6 (387.6)        ; 394.6 (394.6)                    ; 15.9 (15.9)                                       ; 8.9 (8.9)                        ; 0.0 (0.0)            ; 544 (544)           ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 365.5 (365.5)        ; 374.5 (374.5)                    ; 11.4 (11.4)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 550 (550)           ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 371.4 (371.4)        ; 383.0 (383.0)                    ; 12.1 (12.1)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 555 (555)           ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 371.7 (371.7)        ; 390.5 (390.5)                    ; 22.5 (22.5)                                       ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 567 (567)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.4 (20.4)          ; 20.2 (20.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.8 (19.8)          ; 20.4 (20.4)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.9 (26.9)          ; 28.0 (28.0)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 20.5 (20.5)          ; 20.5 (20.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[6].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[7].pe|                                                                                      ; 1973.9 (131.9)       ; 2048.8 (156.9)                   ; 101.3 (32.1)                                      ; 26.4 (7.0)                       ; 0.0 (0.0)            ; 2917 (187)          ; 839 (231)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1823.5 (27.2)        ; 1873.6 (27.8)                    ; 69.5 (0.6)                                        ; 19.3 (0.0)                       ; 0.0 (0.0)            ; 2686 (10)           ; 608 (83)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 207.8 (207.8)        ; 205.7 (205.7)                    ; 1.0 (1.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 267 (267)           ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 385.1 (385.1)        ; 391.4 (391.4)                    ; 10.8 (10.8)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 544 (544)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 369.2 (369.2)        ; 387.4 (387.4)                    ; 19.1 (19.1)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 550 (550)           ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 378.7 (378.7)        ; 381.5 (381.5)                    ; 7.3 (7.3)                                         ; 4.6 (4.6)                        ; 0.0 (0.0)            ; 566 (566)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 379.9 (379.9)        ; 400.5 (400.5)                    ; 26.7 (26.7)                                       ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 574 (574)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.2 (20.2)          ; 20.6 (20.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 20.0 (20.0)          ; 20.6 (20.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.8 (26.8)          ; 29.7 (29.7)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[7].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[8].pe|                                                                                      ; 1989.1 (135.7)       ; 2053.9 (156.9)                   ; 91.5 (25.6)                                       ; 26.6 (4.4)                       ; 0.0 (0.0)            ; 2928 (187)          ; 821 (219)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1831.9 (26.6)        ; 1876.6 (27.8)                    ; 66.9 (1.2)                                        ; 22.2 (0.0)                       ; 0.0 (0.0)            ; 2698 (10)           ; 602 (84)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 211.5 (211.5)        ; 207.2 (207.2)                    ; 1.7 (1.7)                                         ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 265 (265)           ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 384.1 (384.1)        ; 388.9 (388.9)                    ; 10.1 (10.1)                                       ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 544 (544)           ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 379.1 (379.1)        ; 388.5 (388.5)                    ; 13.6 (13.6)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 564 (564)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 377.1 (377.1)        ; 389.6 (389.6)                    ; 16.0 (16.0)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 566 (566)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 377.5 (377.5)        ; 394.8 (394.8)                    ; 20.3 (20.3)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 574 (574)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.7 (8.7)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.6 (20.6)          ; 20.9 (20.9)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 19.6 (19.6)          ; 20.4 (20.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 27.2 (27.2)          ; 30.0 (30.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 20.5 (20.5)          ; 20.5 (20.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[8].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD:gen_inst[9].pe|                                                                                      ; 1962.4 (139.3)       ; 2039.8 (162.4)                   ; 100.1 (29.2)                                      ; 22.7 (6.1)                       ; 0.0 (0.0)            ; 2860 (187)          ; 816 (224)                 ; 0 (0)         ; 3456              ; 1     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe                                                                                                                                                                                                                                                                                                               ; jh_PE4FDTD                                            ; work         ;
;       |M10K_27:mem_voltage_value|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|M10K_27:mem_voltage_value                                                                                                                                                                                                                                                                                     ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3kk1                                       ; work         ;
;       |jh_efield:ce|                                                                                                ; 1801.5 (29.4)        ; 1856.6 (30.0)                    ; 71.7 (1.6)                                        ; 16.6 (1.0)                       ; 0.0 (0.0)            ; 2630 (12)           ; 592 (82)                  ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce                                                                                                                                                                                                                                                                                                  ; jh_efield                                             ; work         ;
;          |fp_adder:add1|                                                                                            ; 211.0 (211.0)        ; 207.8 (207.8)                    ; 2.7 (2.7)                                         ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 265 (265)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add2|                                                                                            ; 384.7 (384.7)        ; 392.0 (392.0)                    ; 10.4 (10.4)                                       ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 544 (544)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add3|                                                                                            ; 361.8 (361.8)        ; 382.2 (382.2)                    ; 20.9 (20.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 551 (551)           ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add5|                                                                                            ; 370.8 (370.8)        ; 382.4 (382.4)                    ; 14.6 (14.6)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 535 (535)           ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_adder:add6|                                                                                            ; 367.7 (367.7)        ; 382.7 (382.7)                    ; 17.9 (17.9)                                       ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 548 (548)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6                                                                                                                                                                                                                                                                                    ; fp_adder                                              ; work         ;
;          |fp_multi:mul0|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul0                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul1|                                                                                            ; 20.6 (20.6)          ; 20.9 (20.9)                      ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul1                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul2|                                                                                            ; 20.1 (20.1)          ; 20.7 (20.7)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul2                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;          |fp_multi:mul3|                                                                                            ; 26.8 (26.8)          ; 29.3 (29.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul3                                                                                                                                                                                                                                                                                    ; fp_multi                                              ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 20.8 (20.8)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[9].pe|mux_inpe:mux1                                                                                                                                                                                                                                                                                                 ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD_boundary:gen_inst[0].pe_first|                                                                       ; 26.5 (4.5)           ; 27.5 (5.5)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (8)              ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first                                                                                                                                                                                                                                                                                                ; jh_PE4FDTD_boundary                                   ; work         ;
;       |M10K_27:mem_boundary_condition|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|M10K_27:mem_boundary_condition                                                                                                                                                                                                                                                                 ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0                                                                                                                                                                                                                                            ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                             ; altsyncram_3kk1                                       ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1                                                                                                                                                                                                                                                                                  ; mux_inpe                                              ; work         ;
;    |jh_PE4FDTD_boundary:gen_inst[12].pe_last|                                                                       ; 45.4 (23.7)          ; 47.2 (25.9)                      ; 1.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (51)             ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[12].pe_last                                                                                                                                                                                                                                                                                                ; jh_PE4FDTD_boundary                                   ; work         ;
;       |M10K_27:mem_boundary_condition|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[12].pe_last|M10K_27:mem_boundary_condition                                                                                                                                                                                                                                                                 ; M10K_27                                               ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[12].pe_last|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0                                                                                                                                                                                                                                            ; altsyncram                                            ; work         ;
;             |altsyncram_3kk1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3456              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[12].pe_last|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated                                                                                                                                                                                                             ; altsyncram_3kk1                                       ; work         ;
;       |mux_inpe:mux1|                                                                                               ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[12].pe_last|mux_inpe:mux1                                                                                                                                                                                                                                                                                  ; mux_inpe                                              ; work         ;
;    |jh_adc_rfsig:fw_power|                                                                                          ; 110.1 (110.1)        ; 118.7 (118.7)                    ; 9.8 (9.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 151 (151)           ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_adc_rfsig:fw_power                                                                                                                                                                                                                                                                                                                   ; jh_adc_rfsig                                          ; work         ;
;    |jh_adc_rfsig:re_power|                                                                                          ; 105.3 (105.3)        ; 115.4 (115.4)                    ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_adc_rfsig:re_power                                                                                                                                                                                                                                                                                                                   ; jh_adc_rfsig                                          ; work         ;
;    |jh_adc_temp:md_adc_temp|                                                                                        ; 54.5 (54.5)          ; 62.3 (62.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_adc_temp:md_adc_temp                                                                                                                                                                                                                                                                                                                 ; jh_adc_temp                                           ; work         ;
;    |jh_feedback:md_feedback|                                                                                        ; 25.8 (25.8)          ; 31.0 (31.0)                      ; 5.3 (5.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (46)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|jh_feedback:md_feedback                                                                                                                                                                                                                                                                                                                 ; jh_feedback                                           ; work         ;
;    |nios2:nios2_sdram|                                                                                              ; 5906.0 (0.0)         ; 6813.7 (0.0)                     ; 961.7 (0.0)                                       ; 54.0 (0.0)                       ; 0.0 (0.0)            ; 10011 (0)           ; 7681 (0)                  ; 0 (0)         ; 110336            ; 19    ; 6          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram                                                                                                                                                                                                                                                                                                                       ; nios2                                                 ; nios2        ;
;       |adc_ltc2308_fifo:temperature_adc|                                                                            ; 88.2 (18.3)          ; 126.5 (27.1)                     ; 38.3 (8.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (35)            ; 217 (44)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc                                                                                                                                                                                                                                                                                      ; adc_ltc2308_fifo                                      ; nios2        ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                         ; 37.2 (0.0)           ; 62.4 (0.0)                       ; 25.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 129 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                     ; adc_data_fifo                                         ; nios2        ;
;             |dcfifo:dcfifo_component|                                                                               ; 37.2 (0.0)           ; 62.4 (0.0)                       ; 25.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 129 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                             ; dcfifo                                                ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                         ; 37.2 (6.3)           ; 62.4 (17.2)                      ; 25.3 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (7)              ; 129 (40)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                  ; dcfifo_s7q1                                           ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                     ; 10.7 (10.7)          ; 13.7 (13.7)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                      ; a_graycounter_ldc                                     ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                     ; 11.7 (11.7)          ; 12.2 (12.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                      ; a_graycounter_pv6                                     ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                      ; 2.8 (0.0)            ; 7.8 (0.0)                        ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                       ; alt_synch_pipe_apl                                    ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                        ; 2.8 (2.8)            ; 7.8 (7.8)                        ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                 ; dffpipe_re9                                           ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                      ; 1.6 (0.0)            ; 7.5 (0.0)                        ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                       ; alt_synch_pipe_bpl                                    ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                        ; 1.6 (1.6)            ; 7.5 (7.5)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                 ; dffpipe_se9                                           ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                         ; altsyncram_91b1                                       ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                         ; cmpr_b06                                              ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                          ; cmpr_b06                                              ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                             ; 32.7 (32.7)          ; 37.0 (37.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                         ; adc_ltc2308                                           ; nios2        ;
;       |altera_reset_controller:rst_controller|                                                                      ; 3.3 (3.0)            ; 9.5 (6.2)                        ; 6.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                ; altera_reset_controller                               ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                           ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                             ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; altera_reset_synchronizer                             ; nios2        ;
;       |altera_reset_controller:rst_controller_002|                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                            ; altera_reset_controller                               ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                             ; nios2        ;
;       |altera_reset_controller:rst_controller_004|                                                                  ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                            ; altera_reset_controller                               ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                             ; nios2        ;
;       |altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation|                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation                                                                                                                                                                                                                                                 ; altera_up_avalon_video_dma_ctrl_addr_trans            ; nios2        ;
;       |nios2_HW_reset:hw_reset|                                                                                     ; 3.2 (3.2)            ; 6.2 (6.2)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_HW_reset:hw_reset                                                                                                                                                                                                                                                                                               ; nios2_HW_reset                                        ; nios2        ;
;       |nios2_HW_reset:power_unlock|                                                                                 ; 4.3 (4.3)            ; 6.9 (6.9)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_HW_reset:power_unlock                                                                                                                                                                                                                                                                                           ; nios2_HW_reset                                        ; nios2        ;
;       |nios2_Number32:number32|                                                                                     ; 16.8 (16.8)          ; 17.0 (17.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_Number32:number32                                                                                                                                                                                                                                                                                               ; nios2_Number32                                        ; nios2        ;
;       |nios2_O_pw_forward:module_csr|                                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_O_pw_forward:module_csr                                                                                                                                                                                                                                                                                         ; nios2_O_pw_forward                                    ; nios2        ;
;       |nios2_O_pw_forward:o_pw_forward|                                                                             ; 8.5 (8.5)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_O_pw_forward:o_pw_forward                                                                                                                                                                                                                                                                                       ; nios2_O_pw_forward                                    ; nios2        ;
;       |nios2_O_pw_forward:o_pw_reversed|                                                                            ; 7.9 (7.9)            ; 8.0 (8.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_O_pw_forward:o_pw_reversed                                                                                                                                                                                                                                                                                      ; nios2_O_pw_forward                                    ; nios2        ;
;       |nios2_O_pw_forward:o_temperature|                                                                            ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_O_pw_forward:o_temperature                                                                                                                                                                                                                                                                                      ; nios2_O_pw_forward                                    ; nios2        ;
;       |nios2_O_pw_forward:o_temperature2|                                                                           ; 7.0 (7.0)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2                                                                                                                                                                                                                                                                                     ; nios2_O_pw_forward                                    ; nios2        ;
;       |nios2_SP:sp|                                                                                                 ; 10.7 (10.7)          ; 13.6 (13.6)                      ; 2.9 (2.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_SP:sp                                                                                                                                                                                                                                                                                                           ; nios2_SP                                              ; nios2        ;
;       |nios2_SW:sw|                                                                                                 ; 5.1 (5.1)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_SW:sw                                                                                                                                                                                                                                                                                                           ; nios2_SW                                              ; nios2        ;
;       |nios2_VGA_subsystem:vga_subsystem|                                                                           ; 288.8 (0.0)          ; 394.3 (0.0)                      ; 105.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 508 (0)             ; 581 (0)                   ; 0 (0)         ; 73344             ; 11    ; 6          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem                                                                                                                                                                                                                                                                                     ; nios2_VGA_subsystem                                   ; nios2        ;
;          |altera_reset_controller:rst_controller|                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                              ; altera_reset_controller                               ; nios2        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; nios2        ;
;          |altera_reset_controller:rst_controller_001|                                                               ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                          ; altera_reset_controller                               ; nios2        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                               ; altera_reset_synchronizer                             ; nios2        ;
;          |nios2_VGA_subsystem_VGA_PLL:vga_pll|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll                                                                                                                                                                                                                                                 ; nios2_VGA_subsystem_VGA_PLL                           ; nios2        ;
;             |nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll                                                                                                                                                                                                 ; nios2_VGA_subsystem_VGA_PLL_video_pll                 ; nios2        ;
;                |altera_pll:altera_pll_i|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                         ; altera_pll                                            ; work         ;
;          |nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|                                                        ; 32.3 (1.1)           ; 62.8 (1.1)                       ; 30.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (3)              ; 104 (0)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo                                                                                                                                                                                                                                   ; nios2_VGA_subsystem_VGA_pixel_FIFO                    ; nios2        ;
;             |dcfifo:Data_FIFO|                                                                                      ; 31.2 (0.0)           ; 61.7 (0.0)                       ; 30.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 104 (0)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                  ; dcfifo                                                ; work         ;
;                |dcfifo_f3q1:auto_generated|                                                                         ; 31.2 (5.5)           ; 61.7 (17.1)                      ; 30.5 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (12)             ; 104 (34)                  ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated                                                                                                                                                                                       ; dcfifo_f3q1                                           ; work         ;
;                   |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                 ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                       ; a_gray2bin_f9b                                        ; work         ;
;                   |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                 ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                       ; a_gray2bin_f9b                                        ; work         ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                     ; 7.6 (7.6)            ; 10.1 (10.1)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                           ; a_graycounter_8ub                                     ; work         ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                     ; 6.9 (6.9)            ; 9.8 (9.8)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                           ; a_graycounter_cg6                                     ; work         ;
;                   |alt_synch_pipe_i9l:rs_dgwp|                                                                      ; 1.3 (0.0)            ; 5.6 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp                                                                                                                                                            ; alt_synch_pipe_i9l                                    ; work         ;
;                      |dffpipe_3v8:dffpipe6|                                                                         ; 1.3 (1.3)            ; 5.6 (5.6)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6                                                                                                                                       ; dffpipe_3v8                                           ; work         ;
;                   |alt_synch_pipe_j9l:ws_dgrp|                                                                      ; -0.7 (0.0)           ; 7.3 (0.0)                        ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp                                                                                                                                                            ; alt_synch_pipe_j9l                                    ; work         ;
;                      |dffpipe_4v8:dffpipe9|                                                                         ; -0.7 (-0.7)          ; 7.3 (7.3)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9                                                                                                                                       ; dffpipe_4v8                                           ; work         ;
;                   |altsyncram_bb81:fifo_ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram                                                                                                                                                              ; altsyncram_bb81                                       ; work         ;
;                   |dffpipe_0v8:ws_brp|                                                                              ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                    ; dffpipe_0v8                                           ; work         ;
;                   |dffpipe_0v8:ws_bwp|                                                                              ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                    ; dffpipe_0v8                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                   ; 1.7 (1.7)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                         ; mux_5r7                                               ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                   ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                         ; mux_5r7                                               ; work         ;
;          |nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|                                      ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler                                                                                                                                                                                                                 ; nios2_VGA_subsystem_VGA_pixel_rgb_resampler           ; nios2        ;
;          |nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|                                          ; 15.3 (0.5)           ; 15.3 (0.7)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (1)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0                                                                                                                                                                                                                     ; nios2_VGA_subsystem_video_alpha_blender_0             ; nios2        ;
;             |altera_up_video_alpha_blender_normal:alpha_blender|                                                    ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender                                                                                                                                                                  ; altera_up_video_alpha_blender_normal                  ; nios2        ;
;                |lpm_mult:b_times_alpha|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_alpha                                                                                                                                           ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_alpha|mult_i5n:auto_generated                                                                                                                   ; mult_i5n                                              ; work         ;
;                |lpm_mult:b_times_one_minus_alpha|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha                                                                                                                                 ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated                                                                                                         ; mult_i5n                                              ; work         ;
;                |lpm_mult:g_times_alpha|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_alpha                                                                                                                                           ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_alpha|mult_i5n:auto_generated                                                                                                                   ; mult_i5n                                              ; work         ;
;                |lpm_mult:g_times_one_minus_alpha|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha                                                                                                                                 ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated                                                                                                         ; mult_i5n                                              ; work         ;
;                |lpm_mult:r_times_alpha|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_alpha                                                                                                                                           ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_alpha|mult_i5n:auto_generated                                                                                                                   ; mult_i5n                                              ; work         ;
;                |lpm_mult:r_times_one_minus_alpha|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha                                                                                                                                 ; lpm_mult                                              ; work         ;
;                   |mult_i5n:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated                                                                                                         ; mult_i5n                                              ; work         ;
;          |nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|                  ; 51.6 (51.6)          ; 73.8 (73.8)                      ; 22.2 (22.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 120 (120)                 ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0                                                                                                                                                                                             ; nios2_VGA_subsystem_video_character_buffer_with_dma_0 ; nios2        ;
;             |altera_up_video_128_character_rom:Character_Rom|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom                                                                                                                                             ; altera_up_video_128_character_rom                     ; nios2        ;
;                |altsyncram:character_data_rom|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                               ; altsyncram                                            ; work         ;
;                   |altsyncram_ggo1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated                                                                                ; altsyncram_ggo1                                       ; work         ;
;             |altsyncram:Char_Buffer_Memory|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory                                                                                                                                                               ; altsyncram                                            ; work         ;
;                |altsyncram_6dd2:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated                                                                                                                                ; altsyncram_6dd2                                       ; work         ;
;          |nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|                                          ; 37.0 (1.9)           ; 62.6 (2.2)                       ; 25.6 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (4)              ; 110 (0)                   ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo                                                                                                                                                                                                                     ; nios2_VGA_subsystem_video_dual_clock_FIFO             ; nios2        ;
;             |dcfifo:Data_FIFO|                                                                                      ; 35.1 (0.0)           ; 60.5 (0.0)                       ; 25.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 110 (0)                   ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                    ; dcfifo                                                ; work         ;
;                |dcfifo_73q1:auto_generated|                                                                         ; 35.1 (4.8)           ; 60.5 (18.3)                      ; 25.4 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (10)             ; 110 (37)                  ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated                                                                                                                                                                         ; dcfifo_73q1                                           ; work         ;
;                   |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                 ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                         ; a_gray2bin_f9b                                        ; work         ;
;                   |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                 ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                         ; a_gray2bin_f9b                                        ; work         ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                     ; 6.9 (6.9)            ; 8.6 (8.6)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                             ; a_graycounter_8ub                                     ; work         ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                     ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                             ; a_graycounter_cg6                                     ; work         ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                      ; 3.6 (0.0)            ; 4.6 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                              ; alt_synch_pipe_g9l                                    ; work         ;
;                      |dffpipe_1v8:dffpipe12|                                                                        ; 3.6 (3.6)            ; 4.6 (4.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                        ; dffpipe_1v8                                           ; work         ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                      ; 0.3 (0.0)            ; 7.5 (0.0)                        ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                              ; alt_synch_pipe_h9l                                    ; work         ;
;                      |dffpipe_2v8:dffpipe16|                                                                        ; 0.3 (0.3)            ; 7.5 (7.5)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                        ; dffpipe_2v8                                           ; work         ;
;                   |altsyncram_3b81:fifo_ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram                                                                                                                                                ; altsyncram_3b81                                       ; work         ;
;                   |dffpipe_0v8:ws_brp|                                                                              ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                      ; dffpipe_0v8                                           ; work         ;
;                   |dffpipe_0v8:ws_bwp|                                                                              ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                      ; dffpipe_0v8                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                           ; mux_5r7                                               ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                           ; mux_5r7                                               ; work         ;
;          |nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|                                                      ; 108.9 (81.0)         ; 120.5 (88.0)                     ; 11.6 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (126)           ; 171 (131)                 ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma                                                                                                                                                                                                                                 ; nios2_VGA_subsystem_video_pixel_DMA                   ; nios2        ;
;             |scfifo:Image_Buffer|                                                                                   ; 27.9 (0.0)           ; 32.5 (0.0)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 40 (0)                    ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer                                                                                                                                                                                                             ; scfifo                                                ; work         ;
;                |scfifo_9bg1:auto_generated|                                                                         ; 27.9 (2.5)           ; 32.5 (3.0)                       ; 4.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (6)              ; 40 (2)                    ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated                                                                                                                                                                                  ; scfifo_9bg1                                           ; work         ;
;                   |a_dpfifo_u2a1:dpfifo|                                                                            ; 25.4 (11.1)          ; 29.5 (11.9)                      ; 4.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (23)             ; 38 (13)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo                                                                                                                                                             ; a_dpfifo_u2a1                                         ; work         ;
;                      |altsyncram_v3i1:FIFOram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram                                                                                                                                     ; altsyncram_v3i1                                       ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                          ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                         ; cntr_h2b                                              ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                              ; 3.8 (3.8)            ; 7.5 (7.5)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                             ; cntr_i2b                                              ; work         ;
;                      |cntr_u27:usedw_counter|                                                                       ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                      ; cntr_u27                                              ; work         ;
;          |nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|                                        ; 34.2 (0.5)           ; 48.5 (1.4)                       ; 14.3 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (1)              ; 67 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                   ; nios2_VGA_subsystem_video_vga_controller_0            ; nios2        ;
;             |altera_up_avalon_video_vga_timing:VGA_Timing|                                                          ; 33.7 (33.7)          ; 47.1 (47.1)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                      ; altera_up_avalon_video_vga_timing                     ; nios2        ;
;       |nios2_bridge_FPGA_tempADC:bridge_fpga_tempadc|                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_bridge_FPGA_tempADC:bridge_fpga_tempadc                                                                                                                                                                                                                                                                         ; nios2_bridge_FPGA_tempADC                             ; nios2        ;
;       |nios2_clocks:clocks|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_clocks:clocks                                                                                                                                                                                                                                                                                                   ; nios2_clocks                                          ; nios2        ;
;          |nios2_clocks_sys_pll:sys_pll|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll                                                                                                                                                                                                                                                                      ; nios2_clocks_sys_pll                                  ; nios2        ;
;             |altera_pll:altera_pll_i|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                              ; altera_pll                                            ; work         ;
;       |nios2_command_from_hps:command_from_hps|                                                                     ; 12.1 (12.1)          ; 22.4 (22.4)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_command_from_hps:command_from_hps                                                                                                                                                                                                                                                                               ; nios2_command_from_hps                                ; nios2        ;
;       |nios2_command_from_hps:electrode_voltage|                                                                    ; 7.9 (7.9)            ; 24.3 (24.3)                      ; 16.4 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage                                                                                                                                                                                                                                                                              ; nios2_command_from_hps                                ; nios2        ;
;       |nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|                                                                     ; 82.1 (0.0)           ; 108.3 (0.0)                      ; 26.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (0)             ; 169 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps                                                                                                                                                                                                                                                                               ; nios2_fifo_FPGA_to_HPS                                ; nios2        ;
;          |nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|                                     ; 82.1 (37.2)          ; 108.3 (41.1)                     ; 26.2 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (62)            ; 169 (47)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                          ; nios2_fifo_FPGA_to_HPS_dcfifo_with_controls           ; nios2        ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                 ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                    ; altera_std_synchronizer                               ; work         ;
;             |nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|                                                     ; 44.8 (2.0)           ; 65.4 (2.3)                       ; 20.6 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (4)              ; 118 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo                                                                                                                                                        ; nios2_fifo_FPGA_to_HPS_dual_clock_fifo                ; nios2        ;
;                |dcfifo:dual_clock_fifo|                                                                             ; 42.8 (0.0)           ; 63.1 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 118 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                 ; dcfifo                                                ; work         ;
;                   |dcfifo_gh02:auto_generated|                                                                      ; 42.8 (10.1)          ; 63.1 (17.5)                      ; 20.2 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (20)             ; 118 (26)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated                                                                                                      ; dcfifo_gh02                                           ; work         ;
;                      |a_gray2bin_f9b:rdptr_g_gray2bin|                                                              ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:rdptr_g_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_gray2bin_f9b:rs_dgwp_gray2bin|                                                              ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:rs_dgwp_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_gray2bin_f9b:wrptr_g_gray2bin|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                              ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_graycounter_acc:wrptr_g1p|                                                                  ; 7.0 (7.0)            ; 9.2 (9.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p                                                                          ; a_graycounter_acc                                     ; work         ;
;                      |a_graycounter_eu6:rdptr_g1p|                                                                  ; 7.2 (7.2)            ; 8.9 (8.9)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                          ; a_graycounter_eu6                                     ; work         ;
;                      |alt_synch_pipe_0ol:rs_dgwp|                                                                   ; 1.6 (0.0)            ; 4.6 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                           ; alt_synch_pipe_0ol                                    ; work         ;
;                         |dffpipe_jd9:dffpipe13|                                                                     ; 1.6 (1.6)            ; 4.6 (4.6)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_jd9:dffpipe13                                                     ; dffpipe_jd9                                           ; work         ;
;                      |alt_synch_pipe_1ol:ws_dgrp|                                                                   ; -0.8 (0.0)           ; 5.0 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                           ; alt_synch_pipe_1ol                                    ; work         ;
;                         |dffpipe_kd9:dffpipe16|                                                                     ; -0.8 (-0.8)          ; 5.0 (5.0)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_kd9:dffpipe16                                                     ; dffpipe_kd9                                           ; work         ;
;                      |altsyncram_06d1:fifo_ram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|altsyncram_06d1:fifo_ram                                                                             ; altsyncram_06d1                                       ; work         ;
;                      |cmpr_0v5:rdempty_eq_comp|                                                                     ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                             ; cmpr_0v5                                              ; work         ;
;                      |cmpr_0v5:rdfull_eq_comp|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:rdfull_eq_comp                                                                              ; cmpr_0v5                                              ; work         ;
;                      |cmpr_0v5:wrfull_eq_comp|                                                                      ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                              ; cmpr_0v5                                              ; work         ;
;                      |dffpipe_id9:rs_brp|                                                                           ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:rs_brp                                                                                   ; dffpipe_id9                                           ; work         ;
;                      |dffpipe_id9:rs_bwp|                                                                           ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:rs_bwp                                                                                   ; dffpipe_id9                                           ; work         ;
;                      |dffpipe_id9:ws_brp|                                                                           ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:ws_brp                                                                                   ; dffpipe_id9                                           ; work         ;
;                      |dffpipe_id9:ws_bwp|                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:ws_bwp                                                                                   ; dffpipe_id9                                           ; work         ;
;       |nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|                                                                     ; 71.7 (0.0)           ; 98.3 (0.0)                       ; 26.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 156 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga                                                                                                                                                                                                                                                                               ; nios2_fifo_FPGA_to_HPS                                ; nios2        ;
;          |nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|                                     ; 71.7 (37.7)          ; 98.3 (42.0)                      ; 26.6 (4.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (62)            ; 156 (47)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                          ; nios2_fifo_FPGA_to_HPS_dcfifo_with_controls           ; nios2        ;
;             |altera_std_synchronizer:rdreq_sync_i|                                                                  ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i                                                                                                                                                                     ; altera_std_synchronizer                               ; work         ;
;             |nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|                                                     ; 34.0 (0.7)           ; 54.3 (1.0)                       ; 20.3 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (2)              ; 105 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo                                                                                                                                                        ; nios2_fifo_FPGA_to_HPS_dual_clock_fifo                ; nios2        ;
;                |dcfifo:dual_clock_fifo|                                                                             ; 33.3 (0.0)           ; 53.3 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 105 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                 ; dcfifo                                                ; work         ;
;                   |dcfifo_gh02:auto_generated|                                                                      ; 33.3 (6.5)           ; 53.3 (12.5)                      ; 20.0 (6.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (13)             ; 105 (26)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated                                                                                                      ; dcfifo_gh02                                           ; work         ;
;                      |a_gray2bin_f9b:wrptr_g_gray2bin|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                              ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                      ; a_gray2bin_f9b                                        ; work         ;
;                      |a_graycounter_acc:wrptr_g1p|                                                                  ; 6.9 (6.9)            ; 10.3 (10.3)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_acc:wrptr_g1p                                                                          ; a_graycounter_acc                                     ; work         ;
;                      |a_graycounter_eu6:rdptr_g1p|                                                                  ; 6.9 (6.9)            ; 8.2 (8.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                          ; a_graycounter_eu6                                     ; work         ;
;                      |alt_synch_pipe_0ol:rs_dgwp|                                                                   ; 1.4 (0.0)            ; 6.1 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                           ; alt_synch_pipe_0ol                                    ; work         ;
;                         |dffpipe_jd9:dffpipe13|                                                                     ; 1.4 (1.4)            ; 6.1 (6.1)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_jd9:dffpipe13                                                     ; dffpipe_jd9                                           ; work         ;
;                      |alt_synch_pipe_1ol:ws_dgrp|                                                                   ; 0.5 (0.0)            ; 4.8 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                           ; alt_synch_pipe_1ol                                    ; work         ;
;                         |dffpipe_kd9:dffpipe16|                                                                     ; 0.5 (0.5)            ; 4.8 (4.8)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_kd9:dffpipe16                                                     ; dffpipe_kd9                                           ; work         ;
;                      |altsyncram_06d1:fifo_ram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|altsyncram_06d1:fifo_ram                                                                             ; altsyncram_06d1                                       ; work         ;
;                      |cmpr_0v5:rdempty_eq_comp|                                                                     ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                             ; cmpr_0v5                                              ; work         ;
;                      |cmpr_0v5:wrempty_eq_comp|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:wrempty_eq_comp                                                                             ; cmpr_0v5                                              ; work         ;
;                      |cmpr_0v5:wrfull_eq_comp|                                                                      ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                              ; cmpr_0v5                                              ; work         ;
;                      |dffpipe_id9:ws_brp|                                                                           ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:ws_brp                                                                                   ; dffpipe_id9                                           ; work         ;
;                      |dffpipe_id9:ws_bwp|                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|dffpipe_id9:ws_bwp                                                                                   ; dffpipe_id9                                           ; work         ;
;       |nios2_finish_fdtd:finish_fdtd|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_finish_fdtd:finish_fdtd                                                                                                                                                                                                                                                                                         ; nios2_finish_fdtd                                     ; nios2        ;
;       |nios2_hps_0:hps_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0                                                                                                                                                                                                                                                                                                     ; nios2_hps_0                                           ; nios2        ;
;          |nios2_hps_0_fpga_interfaces:fpga_interfaces|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                         ; nios2_hps_0_fpga_interfaces                           ; nios2        ;
;          |nios2_hps_0_hps_io:hps_io|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                           ; nios2_hps_0_hps_io                                    ; nios2        ;
;             |nios2_hps_0_hps_io_border:border|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; nios2_hps_0_hps_io_border                             ; nios2        ;
;                |hps_sdram:hps_sdram_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                             ; nios2        ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                            ; nios2        ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev     ; nios2        ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                            ; nios2        ;
;                   |hps_sdram_p0:p0|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                          ; nios2        ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                          ; nios2        ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                         ; nios2        ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                   ; nios2        ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                           ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                          ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                     ; nios2        ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                             ; nios2        ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                             ; nios2        ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                             ; nios2        ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                             ; nios2        ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; nios2        ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; nios2        ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; nios2        ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; nios2        ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; nios2        ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; nios2        ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; nios2        ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; nios2        ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                  ; nios2        ;
;                   |hps_sdram_pll:pll|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                         ; nios2        ;
;       |nios2_iteration_number:iteration_number|                                                                     ; 9.5 (9.5)            ; 12.2 (12.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_iteration_number:iteration_number                                                                                                                                                                                                                                                                               ; nios2_iteration_number                                ; nios2        ;
;       |nios2_mm_interconnect_0:mm_interconnect_0|                                                                   ; 8.2 (0.0)            ; 14.8 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                             ; nios2_mm_interconnect_0                               ; nios2        ;
;          |altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo|                                               ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_merlin_master_agent:bridge_fpga_tempadc_avalon_master_agent|                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_fpga_tempadc_avalon_master_agent                                                                                                                                                                                                          ; altera_merlin_master_agent                            ; nios2        ;
;          |altera_merlin_master_translator:bridge_fpga_tempadc_avalon_master_translator|                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_fpga_tempadc_avalon_master_translator                                                                                                                                                                                                ; altera_merlin_master_translator                       ; nios2        ;
;          |altera_merlin_slave_translator:temperature_adc_slave_translator|                                          ; 3.6 (3.6)            ; 9.1 (9.1)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:temperature_adc_slave_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; nios2        ;
;       |nios2_mm_interconnect_1:mm_interconnect_1|                                                                   ; 2556.5 (0.0)         ; 2813.9 (0.0)                     ; 284.1 (0.0)                                       ; 26.6 (0.0)                       ; 0.0 (0.0)            ; 4142 (0)            ; 2389 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                             ; nios2_mm_interconnect_1                               ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|                                              ; 37.9 (37.9)          ; 50.5 (50.5)                      ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|                                                ; 29.2 (29.2)          ; 36.6 (36.6)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|                                                 ; 19.1 (19.1)          ; 28.4 (28.4)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|                                                    ; 21.5 (21.5)          ; 26.9 (26.9)                      ; 6.0 (6.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 37 (37)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo|                                                      ; 26.2 (26.2)          ; 40.7 (40.7)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:onchip_ram2_s2_agent_rdata_fifo|                                                    ; 21.6 (21.6)          ; 26.9 (26.9)                      ; 5.6 (5.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 37 (37)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:onchip_ram2_s2_agent_rsp_fifo|                                                      ; 26.1 (26.1)          ; 38.5 (38.5)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                          ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                 ; nios2        ;
;             |altsyncram:mem_rtl_0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                        ; altsyncram                                            ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                         ; altsyncram_40n1                                       ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                            ; 163.7 (163.7)        ; 177.2 (177.2)                    ; 15.0 (15.0)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 60 (60)             ; 356 (356)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|                                   ; 11.5 (11.5)          ; 13.9 (13.9)                      ; 2.6 (2.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|                                     ; 28.0 (28.0)          ; 42.9 (42.9)                      ; 14.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                   ; 90.7 (42.2)          ; 93.3 (44.2)                      ; 3.7 (2.2)                                         ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 158 (82)            ; 41 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                           ; nios2        ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                 ; 48.4 (48.4)          ; 49.1 (49.1)                      ; 1.4 (1.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 76 (76)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|                                           ; 51.2 (0.0)           ; 57.7 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 51.2 (50.5)          ; 57.7 (56.7)                      ; 6.5 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (68)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|                                            ; 50.2 (0.0)           ; 51.9 (0.0)                       ; 3.9 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 50.2 (49.4)          ; 51.9 (51.2)                      ; 3.9 (3.9)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 49 (46)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|                                                 ; 69.1 (0.0)           ; 76.4 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 69.1 (69.1)          ; 76.4 (76.1)                      ; 7.3 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (91)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|                                                 ; 70.4 (0.0)           ; 73.1 (0.0)                       ; 3.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 70.4 (70.0)          ; 73.1 (72.6)                      ; 3.1 (2.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 92 (91)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                       ; 100.5 (0.0)          ; 106.7 (0.0)                      ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 100.5 (100.5)        ; 106.7 (106.2)                    ; 6.2 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (156)           ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                    ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|                                ; 71.4 (0.0)           ; 77.2 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 71.4 (71.4)          ; 77.2 (77.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;          |altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent|                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent                                                                                                                                                                                                             ; altera_merlin_master_agent                            ; nios2        ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|                                                     ; 26.8 (1.9)           ; 28.1 (2.5)                       ; 1.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (5)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 24.9 (24.9)          ; 25.6 (25.6)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|                                                      ; 10.7 (2.3)           ; 11.1 (2.4)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:onchip_ram1_s2_agent|                                                           ; 29.4 (1.4)           ; 29.4 (1.8)                       ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (3)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 27.6 (27.6)          ; 27.6 (27.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:onchip_ram2_s2_agent|                                                           ; 29.4 (1.1)           ; 29.8 (1.1)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (3)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 28.3 (28.3)          ; 28.7 (28.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                 ; 35.7 (2.3)           ; 37.4 (3.3)                       ; 1.6 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (7)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 33.5 (33.5)          ; 34.0 (34.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|                                          ; 34.5 (0.3)           ; 35.3 (0.3)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (1)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 34.2 (34.2)          ; 35.0 (35.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|                                            ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:onchip_ram1_s2_translator|                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_ram1_s2_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:onchip_ram2_s2_translator|                                                 ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_ram2_s2_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator|                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                                            ; 9.9 (9.9)            ; 13.0 (13.0)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                         ; nios2        ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                                            ; 11.0 (11.0)          ; 12.0 (12.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                         ; nios2        ;
;          |altera_merlin_width_adapter:fifo_fpga_to_hps_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|            ; 72.5 (72.5)          ; 73.2 (73.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                               ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_fifo_fpga_to_hps_out_cmd_width_adapter|            ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_fifo_fpga_to_hps_out_cmd_width_adapter                                                                                                                                                                               ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_onchip_ram2_s2_cmd_width_adapter|                  ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_onchip_ram2_s2_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter| ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter                                                                                                                                                                    ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter|             ; 32.3 (32.3)          ; 30.8 (30.8)                      ; 0.7 (0.7)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 48 (48)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                                                                                                ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter|                  ; 46.5 (46.5)          ; 55.7 (55.7)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|                  ; 51.2 (51.2)          ; 62.3 (62.3)                      ; 11.5 (11.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 97 (97)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|                        ; 50.5 (50.5)          ; 62.6 (62.6)                      ; 12.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter| ; 65.8 (65.8)          ; 66.0 (66.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (88)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter                                                                                                                                                                    ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|                  ; 88.8 (88.8)          ; 88.3 (88.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 128 (128)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|                  ; 82.5 (82.5)          ; 83.2 (83.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|                        ; 89.6 (89.6)          ; 91.5 (91.5)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 133 (133)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                           ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_rd_rsp_width_adapter| ; 113.4 (113.4)        ; 119.9 (119.9)                    ; 6.6 (6.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 178 (178)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                    ; altera_merlin_width_adapter                           ; nios2        ;
;          |altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter| ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                    ; altera_merlin_width_adapter                           ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_demux:cmd_demux|                                                              ; 8.2 (8.2)            ; 9.2 (9.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                 ; nios2_mm_interconnect_1_cmd_demux                     ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                          ; 7.0 (7.0)            ; 7.8 (7.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_demux                     ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux:cmd_mux|                                                                  ; 33.8 (31.3)          ; 37.2 (34.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (67)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                     ; nios2_mm_interconnect_1_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001|                                                          ; 14.6 (13.0)          ; 16.6 (14.3)                      ; 2.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (34)             ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_mux_001                   ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_002|                                                          ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_mux_001                   ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|                                                          ; 51.0 (46.8)          ; 57.2 (52.9)                      ; 6.2 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (105)           ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_mux_003                   ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004|                                                          ; 26.3 (23.0)          ; 31.0 (27.3)                      ; 4.7 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_mux_004                   ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005|                                                          ; 25.8 (23.1)          ; 30.7 (27.5)                      ; 4.9 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                             ; nios2_mm_interconnect_1_cmd_mux_004                   ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_1_router:router|                                                                    ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router:router                                                                                                                                                                                                                                       ; nios2_mm_interconnect_1_router                        ; nios2        ;
;          |nios2_mm_interconnect_1_router:router_001|                                                                ; 7.6 (7.6)            ; 9.1 (9.1)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                   ; nios2_mm_interconnect_1_router                        ; nios2        ;
;          |nios2_mm_interconnect_1_router_003:router_003|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router_003:router_003                                                                                                                                                                                                                               ; nios2_mm_interconnect_1_router_003                    ; nios2        ;
;          |nios2_mm_interconnect_1_router_006:router_006|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router_006:router_006                                                                                                                                                                                                                               ; nios2_mm_interconnect_1_router_006                    ; nios2        ;
;          |nios2_mm_interconnect_1_router_007:router_007|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router_007:router_007                                                                                                                                                                                                                               ; nios2_mm_interconnect_1_router_007                    ; nios2        ;
;          |nios2_mm_interconnect_1_router_007:router_008|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_router_007:router_008                                                                                                                                                                                                                               ; nios2_mm_interconnect_1_router_007                    ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_demux:rsp_demux|                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                 ; nios2_mm_interconnect_1_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_demux_001:rsp_demux_002|                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                         ; nios2_mm_interconnect_1_rsp_demux_001                 ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_demux_003:rsp_demux_003|                                                      ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                         ; nios2_mm_interconnect_1_rsp_demux_003                 ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_004|                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                         ; nios2_mm_interconnect_1_rsp_demux_004                 ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_005|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                         ; nios2_mm_interconnect_1_rsp_demux_004                 ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_mux:rsp_mux|                                                                  ; 31.3 (31.3)          ; 32.7 (32.7)                      ; 2.7 (2.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                     ; nios2_mm_interconnect_1_rsp_mux                       ; nios2        ;
;          |nios2_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                              ; 504.4 (504.4)        ; 554.9 (554.9)                    ; 66.4 (66.4)                                       ; 15.9 (15.9)                      ; 0.0 (0.0)            ; 999 (999)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                 ; nios2_mm_interconnect_1_rsp_mux                       ; nios2        ;
;       |nios2_mm_interconnect_2:mm_interconnect_2|                                                                   ; 2570.7 (0.0)         ; 2934.3 (0.0)                     ; 390.3 (0.0)                                       ; 26.7 (0.0)                       ; 0.0 (0.0)            ; 4442 (0)            ; 3667 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                             ; nios2_mm_interconnect_2                               ; nios2        ;
;          |altera_avalon_sc_fifo:command_from_hps_s1_agent_rdata_fifo|                                               ; 20.8 (20.8)          ; 31.8 (31.8)                      ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:command_from_hps_s1_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:command_from_hps_s1_agent_rsp_fifo|                                                 ; 18.9 (18.9)          ; 23.0 (23.0)                      ; 5.0 (5.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:command_from_hps_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:electrode_voltage_s1_agent_rdata_fifo|                                              ; 19.4 (19.4)          ; 32.1 (32.1)                      ; 12.8 (12.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:electrode_voltage_s1_agent_rsp_fifo|                                                ; 18.9 (18.9)          ; 22.2 (22.2)                      ; 4.3 (4.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|                                          ; 5.4 (5.4)            ; 10.1 (10.1)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|                                            ; 17.7 (17.7)          ; 23.6 (23.6)                      ; 6.8 (6.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|                                           ; 6.9 (6.9)            ; 11.3 (11.3)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|                                             ; 15.8 (15.8)          ; 24.4 (24.4)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:finish_fdtd_s1_agent_rdata_fifo|                                                    ; 2.3 (2.3)            ; 3.8 (3.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:finish_fdtd_s1_agent_rsp_fifo|                                                      ; 14.6 (14.6)          ; 21.7 (21.7)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:hw_reset_s1_agent_rdata_fifo|                                                       ; 5.2 (5.2)            ; 10.5 (10.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:hw_reset_s1_agent_rsp_fifo|                                                         ; 17.0 (17.0)          ; 23.4 (23.4)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:iteration_number_s1_agent_rdata_fifo|                                               ; 12.7 (12.7)          ; 15.7 (15.7)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:iteration_number_s1_agent_rsp_fifo|                                                 ; 16.3 (16.3)          ; 22.8 (22.8)                      ; 7.5 (7.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:module_csr_s1_agent_rdata_fifo|                                                     ; 4.0 (4.0)            ; 6.3 (6.3)                        ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rdata_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|                                                       ; 15.2 (15.2)          ; 22.7 (22.7)                      ; 7.6 (7.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:number32_s1_agent_rdata_fifo|                                                       ; 14.7 (14.7)          ; 30.1 (30.1)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|                                                         ; 15.3 (15.3)          ; 22.3 (22.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_pw_forward_s1_agent_rdata_fifo|                                                   ; 9.2 (9.2)            ; 16.7 (16.7)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_pw_forward_s1_agent_rsp_fifo|                                                     ; 15.9 (15.9)          ; 21.7 (21.7)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rdata_fifo|                                                  ; 9.9 (9.9)            ; 16.4 (16.4)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rsp_fifo|                                                    ; 13.7 (13.7)          ; 21.3 (21.3)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_temperature2_s1_agent_rdata_fifo|                                                 ; 7.0 (7.0)            ; 14.0 (14.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_temperature2_s1_agent_rsp_fifo|                                                   ; 14.8 (14.8)          ; 21.6 (21.6)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_temperature_s1_agent_rdata_fifo|                                                  ; 7.3 (7.3)            ; 14.2 (14.2)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:o_temperature_s1_agent_rsp_fifo|                                                    ; 13.6 (13.6)          ; 21.0 (21.0)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rdata_fifo|                                  ; 18.4 (18.4)          ; 31.2 (31.2)                      ; 13.2 (13.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rdata_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo|                                    ; 18.5 (18.5)          ; 23.5 (23.5)                      ; 5.1 (5.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|                                                   ; 5.1 (5.1)            ; 9.8 (9.8)                        ; 4.8 (4.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:power_unlock_s1_agent_rsp_fifo|                                                     ; 16.0 (16.0)          ; 22.7 (22.7)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:rf_on_off_s1_agent_rdata_fifo|                                                      ; 3.2 (3.2)            ; 4.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:rf_on_off_s1_agent_rsp_fifo|                                                        ; 18.2 (18.2)          ; 22.6 (22.6)                      ; 4.6 (4.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|                                                             ; 11.4 (11.4)          ; 21.7 (21.7)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|                                                               ; 17.8 (17.8)          ; 22.8 (22.8)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                             ; 6.0 (6.0)            ; 10.9 (10.9)                      ; 5.3 (5.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 14 (14)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                               ; 14.3 (14.3)          ; 21.7 (21.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rdata_fifo|                                              ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rsp_fifo|                                                ; 18.8 (18.8)          ; 22.9 (22.9)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rdata_fifo|                                  ; 22.3 (22.3)          ; 36.5 (36.5)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rdata_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo|                                    ; 15.6 (15.6)          ; 23.3 (23.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; nios2        ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                ; 60.8 (32.5)          ; 59.8 (32.5)                      ; 0.0 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 105 (62)            ; 23 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                           ; nios2        ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                 ; 27.4 (27.4)          ; 27.3 (27.3)                      ; 0.8 (0.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 43 (43)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                             ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|                                            ; 51.3 (0.0)           ; 54.7 (0.0)                       ; 3.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 51.3 (51.0)          ; 54.7 (54.5)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 63 (62)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|                                           ; 50.0 (0.0)           ; 52.1 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 50.0 (49.7)          ; 52.1 (51.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|                                       ; 54.6 (0.0)           ; 57.4 (0.0)                       ; 3.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter                                                                                                                                                                                                          ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 54.6 (54.3)          ; 57.4 (57.2)                      ; 3.2 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 69 (68)             ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                          ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                    ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|                                        ; 54.5 (0.0)           ; 57.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                                                                                                           ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 54.5 (54.2)          ; 57.2 (56.9)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                           ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                     ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|                                                 ; 35.7 (0.0)           ; 39.8 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 35.7 (35.1)          ; 39.8 (39.0)                      ; 4.1 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|                                                    ; 43.9 (0.0)           ; 45.4 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 43.9 (43.7)          ; 45.4 (45.1)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|                                            ; 47.1 (0.0)           ; 48.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 47.1 (46.8)          ; 48.7 (48.4)                      ; 1.9 (1.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 63 (62)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:module_csr_s1_burst_adapter|                                                  ; 35.4 (0.0)           ; 39.0 (0.0)                       ; 3.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 35.4 (35.1)          ; 39.0 (38.5)                      ; 3.9 (3.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 54 (52)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                     ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                               ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:number32_s1_burst_adapter|                                                    ; 35.3 (0.0)           ; 37.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 35.3 (34.7)          ; 37.0 (36.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (50)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|                                                ; 34.7 (0.0)           ; 38.4 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 34.7 (34.1)          ; 38.4 (37.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (50)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|                                               ; 34.7 (0.0)           ; 38.2 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 34.7 (34.1)          ; 38.2 (37.2)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (51)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|                                              ; 35.3 (0.0)           ; 37.9 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 35.3 (34.6)          ; 37.9 (37.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|                                               ; 34.8 (0.0)           ; 37.9 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 34.8 (34.2)          ; 37.9 (37.0)                      ; 3.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|                               ; 56.7 (0.0)           ; 58.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 56.7 (56.4)          ; 58.1 (57.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                            ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|                                                ; 44.4 (0.0)           ; 44.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 44.4 (44.2)          ; 44.4 (44.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|                                                   ; 43.9 (0.0)           ; 45.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 43.9 (43.7)          ; 45.2 (44.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:sp_s1_burst_adapter|                                                          ; 46.7 (0.0)           ; 51.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 46.7 (46.5)          ; 51.5 (51.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                          ; 34.9 (0.0)           ; 37.4 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 34.9 (34.3)          ; 37.4 (36.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|                                           ; 43.0 (0.0)           ; 45.3 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 43.0 (42.7)          ; 45.3 (45.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|                               ; 54.0 (0.0)           ; 57.2 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; nios2        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                       ; 54.0 (53.7)          ; 57.2 (57.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; nios2        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                            ; altera_merlin_address_alignment                       ; nios2        ;
;          |altera_merlin_slave_agent:command_from_hps_s1_agent|                                                      ; 14.6 (3.8)           ; 16.0 (4.3)                       ; 1.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:command_from_hps_s1_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.8 (10.8)          ; 11.7 (11.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:command_from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:electrode_voltage_s1_agent|                                                     ; 14.3 (4.0)           ; 15.9 (4.8)                       ; 1.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.3 (10.3)          ; 11.2 (11.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|                                                 ; 14.6 (3.8)           ; 16.1 (4.1)                       ; 1.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.8 (10.8)          ; 12.0 (12.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|                                                  ; 14.2 (3.5)           ; 15.8 (4.0)                       ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                                                                                                                     ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.7 (10.7)          ; 11.8 (11.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:finish_fdtd_s1_agent|                                                           ; 11.4 (1.2)           ; 12.3 (1.2)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.3 (10.3)          ; 11.2 (11.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:hw_reset_s1_agent|                                                              ; 14.7 (4.0)           ; 16.3 (4.8)                       ; 1.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:iteration_number_s1_agent|                                                      ; 14.6 (4.1)           ; 16.2 (4.7)                       ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.5 (10.5)          ; 11.5 (11.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:module_csr_s1_agent|                                                            ; 11.9 (1.5)           ; 13.0 (1.5)                       ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.4 (10.4)          ; 11.5 (11.5)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:number32_s1_agent|                                                              ; 12.0 (1.6)           ; 12.2 (1.6)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.3 (10.3)          ; 10.7 (10.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:o_pw_forward_s1_agent|                                                          ; 12.0 (1.6)           ; 12.9 (1.6)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:o_pw_reversed_s1_agent|                                                         ; 12.8 (1.5)           ; 14.2 (1.5)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 11.3 (11.3)          ; 12.7 (12.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:o_temperature2_s1_agent|                                                        ; 11.7 (0.8)           ; 12.8 (0.8)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.5 (10.5)          ; 12.0 (12.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:o_temperature_s1_agent|                                                         ; 10.9 (1.2)           ; 12.4 (1.4)                       ; 1.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|                                         ; 12.7 (2.5)           ; 14.2 (2.5)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.2 (10.2)          ; 11.7 (11.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:power_unlock_s1_agent|                                                          ; 14.5 (4.0)           ; 16.7 (4.8)                       ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.5 (10.5)          ; 12.0 (12.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:rf_on_off_s1_agent|                                                             ; 14.7 (4.0)           ; 16.9 (5.2)                       ; 2.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.7 (10.7)          ; 11.7 (11.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:sp_s1_agent|                                                                    ; 14.3 (3.7)           ; 15.7 (4.3)                       ; 1.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                    ; 11.7 (1.1)           ; 12.6 (1.1)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.5 (10.5)          ; 11.5 (11.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:thermocouples_sel_s1_agent|                                                     ; 15.0 (4.2)           ; 16.3 (5.0)                       ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.8 (10.8)          ; 11.3 (11.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|                                         ; 12.8 (2.5)           ; 14.0 (2.7)                       ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; nios2        ;
;          |altera_merlin_slave_translator:command_from_hps_s1_translator|                                            ; 11.1 (11.1)          ; 12.2 (12.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:command_from_hps_s1_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:electrode_voltage_s1_translator|                                           ; 11.6 (11.6)          ; 11.9 (11.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:electrode_voltage_s1_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|                                       ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|                                        ; 4.0 (4.0)            ; 4.1 (4.1)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:finish_fdtd_s1_translator|                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:finish_fdtd_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:hw_reset_s1_translator|                                                    ; 5.3 (5.3)            ; 5.4 (5.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hw_reset_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:iteration_number_s1_translator|                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:iteration_number_s1_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:module_csr_s1_translator|                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:module_csr_s1_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:number32_s1_translator|                                                    ; 10.5 (10.5)          ; 11.4 (11.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:number32_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:o_pw_forward_s1_translator|                                                ; 5.8 (5.8)            ; 5.9 (5.9)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_pw_forward_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:o_pw_reversed_s1_translator|                                               ; 6.0 (6.0)            ; 6.6 (6.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_pw_reversed_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:o_temperature2_s1_translator|                                              ; 5.6 (5.6)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_temperature2_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:o_temperature_s1_translator|                                               ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:o_temperature_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator|                               ; 10.5 (10.5)          ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:power_unlock_s1_translator|                                                ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:power_unlock_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:rf_on_off_s1_translator|                                                   ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rf_on_off_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:sp_s1_translator|                                                          ; 8.1 (8.1)            ; 8.2 (8.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sp_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                          ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:thermocouples_sel_s1_translator|                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:thermocouples_sel_s1_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; nios2        ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                         ; 16.0 (16.0)          ; 18.6 (18.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                         ; nios2        ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                         ; 14.2 (14.2)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                         ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_demux:cmd_demux|                                                              ; 20.5 (20.5)          ; 20.0 (20.0)                      ; 0.2 (0.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_demux:cmd_demux_001|                                                          ; 30.5 (30.5)          ; 30.3 (30.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_demux:cmd_demux_001                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_cmd_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux|                                                                  ; 19.2 (16.8)          ; 19.6 (17.6)                      ; 0.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                     ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_001|                                                              ; 18.9 (17.3)          ; 18.9 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (61)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_002|                                                              ; 18.2 (16.5)          ; 19.7 (17.2)                      ; 1.9 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 65 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_003|                                                              ; 8.2 (6.5)            ; 8.6 (7.3)                        ; 0.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_004|                                                              ; 10.0 (8.3)           ; 10.3 (8.6)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (24)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_005|                                                              ; 7.7 (6.3)            ; 7.7 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_006|                                                              ; 7.4 (6.3)            ; 8.9 (7.6)                        ; 1.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_007|                                                              ; 8.0 (6.5)            ; 8.3 (7.0)                        ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_008|                                                              ; 8.0 (6.3)            ; 8.5 (7.2)                        ; 0.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_009|                                                              ; 11.3 (9.5)           ; 12.2 (10.0)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|                                                              ; 18.8 (16.9)          ; 19.9 (18.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|                                                              ; 15.9 (14.3)          ; 16.4 (14.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_012|                                                              ; 10.8 (8.9)           ; 11.4 (9.6)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_013|                                                              ; 19.4 (16.8)          ; 20.0 (17.4)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_014|                                                              ; 13.9 (12.2)          ; 16.4 (13.9)                      ; 2.6 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 48 (43)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_015|                                                              ; 8.0 (6.7)            ; 8.4 (7.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_016|                                                              ; 8.3 (6.8)            ; 9.0 (7.7)                        ; 0.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_017|                                                              ; 11.8 (10.2)          ; 12.8 (10.6)                      ; 0.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_018|                                                              ; 12.3 (10.6)          ; 13.7 (11.2)                      ; 1.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_cmd_mux:cmd_mux_019|                                                              ; 18.2 (16.5)          ; 20.4 (17.9)                      ; 2.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (58)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_cmd_mux                       ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; altera_merlin_arbitrator                              ; nios2        ;
;          |nios2_mm_interconnect_2_router:router|                                                                    ; 22.8 (22.8)          ; 26.7 (26.7)                      ; 4.2 (4.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_router:router                                                                                                                                                                                                                                       ; nios2_mm_interconnect_2_router                        ; nios2        ;
;          |nios2_mm_interconnect_2_router:router_001|                                                                ; 23.6 (23.6)          ; 27.3 (27.3)                      ; 3.8 (3.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_router:router_001                                                                                                                                                                                                                                   ; nios2_mm_interconnect_2_router                        ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux|                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_001|                                                          ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_002|                                                          ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_009|                                                          ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_009                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_010|                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_010                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_011|                                                          ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_011                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_012|                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_012                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_013|                                                          ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_013                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_014|                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_014                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_017|                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_017                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_018|                                                          ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_018                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_demux:rsp_demux_019|                                                          ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_demux:rsp_demux_019                                                                                                                                                                                                                             ; nios2_mm_interconnect_2_rsp_demux                     ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_mux:rsp_mux|                                                                  ; 62.3 (62.3)          ; 57.3 (57.3)                      ; 1.5 (1.5)                                         ; 6.4 (6.4)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                     ; nios2_mm_interconnect_2_rsp_mux                       ; nios2        ;
;          |nios2_mm_interconnect_2_rsp_mux:rsp_mux_001|                                                              ; 270.9 (270.9)        ; 272.9 (272.9)                    ; 11.7 (11.7)                                       ; 9.6 (9.6)                        ; 0.0 (0.0)            ; 524 (524)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                 ; nios2_mm_interconnect_2_rsp_mux                       ; nios2        ;
;       |nios2_mm_interconnect_3:mm_interconnect_3|                                                                   ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                             ; nios2_mm_interconnect_3                               ; nios2        ;
;          |altera_merlin_master_translator:pixel_dma_addr_translation_master_translator|                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator                                                                                                                                                                                                ; altera_merlin_master_translator                       ; nios2        ;
;          |altera_merlin_slave_translator:vga_subsystem_pixel_dma_slave_translator|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:vga_subsystem_pixel_dma_slave_translator                                                                                                                                                                                                     ; altera_merlin_slave_translator                        ; nios2        ;
;       |nios2_onchip_ram1:onchip_ram1|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram1:onchip_ram1                                                                                                                                                                                                                                                                                         ; nios2_onchip_ram1                                     ; nios2        ;
;          |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram1:onchip_ram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;             |altsyncram_pj52:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram1:onchip_ram1|altsyncram:the_altsyncram|altsyncram_pj52:auto_generated                                                                                                                                                                                                                                ; altsyncram_pj52                                       ; work         ;
;       |nios2_onchip_ram2:onchip_ram2|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram2:onchip_ram2                                                                                                                                                                                                                                                                                         ; nios2_onchip_ram2                                     ; nios2        ;
;          |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram2:onchip_ram2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;             |altsyncram_pj52:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_onchip_ram2:onchip_ram2|altsyncram:the_altsyncram|altsyncram_pj52:auto_generated                                                                                                                                                                                                                                ; altsyncram_pj52                                       ; work         ;
;       |nios2_pll_adc:pll_adc|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_pll_adc:pll_adc                                                                                                                                                                                                                                                                                                 ; nios2_pll_adc                                         ; nios2        ;
;          |altera_pll:altera_pll_i|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                                            ; work         ;
;       |nios2_rf_on_off:rf_on_off|                                                                                   ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_rf_on_off:rf_on_off                                                                                                                                                                                                                                                                                             ; nios2_rf_on_off                                       ; nios2        ;
;       |nios2_rf_on_off:thermocouples_sel|                                                                           ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_rf_on_off:thermocouples_sel                                                                                                                                                                                                                                                                                     ; nios2_rf_on_off                                       ; nios2        ;
;       |nios2_sdram:sdram|                                                                                           ; 127.9 (104.0)        ; 162.9 (109.5)                    ; 35.0 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 230 (178)           ; 219 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_sdram:sdram                                                                                                                                                                                                                                                                                                     ; nios2_sdram                                           ; nios2        ;
;          |nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|                                        ; 23.9 (23.9)          ; 53.4 (53.4)                      ; 29.5 (29.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module                                                                                                                                                                                                                                   ; nios2_sdram_input_efifo_module                        ; nios2        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; ADC_CONVST          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_A           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CLK_B           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_CLK_A           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_A           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[8]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[9]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[10]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[11]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[12]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[13]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DA[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OEB_A           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OEB_B           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_OTR_A           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_OTR_B           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DAC_CLK_B           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[8]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[9]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[10]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[11]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[12]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_DB[13]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_MODE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DAC_WRT_B           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; OSC_SMA_ADC4        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; POWER_ON            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SMA_DAC4            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[0]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[0]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[1]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[1]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[2]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[2]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[3]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[3]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[4]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[4]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[5]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[5]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[6]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[6]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[7]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[7]           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[8]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[8]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[9]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[9]           ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[10]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[10]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[11]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[11]          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[12]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[12]          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DB[13]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DA[13]          ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; ADC_OTR_A                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; ADC_OTR_B                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OSC_SMA_ADC4                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; SMA_DAC4                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - nios2:nios2_sdram|nios2_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - jh_adc_temp:md_adc_temp|state~30                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|temperature_display1[10]~1                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - en_RF                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|ch[1]~0                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|timer[17]~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|temperature_display2[6]~1                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - fpga_to_hps_out_state~21                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|en_RF~0                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|temperature[12]~0                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - system_rest                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|bus_write~1                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|bus_read~0                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|state_fdtd~37                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|en_RF~1                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|timer~1                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - jh_adc_temp:md_adc_temp|state~29                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - fpga_to_hps_out_state~26                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - finish_read_M10K~0                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - pe_rst                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|fdtd_readaddr[1]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|fdtd_data[21]~2                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[4].pe|fdtd_writeaddr[1]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - hps2m10k_addr[4]~0                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|fdtd_writeaddr[5]~2                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|start_trigger~0                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|fdtd_data[8]~2                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|fdtd_readaddr[0]~3                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|fdtd_data[24]~2                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[10].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[11].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|fdtd_readaddr[5]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|fdtd_data[7]~2                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[8].pe|fdtd_writeaddr[3]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|fdtd_readaddr[3]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|fdtd_data[2]~2                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[9].pe|fdtd_writeaddr[6]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|repeat_cycle[0]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|fdtd_readaddr[3]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|fdtd_data[20]~2                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[5].pe|fdtd_writeaddr[1]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|fdtd_data[16]~2                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[7].pe|fdtd_writeaddr[0]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|repeat_cycle[0]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|fdtd_readaddr[0]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|fdtd_data[0]~2                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[6].pe|fdtd_writeaddr[2]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|fdtd_data[20]~2                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[3].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|state_fdtd~43                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|fdtd_data[0]~2                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[2].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|fdtd_data[2]~2                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|fdtd_writeaddr[3]~1                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|fdtd_readaddr[1]~3                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|repeat_cycle[1]~2                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - jh_PE4FDTD:gen_inst[1].pe|fdtd_we~2                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hps_to_fpga_out_state~20                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - un[5]~0                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - un[4]~1                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - un[3]~2                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - un[2]~3                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~1                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~2                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - un[7]~4                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~5                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~7                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - un[8]~5                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~9                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~10                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - un[10]~6                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~11                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~12                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - un[13]~7                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - un[12]~8                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~15                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~17                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|temp_feedback[5]~0                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|temp_feedback[5]~1                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|temp_feedback[5]~2                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[9]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~21                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - jh_feedback:md_feedback|LessThan0~22                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~0                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[4]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~0                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[5]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~1                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[0]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~1                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[1]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~2                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[2]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - jh_feedback:md_feedback|temp_feedback[5]~2                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[3]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[6]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[7]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - nios2:nios2_sdram|nios2_SW:sw|read_mux_out[8]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - en_RF                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; ADC_DB[0]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[0]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DA[0]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[0]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DB[1]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[1]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; ADC_DA[1]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[1]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DB[2]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[2]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DA[2]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[2]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DB[3]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[3]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DA[3]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[3]~feeder                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; ADC_DB[4]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[4]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DA[4]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[4]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DB[5]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[5]~feeder                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; ADC_DA[5]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[5]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; ADC_DB[6]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[6]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DA[6]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[6]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; ADC_DB[7]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[7]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DA[7]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[7]~feeder                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; ADC_DB[8]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[8]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; ADC_DA[8]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[8]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DB[9]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[9]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; ADC_DA[9]                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[9]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ADC_DB[10]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[10]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; ADC_DA[10]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[10]~feeder                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; ADC_DB[11]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[11]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; ADC_DA[11]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[11]~feeder                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
; ADC_DB[12]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[12]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; ADC_DA[12]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[12]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; ADC_DB[13]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DB[13]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; ADC_DA[13]                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - jh_ADDA:md_DAC|r_ADC_DA[13]~feeder                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[2]~0                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[3]~1                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[4]~2                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[5]~3                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[6]~4                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[7]~5                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[8]~6                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[9]~7                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[10]~8                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[11]~9                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[1]~10                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|read_data[0]~11                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                        ; PIN_Y26                                      ; 50      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                         ; PIN_AF14                                     ; 207     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; always4~0                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y32_N39                         ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; en_RF                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y34_N51                          ; 15      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fpga_to_hps_in_writedata[9]~7                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y32_N33                         ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_to_hps_out_state.0010                                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y32_N35                               ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps2m10k_addr[4]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y31_N15                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_to_fpga_out_state.00000010                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y39_N23                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_to_fpga_out_state.00000011                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y39_N26                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_to_fpga_out_state.00000100                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y31_N53                               ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_ADDA:md_DAC|Equal0~6                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X83_Y4_N54                           ; 59      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_ADDA:md_DAC|sin_out[7]~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X74_Y32_N12                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|V_right~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y14_N42                          ; 94      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|always0~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y18_N12                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|fdtd_data[24]~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y12_N51                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|fdtd_data[24]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y14_N0                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|fdtd_readaddr[0]~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y18_N15                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y18_N24                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y12_N24                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out4[0]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y9_N0                            ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out5[8]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y11_N18                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|dalayed_out7[25]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X67_Y7_N30                           ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y12_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y15_N27                          ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y10_N27                          ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X68_Y15_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X74_Y10_N3                           ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y8_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y8_N6                            ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X68_Y9_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y5_N9                            ; 51      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                  ; LABCELL_X60_Y18_N6                           ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y19_N48                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y14_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                       ; FF_X67_Y14_N14                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y14_N2                                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|V_right~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y17_N21                          ; 93      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|always0~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y17_N12                         ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|fdtd_data[8]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N15                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|fdtd_data[8]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N3                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y17_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y17_N18                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|fdtd_writeaddr[5]~2                                                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y19_N24                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out4[0]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y19_N24                         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out5[8]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X88_Y18_N30                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|dalayed_out7[22]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y23_N6                           ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X77_Y17_N24                          ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X80_Y15_N6                           ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X79_Y14_N15                          ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y17_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X61_Y15_N48                          ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X82_Y21_N24                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X83_Y23_N21                          ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y25_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X77_Y27_N3                           ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y18_N54                         ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y19_N36                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X67_Y17_N21                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y17_N38                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[11].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y17_N47                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y24_N54                         ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y27_N12                          ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|fdtd_data[2]~1                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y23_N57                         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|fdtd_data[2]~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y27_N0                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|fdtd_readaddr[1]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y27_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y24_N48                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|fdtd_writeaddr[3]~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y23_N54                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y57_N12                          ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out5[18]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y42_N54                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|dalayed_out7[26]~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y56_N27                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y34_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y38_N6                           ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y37_N39                         ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X7_Y45_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y44_N15                          ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y54_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y55_N48                         ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y57_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y61_N3                           ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y23_N51                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y23_N42                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|repeat_cycle[1]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y27_N9                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y24_N8                                ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X36_Y27_N41                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.1010                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y23_N44                               ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[1].pe|state_fdtd.1011                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y23_N17                               ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y38_N9                           ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y38_N9                           ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|fdtd_data[0]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y38_N45                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|fdtd_data[0]~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y38_N12                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y38_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y38_N6                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y28_N18                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out4[3]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y37_N12                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out5[7]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y39_N24                         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|dalayed_out7[21]~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y46_N21                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y33_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y39_N6                           ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y37_N33                          ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y36_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y42_N12                          ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y44_N54                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y43_N6                            ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y46_N54                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X9_Y50_N27                           ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y32_N51                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N51                         ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y38_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X43_Y38_N2                                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[2].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X40_Y38_N38                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y34_N54                          ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N48                         ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|fdtd_data[20]~1                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y35_N6                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|fdtd_data[20]~2                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y35_N42                         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y34_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N51                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|fdtd_writeaddr[4]~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y35_N27                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y35_N6                           ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out5[6]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y45_N18                          ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|dalayed_out7[20]~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y42_N24                         ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y32_N24                          ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y34_N27                          ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y32_N27                          ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y30_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y33_N3                           ; 68      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y39_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y41_N15                          ; 56      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y42_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y45_N3                           ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y31_N48                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y31_N3                           ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y35_N24                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y38_N44                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[3].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y38_N59                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y22_N33                          ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y24_N39                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|fdtd_data[21]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y22_N18                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|fdtd_data[21]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y22_N54                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|fdtd_readaddr[1]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y24_N27                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y24_N36                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|fdtd_writeaddr[1]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y25_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out4[21]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y21_N30                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out5[6]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y22_N12                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|dalayed_out7[25]~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y20_N42                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y30_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y26_N27                          ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y26_N9                           ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y28_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y30_N51                         ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y20_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y12_N21                           ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y22_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y19_N15                          ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y25_N12                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y23_N0                           ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y25_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y22_N14                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[4].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y24_N23                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y20_N21                          ; 92      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y20_N30                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|fdtd_data[20]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y21_N6                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|fdtd_data[20]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y21_N48                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|fdtd_readaddr[3]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y21_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y20_N33                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|fdtd_writeaddr[1]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y21_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out4[0]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y24_N30                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out5[8]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y20_N24                          ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|dalayed_out7[22]~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y7_N36                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y30_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y28_N12                          ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y27_N15                          ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y15_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y12_N33                          ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y16_N24                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y9_N12                           ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y4_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y3_N21                           ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y20_N54                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y21_N12                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|repeat_cycle[0]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y20_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X17_Y20_N2                                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X18_Y20_N53                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y29_N54                          ; 90      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y31_N27                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|fdtd_data[0]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y29_N9                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|fdtd_data[0]~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y29_N42                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|fdtd_readaddr[0]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y24_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y31_N18                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|fdtd_writeaddr[2]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y29_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y9_N30                           ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|dalayed_out5[18]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y12_N54                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|dalayed_out7[21]~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y8_N21                           ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y20_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y17_N15                          ; 51      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y16_N27                          ; 56      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y32_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y32_N36                          ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X15_Y9_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y6_N21                           ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y25_N24                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y24_N24                          ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y25_N0                           ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y25_N36                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|repeat_cycle[0]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y29_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y29_N50                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[6].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X43_Y29_N23                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y32_N54                          ; 99      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y31_N33                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|fdtd_data[16]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y29_N3                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|fdtd_data[16]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y27_N12                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|fdtd_readaddr[6]~3                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y23_N12                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y31_N15                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|fdtd_writeaddr[0]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y27_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y26_N42                          ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out5[18]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y30_N12                          ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|dalayed_out7[26]~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y29_N48                         ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y24_N54                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y27_N24                         ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X62_Y30_N3                           ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y20_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y20_N30                          ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X60_Y31_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X62_Y34_N27                          ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y22_N24                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y31_N6                           ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y25_N57                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y23_N18                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X75_Y31_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X75_Y32_N26                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[7].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X75_Y31_N20                               ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y17_N27                          ; 91      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y17_N15                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|fdtd_data[7]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y7_N12                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|fdtd_data[7]~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y7_N54                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|fdtd_readaddr[5]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y17_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y17_N9                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|fdtd_writeaddr[3]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y7_N48                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y6_N30                           ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out5[6]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y10_N42                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|dalayed_out7[26]~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y6_N48                           ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y15_N24                         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y14_N54                         ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y14_N24                          ; 63      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y22_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y20_N3                           ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y7_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y2_N27                           ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y8_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y3_N21                           ; 51      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y23_N24                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y23_N0                           ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|repeat_cycle[2]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y17_N12                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X55_Y17_N38                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[8].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X53_Y17_N5                                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|V_right~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y15_N57                          ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y17_N24                          ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|fdtd_data[2]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y7_N36                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|fdtd_data[2]~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y7_N57                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|fdtd_readaddr[3]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y17_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|fdtd_we~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y17_N15                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|fdtd_writeaddr[6]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y7_N33                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|dalayed_out4[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X85_Y17_N24                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|dalayed_out5[6]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X85_Y13_N12                          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|dalayed_out7[19]~9                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y7_N48                           ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add1|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X67_Y19_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y21_N9                           ; 68      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add2|pre_sum~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y20_N6                           ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y7_N24                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add3|pre_sum~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y9_N39                          ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|LessThan2~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X88_Y10_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add5|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y8_N3                            ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|LessThan2~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y5_N54                          ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_adder:add6|pre_sum~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y5_N15                           ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y17_N36                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y17_N54                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|repeat_cycle[3]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y13_N36                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|state_fdtd.0011                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y13_N26                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD:gen_inst[9].pe|state_fdtd.1000                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y13_N17                               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y23_N30                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y23_N54                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD_boundary:gen_inst[12].pe_last|mux_inpe:mux1|out_we                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y19_N27                          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jh_PE4FDTD_boundary:gen_inst[12].pe_last|mux_inpe:mux1|out_we~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y19_N21                          ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|Vpp[3]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y68_N12                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|Vpp~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y68_N48                          ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|current_state.READ                                                                                                                                                                                                                                                                                                                         ; FF_X21_Y67_N44                               ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|current_state.READ_SET                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y68_N56                               ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|delay_timer[4]~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y64_N33                          ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|delay_timer[4]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y64_N30                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|max_voltage[13]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y67_N39                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|max_voltage~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y68_N24                          ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|min_voltage~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y67_N18                          ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|sram_address[6]~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y68_N51                         ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|sram_address[6]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y68_N48                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|sram_write                                                                                                                                                                                                                                                                                                                                 ; FF_X25_Y68_N25                               ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:fw_power|sram_writedata[3]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y64_N54                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|Vpp[15]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y65_N15                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|Vpp~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y65_N36                          ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|current_state.READ                                                                                                                                                                                                                                                                                                                         ; FF_X36_Y65_N23                               ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|current_state.READ_SET                                                                                                                                                                                                                                                                                                                     ; FF_X29_Y65_N8                                ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|delay_timer[12]~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y65_N21                         ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|delay_timer[12]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y65_N18                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|max_voltage[13]~3                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y65_N30                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|max_voltage~2                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y65_N36                          ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|min_voltage~2                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y64_N24                          ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|sram_address[0]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y65_N48                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|sram_address[0]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y65_N6                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|sram_write                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y65_N28                               ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_rfsig:re_power|sram_writedata[1]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y65_N42                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|bus_addr[2]~2                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y33_N45                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|bus_addr~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X72_Y33_N42                         ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|bus_write_data[2]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X73_Y33_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|state.0110                                                                                                                                                                                                                                                                                                                               ; FF_X72_Y33_N5                                ; 13      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|state~20                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X72_Y33_N33                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|temperature[12]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y33_N54                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|temperature_display1[10]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X67_Y34_N33                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|temperature_display1~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y34_N42                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|temperature_display2[6]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X67_Y34_N57                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|temperature_display2~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y34_N48                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jh_adc_temp:md_adc_temp|timer[17]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y34_N45                          ; 18      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; jh_feedback:md_feedback|temp_feedback[0]~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X66_Y32_N24                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_rdreq~1                                                                                                                                                                                                             ; LABCELL_X71_Y34_N24                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_wrreq~1                                                                                                                                                                                                             ; LABCELL_X74_Y34_N0                           ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                      ; MLABCELL_X72_Y36_N36                         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                       ; FF_X72_Y36_N5                                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y35_N24                          ; 39      ; Async. clear, Clock        ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~2                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y36_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_reset_n~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X74_Y33_N6                           ; 156     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|config_first~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X72_Y35_N48                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[11]~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y35_N24                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_ch[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X74_Y35_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_done~1                                                                                                                                                                                                                                                                                           ; LABCELL_X71_Y35_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_num[2]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y33_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|slave_read_data~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y33_N42                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|slave_read_status~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y33_N9                          ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; FF_X77_Y33_N56                               ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; FF_X48_Y57_N26                               ; 261     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y33_N27                           ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X30_Y70_N49                               ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X36_Y47_N56                               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X36_Y47_N56                               ; 6503    ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; nios2:nios2_sdram|nios2_HW_reset:hw_reset|always0~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y43_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_HW_reset:power_unlock|always0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y39_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_SP:sp|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y46_N21                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X25_Y77_N20                               ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; FF_X37_Y59_N32                               ; 283     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                   ; FRACTIONALPLL_X89_Y1_N0                      ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y1_N1                   ; 142     ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|comb~0                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y73_N51                         ; 33      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|comb~1                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y73_N39                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler|stream_out_data[23]~0                                                                                                                                                                                                                    ; LABCELL_X27_Y73_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|foreground_ready~0                                                                                                                                                                                                                           ; LABCELL_X30_Y69_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[4]~1                                                                                                                                                                                                    ; MLABCELL_X47_Y71_N45                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                                                                                                                                         ; FF_X31_Y62_N34                               ; 9       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|comb~0                                                                                                                                                                                                               ; MLABCELL_X47_Y71_N12                         ; 7       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[1]~0                                                                                                                                                                                                     ; LABCELL_X27_Y57_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[23]~5                                                                                                                                                                                                    ; MLABCELL_X25_Y57_N39                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[31]~12                                                                                                                                                                                                   ; MLABCELL_X28_Y58_N51                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[9]~1                                                                                                                                                                                                     ; LABCELL_X30_Y53_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|ctrl_readdata[3]~1                                                                                                                                                                                                   ; MLABCELL_X25_Y57_N27                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]~0                                                                                                                                                                                              ; LABCELL_X30_Y69_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[9]~0                                                                                                                                                                                                      ; LABCELL_X30_Y69_N39                          ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[0]~0                                                                                                                                                                                                      ; LABCELL_X36_Y67_N51                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[0]~1                                                                                                                                                                                                      ; LABCELL_X36_Y67_N33                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|comb~1                                                                                                                                                                                                                                       ; LABCELL_X19_Y74_N48                          ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|comb~2                                                                                                                                                                                                                                       ; MLABCELL_X25_Y75_N30                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|always3~0                                                                                                                                                                                                                                                ; LABCELL_X45_Y57_N45                          ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[15]~1                                                                                                                                                                                                                             ; LABCELL_X40_Y57_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[23]~2                                                                                                                                                                                                                             ; LABCELL_X42_Y56_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[28]~4                                                                                                                                                                                                                             ; LABCELL_X37_Y59_N0                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|back_buf_start_address[2]~0                                                                                                                                                                                                                              ; LABCELL_X40_Y58_N27                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|buffer_start_address[14]~1                                                                                                                                                                                                                               ; LABCELL_X37_Y59_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|fifo_write                                                                                                                                                                                                                                               ; LABCELL_X27_Y71_N42                          ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|pixel_address[5]~0                                                                                                                                                                                                                                       ; LABCELL_X37_Y59_N48                          ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|pixel_address[5]~1                                                                                                                                                                                                                                       ; MLABCELL_X28_Y61_N42                         ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                              ; LABCELL_X23_Y74_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                  ; MLABCELL_X25_Y74_N33                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                           ; LABCELL_X24_Y72_N57                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                         ; LABCELL_X27_Y71_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|slave_readdata[24]~1                                                                                                                                                                                                                                     ; LABCELL_X36_Y58_N30                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]~10                                                                                                                                                                           ; MLABCELL_X25_Y77_N45                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]~0                                                                                                                                                                                  ; MLABCELL_X25_Y79_N54                         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 16655   ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios2:nios2_sdram|nios2_command_from_hps:command_from_hps|always0~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y49_N51                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_command_from_hps:electrode_voltage|always0~0                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y50_N54                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always24~1                                                                                                                                                                                                                        ; LABCELL_X31_Y61_N18                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always25~0                                                                                                                                                                                                                        ; LABCELL_X30_Y61_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always26~0                                                                                                                                                                                                                        ; LABCELL_X31_Y61_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|valid_rdreq~0                                                                                                                 ; LABCELL_X27_Y61_N45                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|valid_wrreq                                                                                                                   ; MLABCELL_X25_Y61_N57                         ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always4~1                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always5~0                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|always6~0                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|valid_rdreq                                                                                                                   ; LABCELL_X37_Y42_N3                           ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|valid_wrreq~0                                                                                                                 ; LABCELL_X40_Y42_N54                          ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                   ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_iteration_number:iteration_number|always0~0                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y44_N54                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                             ; LABCELL_X77_Y33_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; LABCELL_X36_Y72_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X36_Y72_N57                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X33_Y66_N57                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X34_Y72_N15                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y72_N42                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X42_Y70_N45                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ram2_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X45_Y70_N30                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                 ; LABCELL_X33_Y70_N36                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                ; LABCELL_X27_Y75_N12                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y70_N45                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y71_N0                           ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y71_N15                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                              ; LABCELL_X22_Y69_N45                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y71_N21                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y71_N12                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y71_N54                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; FF_X24_Y71_N47                               ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                          ; LABCELL_X24_Y71_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                            ; FF_X24_Y71_N11                               ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                            ; FF_X24_Y71_N53                               ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                            ; FF_X24_Y71_N20                               ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                            ; FF_X24_Y71_N8                                ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                            ; FF_X24_Y71_N50                               ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                     ; LABCELL_X48_Y73_N42                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X48_Y73_N54                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                    ; LABCELL_X46_Y66_N15                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                            ; LABCELL_X43_Y69_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                     ; LABCELL_X40_Y69_N18                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                         ; FF_X43_Y69_N11                               ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                 ; FF_X43_Y69_N59                               ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X42_Y62_N12                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; LABCELL_X45_Y62_N24                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                          ; FF_X36_Y64_N35                               ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                  ; FF_X42_Y62_N50                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X42_Y64_N12                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                  ; MLABCELL_X39_Y68_N39                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; MLABCELL_X34_Y68_N9                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; FF_X39_Y68_N26                               ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; FF_X36_Y68_N38                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; MLABCELL_X47_Y67_N57                         ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                  ; LABCELL_X46_Y69_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X45_Y70_N57                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; FF_X46_Y69_N17                               ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_ram2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; FF_X48_Y70_N38                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                ; LABCELL_X30_Y66_N0                           ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                        ; LABCELL_X29_Y67_N45                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                 ; LABCELL_X29_Y67_N36                          ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; FF_X29_Y67_N41                               ; 98      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; FF_X28_Y67_N32                               ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                         ; MLABCELL_X47_Y66_N42                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                 ; LABCELL_X48_Y67_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                          ; MLABCELL_X47_Y71_N18                         ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                              ; FF_X42_Y63_N2                                ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                      ; FF_X48_Y67_N44                               ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                         ; MLABCELL_X39_Y70_N33                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                ; MLABCELL_X39_Y69_N0                          ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                      ; MLABCELL_X39_Y70_N12                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                       ; LABCELL_X33_Y66_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                               ; LABCELL_X33_Y72_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                      ; LABCELL_X33_Y69_N9                           ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                            ; LABCELL_X33_Y72_N54                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram1_s2_agent|m0_write~0                                                                                                                                                                                                                                            ; MLABCELL_X34_Y68_N18                         ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                               ; LABCELL_X43_Y72_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                      ; MLABCELL_X47_Y72_N48                         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                            ; LABCELL_X43_Y72_N21                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_ram2_s2_agent|m0_write~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y70_N9                           ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                     ; LABCELL_X24_Y70_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                            ; LABCELL_X31_Y71_N0                           ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                  ; LABCELL_X24_Y71_N42                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                              ; LABCELL_X48_Y73_N45                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                              ; MLABCELL_X47_Y74_N33                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7                                                                                                                                                                     ; LABCELL_X50_Y73_N18                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                           ; LABCELL_X48_Y74_N9                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                       ; LABCELL_X45_Y66_N39                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                            ; LABCELL_X43_Y70_N18                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                       ; LABCELL_X48_Y66_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0                                                                                                                                                                                                               ; LABCELL_X48_Y65_N54                          ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[3]~0                                                                                                                                                                                                            ; LABCELL_X46_Y66_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~5                                                                                                                                                                                             ; LABCELL_X37_Y72_N54                          ; 99      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_fpga_to_hps_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                              ; LABCELL_X35_Y74_N6                           ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~2                                                                                                                                                                                              ; LABCELL_X36_Y70_N6                           ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                               ; LABCELL_X36_Y70_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter|address_reg~0                                                                                                                                                                                           ; MLABCELL_X47_Y62_N45                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter|count~0                                                                                                                                                                                                 ; MLABCELL_X47_Y62_N24                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; FF_X47_Y62_N50                               ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                ; LABCELL_X42_Y64_N45                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter|count~0                                                                                                                                                                                                      ; LABCELL_X42_Y64_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                      ; FF_X46_Y64_N17                               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                ; MLABCELL_X47_Y67_N12                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|count~0                                                                                                                                                                                                      ; MLABCELL_X47_Y67_N18                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram2_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                      ; FF_X48_Y64_N50                               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                      ; LABCELL_X30_Y66_N9                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0                                                                                                                                                                                                            ; LABCELL_X30_Y66_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; FF_X45_Y64_N50                               ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|address_reg~0                                                                                                                                                                               ; LABCELL_X46_Y63_N24                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|count~0                                                                                                                                                                                     ; MLABCELL_X47_Y66_N0                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter|use_reg                                                                                                                                                                                     ; FF_X47_Y65_N29                               ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                   ; LABCELL_X35_Y72_N48                          ; 113     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram1_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~1                                                                                                                                                                                                    ; MLABCELL_X34_Y72_N18                         ; 113     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~0                                                                                                                                                                                                   ; MLABCELL_X39_Y72_N39                         ; 112     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_ram2_s2_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~1                                                                                                                                                                                                    ; LABCELL_X40_Y73_N15                          ; 112     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~2                                                                                                                                                                                                         ; MLABCELL_X25_Y71_N30                         ; 115     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                          ; LABCELL_X37_Y75_N57                          ; 112     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always10~2                                                                                                                                                                                  ; LABCELL_X48_Y73_N6                           ; 124     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~1                                                                                                                                                                                   ; LABCELL_X48_Y73_N15                          ; 120     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                           ; MLABCELL_X47_Y66_N33                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                               ; FF_X47_Y66_N8                                ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                               ; MLABCELL_X47_Y66_N21                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X45_Y62_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                       ; FF_X45_Y62_N50                               ; 66      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y62_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                       ; FF_X46_Y66_N5                                ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                   ; LABCELL_X30_Y66_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                       ; FF_X31_Y66_N56                               ; 89      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                       ; LABCELL_X30_Y66_N36                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                   ; LABCELL_X42_Y64_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                       ; FF_X42_Y64_N35                               ; 67      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X42_Y64_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                   ; MLABCELL_X47_Y67_N42                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                       ; FF_X47_Y67_N50                               ; 67      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                       ; MLABCELL_X47_Y67_N0                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:command_from_hps_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X30_Y47_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:command_from_hps_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X29_Y46_N39                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; LABCELL_X31_Y50_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:electrode_voltage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X33_Y50_N54                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X33_Y55_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LABCELL_X33_Y55_N45                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                             ; LABCELL_X24_Y55_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                               ; LABCELL_X24_Y55_N36                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y61_N3                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:finish_fdtd_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X39_Y61_N30                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y45_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hw_reset_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X40_Y45_N48                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; MLABCELL_X39_Y47_N15                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:iteration_number_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X40_Y47_N45                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X43_Y55_N30                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:module_csr_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X36_Y59_N18                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; MLABCELL_X25_Y51_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:number32_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X19_Y54_N33                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X23_Y59_N3                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_forward_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X22_Y62_N48                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                    ; MLABCELL_X28_Y59_N30                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_pw_reversed_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X21_Y63_N12                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; MLABCELL_X21_Y51_N27                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X17_Y64_N42                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X30_Y48_N45                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:o_temperature_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X22_Y65_N0                           ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                    ; MLABCELL_X39_Y57_N33                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; LABCELL_X45_Y57_N9                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y40_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:power_unlock_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y40_N15                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X43_Y50_N6                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rf_on_off_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                          ; LABCELL_X43_Y50_N9                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X36_Y48_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sp_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X48_Y46_N42                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X23_Y51_N57                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y58_N51                         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; MLABCELL_X47_Y50_N45                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:thermocouples_sel_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X48_Y50_N48                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                    ; LABCELL_X23_Y57_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; MLABCELL_X28_Y58_N21                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X35_Y46_N12                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:command_from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; MLABCELL_X34_Y46_N0                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                    ; LABCELL_X36_Y50_N36                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:electrode_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                     ; LABCELL_X29_Y47_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                ; LABCELL_X35_Y55_N21                          ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                 ; LABCELL_X35_Y55_N6                           ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                 ; MLABCELL_X39_Y42_N21                         ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                  ; LABCELL_X23_Y53_N57                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X35_Y62_N45                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:finish_fdtd_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X35_Y60_N27                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X46_Y45_N45                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hw_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X42_Y43_N39                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X40_Y44_N15                          ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:iteration_number_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; LABCELL_X37_Y44_N6                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; LABCELL_X36_Y59_N15                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:module_csr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                            ; LABCELL_X35_Y59_N30                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X36_Y54_N45                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:number32_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X19_Y54_N21                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                         ; MLABCELL_X39_Y55_N42                         ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_forward_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; MLABCELL_X28_Y62_N3                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LABCELL_X27_Y64_N48                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_pw_reversed_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; MLABCELL_X25_Y64_N42                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; LABCELL_X18_Y64_N45                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; LABCELL_X19_Y66_N15                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LABCELL_X33_Y63_N30                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X24_Y65_N18                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                        ; LABCELL_X43_Y54_N45                          ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                         ; LABCELL_X43_Y57_N51                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                         ; LABCELL_X43_Y41_N57                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; LABCELL_X45_Y41_N21                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                            ; LABCELL_X46_Y51_N18                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rf_on_off_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                             ; LABCELL_X45_Y51_N36                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X46_Y46_N39                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; MLABCELL_X47_Y46_N45                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X22_Y56_N45                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X22_Y56_N33                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                    ; LABCELL_X43_Y49_N0                           ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:thermocouples_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                     ; LABCELL_X46_Y49_N30                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                        ; LABCELL_X37_Y53_N36                          ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                         ; LABCELL_X30_Y57_N12                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:command_from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                          ; LABCELL_X30_Y47_N24                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:electrode_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                         ; LABCELL_X31_Y50_N3                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                     ; LABCELL_X33_Y55_N57                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|m0_read~0                                                                                                                                                                                                                                   ; MLABCELL_X34_Y55_N18                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                      ; LABCELL_X24_Y55_N21                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|m0_read~0                                                                                                                                                                                                                                    ; LABCELL_X23_Y53_N45                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:finish_fdtd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; MLABCELL_X39_Y61_N6                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hw_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; LABCELL_X40_Y45_N0                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:iteration_number_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                          ; LABCELL_X40_Y47_N36                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:module_csr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                ; LABCELL_X36_Y59_N6                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:number32_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; LABCELL_X19_Y54_N42                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_forward_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                              ; LABCELL_X22_Y62_N3                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_pw_reversed_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; MLABCELL_X21_Y63_N51                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                            ; LABCELL_X17_Y64_N51                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:o_temperature_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; LABCELL_X22_Y65_N24                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                             ; LABCELL_X45_Y57_N15                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:power_unlock_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                              ; LABCELL_X45_Y40_N42                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rf_on_off_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                 ; LABCELL_X43_Y50_N54                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X48_Y46_N15                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; MLABCELL_X21_Y58_N21                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:thermocouples_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                         ; MLABCELL_X47_Y50_N30                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                             ; LABCELL_X27_Y58_N33                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                    ; LABCELL_X40_Y55_N6                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                         ; MLABCELL_X39_Y52_N9                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                    ; LABCELL_X43_Y45_N0                           ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                            ; LABCELL_X45_Y46_N15                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                         ; LABCELL_X45_Y46_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; MLABCELL_X39_Y42_N0                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X39_Y42_N18                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X35_Y52_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y52_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X22_Y56_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X22_Y56_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X36_Y54_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y54_N24                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X36_Y59_N33                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y63_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; MLABCELL_X39_Y55_N36                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X39_Y55_N18                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; MLABCELL_X28_Y64_N39                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X28_Y64_N0                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X18_Y64_N48                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X18_Y64_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X46_Y51_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y51_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X35_Y46_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y46_N39                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X46_Y46_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y46_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X43_Y49_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y49_N39                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X36_Y50_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y50_N3                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X40_Y44_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X40_Y44_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X35_Y62_N12                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y62_N51                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X36_Y59_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y59_N9                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X43_Y41_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y41_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X46_Y45_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y45_N9                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                       ; LABCELL_X43_Y54_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_019|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y54_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                           ; LABCELL_X37_Y53_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                               ; LABCELL_X37_Y53_N0                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y73_N1                   ; 139     ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y77_N1                   ; 330     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios2:nios2_sdram|nios2_rf_on_off:rf_on_off|always0~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y48_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_rf_on_off:thermocouples_sel|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y50_N18                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y60_N6                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y1_N27                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y60_N27                          ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|comb~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y67_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                  ; FF_X19_Y60_N47                               ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_addr[9]~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y60_N27                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                            ; FF_X23_Y60_N44                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                            ; FF_X18_Y60_N55                               ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                               ; LABCELL_X29_Y60_N33                          ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                               ; LABCELL_X29_Y60_N39                          ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios2:nios2_sdram|nios2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; read_M10K_addr[5]~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y32_N18                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                           ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK3_50                                                                                                                                                                      ; PIN_Y26                               ; 50      ; Global Clock         ; GCLK10           ; --                        ;
; CLOCK_50                                                                                                                                                                       ; PIN_AF14                              ; 207     ; Global Clock         ; GCLK7            ; --                        ;
; nios2:nios2_sdram|altera_reset_controller:rst_controller|r_sync_rst                                                                                                            ; FF_X36_Y47_N56                        ; 6503    ; Global Clock         ; GCLK2            ; --                        ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X89_Y1_N1            ; 142     ; Global Clock         ; GCLK11           ; --                        ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                      ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 16655   ; Global Clock         ; GCLK4            ; --                        ;
; nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                      ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK13           ; --                        ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y73_N1            ; 139     ; Global Clock         ; GCLK15           ; --                        ;
; nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y77_N1            ; 330     ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------+----------------------+
; Name     ; Fan-Out              ;
+----------+----------------------+
; Equal6~0 ; 770                  ;
+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                   ; Location                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; jh_PE4FDTD:gen_inst[10].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X69_Y16_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[11].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X49_Y16_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 11           ; 4            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 44    ; 4                           ; 11                          ; 4                           ; 11                          ; 44                  ; 1           ; 0          ; None                                  ; M10K_X38_Y22_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|altshift_taps:dalayed_out6_rtl_1|shift_taps_m0v:auto_generated|altsyncram_5v91:altsyncram4|ALTSYNCRAM                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 286          ; 3            ; 286          ; yes                    ; no                      ; yes                    ; yes                     ; 858   ; 3                           ; 286                         ; 3                           ; 286                         ; 858                 ; 8           ; 0          ; None                                  ; M10K_X38_Y26_N0, M10K_X69_Y10_N0, M10K_X49_Y8_N0, M10K_X26_Y8_N0, M10K_X41_Y22_N0, M10K_X26_Y30_N0, M10K_X14_Y49_N0, M10K_X14_Y47_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; jh_PE4FDTD:gen_inst[1].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X14_Y33_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[2].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X26_Y32_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[3].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X14_Y31_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[4].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X38_Y29_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[5].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X14_Y19_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[6].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X49_Y25_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[7].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X38_Y19_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[8].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X58_Y23_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD:gen_inst[9].pe|M10K_27:mem_voltage_value|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X41_Y16_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD_boundary:gen_inst[0].pe_first|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                 ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X26_Y33_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; jh_PE4FDTD_boundary:gen_inst[12].pe_last|M10K_27:mem_boundary_condition|altsyncram:ram_rtl_0|altsyncram_3kk1:auto_generated|ALTSYNCRAM                                                                                                                                 ; M10K block ; Simple Dual Port ; Single Clock ; 128          ; 27           ; 128          ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 3456  ; 128                         ; 27                          ; 128                         ; 27                          ; 3456                ; 1           ; 0          ; None                                  ; M10K_X69_Y15_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576 ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3           ; 0          ; None                                  ; M10K_X76_Y34_N0, M10K_X69_Y34_N0, M10K_X76_Y33_N0                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram|ALTSYNCRAM                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 18           ; 128          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 2304  ; 128                         ; 18                          ; 128                         ; 18                          ; 2304                ; 1           ; 0          ; None                                  ; M10K_X26_Y73_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM    ; AUTO       ; ROM              ; Single Clock ; 8192         ; 1            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 8192                        ; 1                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; altera_up_video_char_mode_rom_128.mif ; M10K_X26_Y67_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                    ; AUTO       ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 65536 ; 8192                        ; 7                           ; 8192                        ; 7                           ; 57344               ; 7           ; 0          ; None                                  ; M10K_X41_Y65_N0, M10K_X38_Y63_N0, M10K_X41_Y64_N0, M10K_X38_Y64_N0, M10K_X41_Y66_N0, M10K_X41_Y63_N0, M10K_X38_Y66_N0                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM                                                                    ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1           ; 0          ; None                                  ; M10K_X26_Y75_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 18           ; 128          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 2304  ; 128                         ; 18                          ; 128                         ; 18                          ; 2304                ; 1           ; 0          ; None                                  ; M10K_X26_Y74_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                  ; M10K_X26_Y61_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; nios2:nios2_sdram|nios2_fifo_FPGA_to_HPS:fifo_hps_to_fpga|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_gh02:auto_generated|altsyncram_06d1:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                  ; M10K_X38_Y42_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                  ; M10K_X38_Y75_N0                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2:nios2_sdram|nios2_onchip_ram1:onchip_ram1|altsyncram:the_altsyncram|altsyncram_pj52:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO       ; True Dual Port   ; Dual Clocks  ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                  ; M10K_X26_Y68_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; nios2:nios2_sdram|nios2_onchip_ram2:onchip_ram2|altsyncram:the_altsyncram|altsyncram_pj52:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO       ; True Dual Port   ; Dual Clocks  ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                  ; M10K_X38_Y65_N0                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Two Independent 18x18           ; 48          ;
; Total number of DSP blocks      ; 51          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 51          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                    ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; jh_ADDA:md_DAC|Mult0~8                                                                                                                                                                                                                  ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_alpha|mult_i5n:auto_generated|Mult0~8           ; Independent 9x9       ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:b_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y71_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_alpha|mult_i5n:auto_generated|Mult0~8           ; Independent 9x9       ; DSP_X20_Y75_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:g_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y73_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_alpha|mult_i5n:auto_generated|Mult0~8           ; Independent 9x9       ; DSP_X32_Y75_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_normal:alpha_blender|lpm_mult:r_times_one_minus_alpha|mult_i5n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y73_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y30_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y30_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul3|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X86_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X86_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y6_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X86_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X86_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y41_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul2|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y43_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul1|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[4].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[11].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X86_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[10].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                           ; Two Independent 18x18 ; DSP_X54_Y6_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[8].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y2_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[9].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X86_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[5].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[7].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[6].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y6_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[3].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[2].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul0|Mult0~8                                                                                                                                                                            ; Two Independent 18x18 ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 93,295 / 289,320 ( 32 % ) ;
; C12 interconnects                           ; 2,297 / 13,420 ( 17 % )   ;
; C2 interconnects                            ; 33,880 / 119,108 ( 28 % ) ;
; C4 interconnects                            ; 17,443 / 56,300 ( 31 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 7,849 / 289,320 ( 3 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 112 / 156 ( 72 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 248 / 282 ( 88 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 18,845 / 84,580 ( 22 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,491 / 12,676 ( 20 % )   ;
; R14/C12 interconnect drivers                ; 4,472 / 20,720 ( 22 % )   ;
; R3 interconnects                            ; 41,466 / 130,992 ( 32 % ) ;
; R6 interconnects                            ; 59,935 / 266,960 ( 22 % ) ;
; Spine clocks                                ; 37 / 360 ( 10 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 293          ; 62           ; 293          ; 0            ; 32           ; 366       ; 293          ; 0            ; 366       ; 366       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 13           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 229          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 73           ; 304          ; 73           ; 366          ; 334          ; 0         ; 73           ; 366          ; 0         ; 0         ; 341          ; 320          ; 366          ; 366          ; 366          ; 341          ; 320          ; 366          ; 366          ; 366          ; 353          ; 320          ; 295          ; 366          ; 366          ; 366          ; 366          ; 137          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_CLK_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OEB_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OEB_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_OTR_A           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_OTR_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_CLK_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_MODE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DAC_WRT_B           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_SMA_ADC4        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; POWER_ON            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_DAC4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DA[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_dram        ; clk_dram             ; 8215.7            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                        ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_start                                                                                                                                                              ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|pre_measure_fifo_start                                                                                                                                                                   ; 11.809            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_num[3]                                                                                                                                                             ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 11.262            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_num[2]                                                                                                                                                             ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 11.153            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_num[0]                                                                                                                                                             ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 10.843            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[2]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 10.843            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[0]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 10.843            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[1]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 10.843            ;
; nios2:nios2_sdram|nios2_rf_on_off:rf_on_off|data_out                                                                                                                                                                               ; power_en1                                                                                                                                                                                                                                   ; 10.140            ;
; KEY[3]                                                                                                                                                                                                                             ; power_en1                                                                                                                                                                                                                                   ; 10.140            ;
; jh_adc_temp:md_adc_temp|en_RF                                                                                                                                                                                                      ; power_en1                                                                                                                                                                                                                                   ; 10.140            ;
; KEY[0]                                                                                                                                                                                                                             ; power_en1                                                                                                                                                                                                                                   ; 10.140            ;
; nios2:nios2_sdram|nios2_HW_reset:hw_reset|data_out[0]                                                                                                                                                                              ; power_en1                                                                                                                                                                                                                                   ; 10.140            ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[11]                                                                                                                                                               ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[10]                                                                                                                                                               ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[9]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[8]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[7]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[5]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[3]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[6]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 7.216             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|config_first                                                                                                                                                                    ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 5.753             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|measure_done                                                                                                                                       ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 5.753             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                               ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_count[4]                                                                                                                                                                         ; 5.753             ;
; jh_adc_temp:md_adc_temp|temperature_display1[0]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[0]                                                                                                                                                                              ; 5.425             ;
; jh_adc_temp:md_adc_temp|temperature_display1[7]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[7]                                                                                                                                                                              ; 5.326             ;
; jh_adc_temp:md_adc_temp|temperature_display1[11]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[11]                                                                                                                                                                             ; 5.326             ;
; jh_adc_temp:md_adc_temp|temperature_display1[9]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[9]                                                                                                                                                                              ; 5.326             ;
; jh_adc_temp:md_adc_temp|temperature_display1[12]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[12]                                                                                                                                                                             ; 5.324             ;
; jh_adc_temp:md_adc_temp|temperature_display1[8]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[8]                                                                                                                                                                              ; 5.313             ;
; jh_adc_temp:md_adc_temp|temperature_display1[13]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[13]                                                                                                                                                                             ; 5.313             ;
; jh_adc_temp:md_adc_temp|temperature_display1[6]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[6]                                                                                                                                                                              ; 5.311             ;
; jh_adc_temp:md_adc_temp|temperature_display1[5]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[5]                                                                                                                                                                              ; 5.287             ;
; jh_adc_temp:md_adc_temp|temperature_display1[3]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[3]                                                                                                                                                                              ; 5.192             ;
; jh_adc_temp:md_adc_temp|temperature_display2[2]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[2]                                                                                                                                                                             ; 5.005             ;
; jh_adc_temp:md_adc_temp|temperature_display2[8]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[8]                                                                                                                                                                             ; 5.005             ;
; jh_adc_temp:md_adc_temp|temperature_display2[3]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[3]                                                                                                                                                                             ; 5.004             ;
; jh_adc_temp:md_adc_temp|temperature_display2[7]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[7]                                                                                                                                                                             ; 5.004             ;
; jh_adc_temp:md_adc_temp|temperature_display2[10]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[10]                                                                                                                                                                            ; 4.993             ;
; jh_adc_temp:md_adc_temp|temperature_display1[4]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[4]                                                                                                                                                                              ; 4.946             ;
; jh_adc_temp:md_adc_temp|temperature_display1[2]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[2]                                                                                                                                                                              ; 4.946             ;
; jh_adc_temp:md_adc_temp|temperature_display1[1]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[1]                                                                                                                                                                              ; 4.946             ;
; jh_adc_temp:md_adc_temp|temperature_display2[4]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[4]                                                                                                                                                                             ; 4.941             ;
; jh_adc_temp:md_adc_temp|temperature_display2[6]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[6]                                                                                                                                                                             ; 4.941             ;
; jh_adc_temp:md_adc_temp|temperature_display2[5]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[5]                                                                                                                                                                             ; 4.928             ;
; jh_adc_temp:md_adc_temp|temperature_display2[1]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[1]                                                                                                                                                                             ; 4.921             ;
; jh_adc_temp:md_adc_temp|temperature_display2[13]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[13]                                                                                                                                                                            ; 4.921             ;
; jh_adc_temp:md_adc_temp|temperature_display2[11]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[11]                                                                                                                                                                            ; 4.921             ;
; jh_adc_temp:md_adc_temp|temperature_display2[0]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[0]                                                                                                                                                                             ; 4.908             ;
; jh_adc_temp:md_adc_temp|temperature_display2[12]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[12]                                                                                                                                                                            ; 4.908             ;
; jh_adc_temp:md_adc_temp|temperature_display2[9]                                                                                                                                                                                    ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature2|readdata[9]                                                                                                                                                                             ; 4.908             ;
; jh_adc_temp:md_adc_temp|temperature_display1[10]                                                                                                                                                                                   ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[10]                                                                                                                                                                             ; 4.110             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|pre_measure_fifo_start                                                                                                                                                          ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                                          ; 3.963             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_fifo_done                                                                                                                                                               ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 3.608             ;
; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|measure_start                                                                                                                                                                   ; nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|wait_measure_done                                                                                                                                                                        ; 3.608             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[10]                                                                                                                                                                             ; 2.091             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:o_temperature_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; nios2:nios2_sdram|nios2_O_pw_forward:o_temperature|readdata[10]                                                                                                                                                                             ; 2.091             ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1581                                                                                                                      ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; 1.645             ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1580                                                                                                                      ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg        ; 1.639             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                          ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; 1.622             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                   ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; 1.620             ;
; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.1000                                                                                                                                                                                         ; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0101                                                                                                                                                                                                  ; 1.617             ;
; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0111                                                                                                                                                                                         ; jh_PE4FDTD:gen_inst[10].pe|state_fdtd.0101                                                                                                                                                                                                  ; 1.588             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|empty_dff                                              ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.565             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]                                                                                           ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg        ; 1.565             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]                                                                                              ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                       ; 1.538             ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1550                                                                                                                      ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|packet_in_progress                                                                                                                  ; 1.521             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                          ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_ram1_s2_cmd_width_adapter|address_reg[5]                                                                          ; 1.511             ;
; nios2:nios2_sdram|nios2_sdram:sdram|m_state.000001000                                                                                                                                                                              ; nios2:nios2_sdram|nios2_sdram:sdram|m_next.000000001                                                                                                                                                                                        ; 1.494             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[2]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[3]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[3]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[4]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.486             ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[39]                                                                                                                  ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.010000000                                                                                                                                                                                       ; 1.477             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]                                                                                           ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 1.477             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]                                                                                              ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg         ; 1.473             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                       ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                   ; 1.463             ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_0[38]                                                                                                                  ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.010000000                                                                                                                                                                                       ; 1.461             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[5]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.455             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                          ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; 1.454             ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_1[39]                                                                                                                  ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.010000000                                                                                                                                                                                       ; 1.450             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                           ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 1.439             ;
; nios2:nios2_sdram|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entry_1[38]                                                                                                                  ; nios2:nios2_sdram|nios2_sdram:sdram|m_state.010000000                                                                                                                                                                                       ; 1.435             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                       ; 1.435             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                       ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|nios2_mm_interconnect_2_cmd_mux:cmd_mux_011|packet_in_progress                                                                                                                  ; 1.432             ;
; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.0101                                                                                                                                                                                          ; jh_PE4FDTD:gen_inst[5].pe|state_fdtd.0101                                                                                                                                                                                                   ; 1.431             ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1579                                                                                                                      ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                         ; 1.422             ;
; nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1554                                                                                                                      ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:power_unlock_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                   ; 1.421             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[5]                                                    ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16~portb_address_reg0        ; 1.418             ;
; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4                                                    ; 1.418             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                  ; 1.416             ;
; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]     ; nios2:nios2_sdram|nios2_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                       ; 1.414             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                              ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                  ; 1.412             ;
; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[0]                                                                                          ; nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 1.405             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "base_sdram"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 73 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 181
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13
    Info (11162): nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 16546 fanout uses global clock CLKCTRL_G4
    Info (11162): nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G15
    Info (11162): nios2:nios2_sdram|nios2_pll_adc:pll_adc|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 338 fanout uses global clock CLKCTRL_G1
    Info (11162): nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G11
    Info (11162): nios2:nios2_sdram|nios2_clocks:clocks|nios2_clocks_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): nios2:nios2_sdram|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 6242 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK_50~inputCLKENA0 with 204 fanout uses global clock CLKCTRL_G7
    Info (11162): CLOCK3_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Warning (335093): TimeQuest Timing Analyzer is analyzing 546 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_73q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_f3q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_gh02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_s7q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'VGA_subsystem/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:nios2_sdram|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:nios2_sdram|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at nios2_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc Line: 82
Info (332104): Reading SDC File: 'nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.sdc'
Info (332104): Reading SDC File: 'DE1_SOC_golden_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SOC_golden_top.sdc(97): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc Line: 97
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK_N] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc Line: 97
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SOC_golden_top.sdc(98): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc Line: 98
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK_N] File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc Line: 98
Warning (332060): Node: data_buffer[27] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch jh_PE4FDTD:gen_inst[1].pe|mux_inpe:mux1|out_we is being clocked by data_buffer[27]
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jh_feedback:md_feedback|temp_feedback[4] is being clocked by KEY[0]
Warning (332060): Node: nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|pre_measure_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|config_cmd[2] is being clocked by nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|pre_measure_start
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: nios2_sdram|clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios2_sdram|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios2_sdram|clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: nios2_sdram|clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): From: nios2_sdram|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: nios2_sdram|hps_0|fpga_interfaces|hps2fpga|clk  to: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: nios2_sdram|pll_adc|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios2_sdram|pll_adc|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios2_sdram|pll_adc|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: nios2_sdram|pll_adc|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios2_sdram|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios2_sdram|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: nios2_sdram|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: nios2_sdram|pll_adc|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: nios2_sdram|vga_subsystem|vga_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 26 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   20.000 clock_system
    Info (332111):    2.000 fractional_clock
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 nios2_sdram|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   37.037       tv_27m
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 33 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 78 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 35 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:53
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:46
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:21
Info (170193): Fitter routing operations beginning
Info (170089): 7e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 22% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:26
Info (11888): Total time spent on timing analysis during the Fitter is 150.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:19
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 210
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 71
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 72
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 74
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 122
    Info (169065): Pin HPS_LTC_GPIO has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 203
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 238
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 239
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 240
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 241
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 175
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 176
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 176
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 176
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 176
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 177
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 177
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 177
    Info (169185): Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v Line: 177
Info (144001): Generated suppressed messages file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 165 warnings
    Info: Peak virtual memory: 8385 megabytes
    Info: Processing ended: Wed Aug 25 15:00:01 2021
    Info: Elapsed time: 00:14:41
    Info: Total CPU time (on all processors): 00:36:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.fit.smsg.


