vhdl isim_temp "../OR_GATE/OR_GATE.vhd"
vhdl isim_temp "../HALF_ADDER/HALF_ADDER.vhd"
vhdl isim_temp "FULL_ADDER.vhd"
