Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Sep 10 20:01:10 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_impl_1.twr lab2_impl_1.udb -gui -msgset C:/Users/oaksh/Desktop/E155/lab2/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 50.7463%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 8 End Points          |           Type           
-------------------------------------------------------------------
{time_mux/counter_13__i13/SR   time_mux/counter_13__i12/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i11/SR   time_mux/counter_13__i10/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i9/SR   time_mux/counter_13__i8/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i7/SR   time_mux/counter_13__i6/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i5/SR   time_mux/counter_13__i4/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i3/SR   time_mux/counter_13__i2/SR}                           
                                        |           No arrival time
{time_mux/counter_13__i1/SR   time_mux/counter_13__i0/SR}                           
                                        |           No arrival time
time_mux/ls_osc/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         8
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
reset                                   |                     input
en2                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
time_mux/counter_13__i1/D                |   69.772 ns 
time_mux/counter_13__i3/D                |   69.772 ns 
time_mux/counter_13__i5/D                |   69.772 ns 
time_mux/counter_13__i7/D                |   69.772 ns 
time_mux/counter_13__i8/D                |   69.772 ns 
time_mux/counter_13__i10/D               |   69.772 ns 
time_mux/counter_13__i12/D               |   69.772 ns 
time_mux/counter_13__i9/D                |   69.825 ns 
time_mux/counter_13__i11/D               |   69.825 ns 
time_mux/counter_13__i13/D               |   69.825 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i1/D  (SLICE_R14C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i178_2_lut/B->time_mux/i178_2_lut/Z
                                          SLICE_R14C4A       B0_TO_F0_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[1]                                 NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i1/D                                    ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i1/CK   time_mux/counter_13__i0/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i3/D  (SLICE_R15C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i176_2_lut/B->time_mux/i176_2_lut/Z
                                          SLICE_R15C3A       B0_TO_F0_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[3]                                 NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i3/D                                    ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i3/CK   time_mux/counter_13__i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i5/D  (SLICE_R15C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i174_2_lut/B->time_mux/i174_2_lut/Z
                                          SLICE_R15C3B       B0_TO_F0_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[5]                                 NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i5/D                                    ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i7/D  (SLICE_R15C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i172_2_lut/B->time_mux/i172_2_lut/Z
                                          SLICE_R15C3D       B0_TO_F0_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[7]                                 NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i7/D                                    ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i7/CK   time_mux/counter_13__i6/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i8/D  (SLICE_R16C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i171_2_lut/B->time_mux/i171_2_lut/Z
                                          SLICE_R16C5B       B1_TO_F1_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[8]                                 NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i8/D                                    ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i9/CK   time_mux/counter_13__i8/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i10/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i169_2_lut/B->time_mux/i169_2_lut/Z
                                          SLICE_R16C5D       B1_TO_F1_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[10]                                NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i10/D                                   ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i12/D  (SLICE_R16C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.772 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.080                 18.386  15      
time_mux/i167_2_lut/B->time_mux/i167_2_lut/Z
                                          SLICE_R16C5A       B1_TO_F1_DELAY      0.476                 18.862  1       
time_mux/counter_13__N_13[12]                                NET DELAY           0.000                 18.862  1       
time_mux/counter_13__i12/D                                   ENDPOINT            0.000                 18.862  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.861)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.772  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i9/D  (SLICE_R16C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.825 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.027                 18.333  15      
time_mux/i170_2_lut/B->time_mux/i170_2_lut/Z
                                          SLICE_R16C5B       C0_TO_F0_DELAY      0.476                 18.809  1       
time_mux/counter_13__N_13[9]                                 NET DELAY           0.000                 18.809  1       
time_mux/counter_13__i9/D                                    ENDPOINT            0.000                 18.809  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i9/CK   time_mux/counter_13__i8/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.808)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.825  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i11/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.825 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.027                 18.333  15      
time_mux/i168_2_lut/B->time_mux/i168_2_lut/Z
                                          SLICE_R16C5D       C0_TO_F0_DELAY      0.476                 18.809  1       
time_mux/counter_13__N_13[11]                                NET DELAY           0.000                 18.809  1       
time_mux/counter_13__i11/D                                   ENDPOINT            0.000                 18.809  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.808)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.825  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i4/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i13/D  (SLICE_R16C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 69.825 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  9       
time_mux/int_osc                                             NET DELAY           5.499                  5.499  9       
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
time_mux/counter_13__i4/CK->time_mux/counter_13__i4/Q
                                          SLICE_R15C3B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
time_mux/counter[4]                                          NET DELAY           2.736                  9.623  2       
time_mux/i10_4_lut/D->time_mux/i10_4_lut/Z
                                          SLICE_R16C5C       A0_TO_F0_DELAY      0.449                 10.072  1       
time_mux/n24                                                 NET DELAY           2.168                 12.240  1       
time_mux/i12_4_lut/B->time_mux/i12_4_lut/Z
                                          SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 12.689  1       
time_mux/n26                                                 NET DELAY           2.168                 14.857  1       
time_mux/i13_4_lut/B->time_mux/i13_4_lut/Z
                                          SLICE_R16C4B       D1_TO_F1_DELAY      0.449                 15.306  15      
time_mux/n27                                                 NET DELAY           3.027                 18.333  15      
time_mux/i166_2_lut/B->time_mux/i166_2_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.476                 18.809  1       
time_mux/counter_13__N_13[13]                                NET DELAY           0.000                 18.809  1       
time_mux/counter_13__i13/D                                   ENDPOINT            0.000                 18.809  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  9       
time_mux/int_osc                                             NET DELAY           5.499                 88.832  9       
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(18.808)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   69.825  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
time_mux/ls_osc/D                        |    1.743 ns 
time_mux/counter_13__i3/D                |    3.113 ns 
time_mux/counter_13__i5/D                |    3.113 ns 
time_mux/counter_13__i6/D                |    3.113 ns 
time_mux/counter_13__i9/D                |    3.113 ns 
time_mux/counter_13__i11/D               |    3.113 ns 
time_mux/counter_13__i10/D               |    3.113 ns 
time_mux/counter_13__i13/D               |    3.113 ns 
time_mux/counter_13__i12/D               |    3.113 ns 
time_mux/counter_13__i4/D                |    3.424 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : time_mux/ls_osc/Q  (SLICE_R16C3C)
Path End         : time_mux/ls_osc/D  (SLICE_R16C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
time_mux/ls_osc/CK                                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/ls_osc/CK->time_mux/ls_osc/Q     SLICE_R16C3C       CLK_TO_Q1_DELAY  0.779                  3.863  7       
time_mux/en1_c                                               NET DELAY        0.712                  4.575  7       
time_mux/i1_2_lut/A->time_mux/i1_2_lut/Z  SLICE_R16C3C       D1_TO_F1_DELAY   0.252                  4.827  1       
time_mux/n154                                                NET DELAY        0.000                  4.827  1       
time_mux/ls_osc/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
time_mux/ls_osc/CK                                           CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i3/Q  (SLICE_R15C3A)
Path End         : time_mux/counter_13__i3/D  (SLICE_R15C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i3/CK   time_mux/counter_13__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i3/CK->time_mux/counter_13__i3/Q
                                          SLICE_R15C3A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[3]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_5/C0->time_mux/counter_13_add_4_5/S0
                                          SLICE_R15C4C       C0_TO_F0_DELAY   0.266                  5.011  1       
time_mux/n61[3]                                              NET DELAY        0.934                  5.945  1       
time_mux/i176_2_lut/A->time_mux/i176_2_lut/Z
                                          SLICE_R15C3A       D0_TO_F0_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[3]                                 NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i3/D                                    ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i3/CK   time_mux/counter_13__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i5/Q  (SLICE_R15C3B)
Path End         : time_mux/counter_13__i5/D  (SLICE_R15C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i5/CK->time_mux/counter_13__i5/Q
                                          SLICE_R15C3B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[5]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_7/C0->time_mux/counter_13_add_4_7/S0
                                          SLICE_R15C4D       C0_TO_F0_DELAY   0.266                  5.011  1       
time_mux/n61[5]                                              NET DELAY        0.934                  5.945  1       
time_mux/i174_2_lut/A->time_mux/i174_2_lut/Z
                                          SLICE_R15C3B       D0_TO_F0_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[5]                                 NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i5/D                                    ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i6/Q  (SLICE_R15C3D)
Path End         : time_mux/counter_13__i6/D  (SLICE_R15C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i7/CK   time_mux/counter_13__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i6/CK->time_mux/counter_13__i6/Q
                                          SLICE_R15C3D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[6]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_7/C1->time_mux/counter_13_add_4_7/S1
                                          SLICE_R15C4D       C1_TO_F1_DELAY   0.266                  5.011  1       
time_mux/n61[6]                                              NET DELAY        0.934                  5.945  1       
time_mux/i173_2_lut/A->time_mux/i173_2_lut/Z
                                          SLICE_R15C3D       D1_TO_F1_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[6]                                 NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i6/D                                    ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i7/CK   time_mux/counter_13__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i9/Q  (SLICE_R16C5B)
Path End         : time_mux/counter_13__i9/D  (SLICE_R16C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i9/CK   time_mux/counter_13__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i9/CK->time_mux/counter_13__i9/Q
                                          SLICE_R16C5B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[9]                                          NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_11/C0->time_mux/counter_13_add_4_11/S0
                                          SLICE_R15C5B       C0_TO_F0_DELAY   0.266                  5.011  1       
time_mux/n61[9]                                              NET DELAY        0.934                  5.945  1       
time_mux/i170_2_lut/A->time_mux/i170_2_lut/Z
                                          SLICE_R16C5B       D0_TO_F0_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[9]                                 NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i9/D                                    ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i9/CK   time_mux/counter_13__i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i11/Q  (SLICE_R16C5D)
Path End         : time_mux/counter_13__i11/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i11/CK->time_mux/counter_13__i11/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[11]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_13/C0->time_mux/counter_13_add_4_13/S0
                                          SLICE_R15C5C       C0_TO_F0_DELAY   0.266                  5.011  1       
time_mux/n61[11]                                             NET DELAY        0.934                  5.945  1       
time_mux/i168_2_lut/A->time_mux/i168_2_lut/Z
                                          SLICE_R16C5D       D0_TO_F0_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[11]                                NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i11/D                                   ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i10/Q  (SLICE_R16C5D)
Path End         : time_mux/counter_13__i10/D  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i10/CK->time_mux/counter_13__i10/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[10]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_11/C1->time_mux/counter_13_add_4_11/S1
                                          SLICE_R15C5B       C1_TO_F1_DELAY   0.266                  5.011  1       
time_mux/n61[10]                                             NET DELAY        0.934                  5.945  1       
time_mux/i169_2_lut/A->time_mux/i169_2_lut/Z
                                          SLICE_R16C5D       D1_TO_F1_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[10]                                NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i10/D                                   ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i11/CK   time_mux/counter_13__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i13/Q  (SLICE_R16C5A)
Path End         : time_mux/counter_13__i13/D  (SLICE_R16C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i13/CK->time_mux/counter_13__i13/Q
                                          SLICE_R16C5A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
time_mux/counter[13]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_15/C0->time_mux/counter_13_add_4_15/S0
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.266                  5.011  1       
time_mux/n61[13]                                             NET DELAY        0.934                  5.945  1       
time_mux/i166_2_lut/A->time_mux/i166_2_lut/Z
                                          SLICE_R16C5A       D0_TO_F0_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[13]                                NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i13/D                                   ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i12/Q  (SLICE_R16C5A)
Path End         : time_mux/counter_13__i12/D  (SLICE_R16C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
time_mux/counter_13__i12/CK->time_mux/counter_13__i12/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
time_mux/counter[12]                                         NET DELAY        0.882                  4.745  2       
time_mux/counter_13_add_4_13/C1->time_mux/counter_13_add_4_13/S1
                                          SLICE_R15C5C       C1_TO_F1_DELAY   0.266                  5.011  1       
time_mux/n61[12]                                             NET DELAY        0.934                  5.945  1       
time_mux/i167_2_lut/A->time_mux/i167_2_lut/Z
                                          SLICE_R16C5A       D1_TO_F1_DELAY   0.252                  6.197  1       
time_mux/counter_13__N_13[12]                                NET DELAY        0.000                  6.197  1       
time_mux/counter_13__i12/D                                   ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY        3.084                  3.084  10      
{time_mux/counter_13__i13/CK   time_mux/counter_13__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : time_mux/counter_13__i3/Q  (SLICE_R15C3A)
Path End         : time_mux/counter_13__i4/D  (SLICE_R15C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.424 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY          3.084                  3.084  10      
{time_mux/counter_13__i3/CK   time_mux/counter_13__i2/CK}
                                                             CLOCK PIN          0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
time_mux/counter_13__i3/CK->time_mux/counter_13__i3/Q
                                          SLICE_R15C3A       CLK_TO_Q0_DELAY    0.779                  3.863  2       
time_mux/counter[3]                                          NET DELAY          0.882                  4.745  2       
time_mux/counter_13_add_4_5/C0->time_mux/counter_13_add_4_5/CO0
                                          SLICE_R15C4C       C0_TO_COUT0_DELAY  0.029                  4.774  2       
time_mux/n581                                                NET DELAY          0.282                  5.056  2       
time_mux/counter_13_add_4_5/D1->time_mux/counter_13_add_4_5/S1
                                          SLICE_R15C4C       D1_TO_F1_DELAY     0.266                  5.322  1       
time_mux/n61[4]                                              NET DELAY          0.934                  6.256  1       
time_mux/i175_2_lut/A->time_mux/i175_2_lut/Z
                                          SLICE_R15C3B       D1_TO_F1_DELAY     0.252                  6.508  1       
time_mux/counter_13__N_13[4]                                 NET DELAY          0.000                  6.508  1       
time_mux/counter_13__i4/D                                    ENDPOINT           0.000                  6.508  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  10      
time_mux/int_osc                                             NET DELAY          3.084                  3.084  10      
{time_mux/counter_13__i5/CK   time_mux/counter_13__i4/CK}
                                                             CLOCK PIN          0.000                  3.084  1       
                                                             Uncertainty        0.000                  3.084  
                                                             Hold time          0.000                  3.084  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -3.084  
Arrival Time                                                                                           6.508  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   3.424  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



