ModuleName shift2_register_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 30
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 136 ,X2: 416 ,Y2: 192
Edge X1: 176 ,Y1: 136 ,X2: 416 ,Y2: 136
Edge X1: 104 ,Y1: 136 ,X2: 176 ,Y2: 136
Edge X1: 176 ,Y1: 136 ,X2: 176 ,Y2: 192
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 240 ,X2: 416 ,Y2: 280
Edge X1: 176 ,Y1: 280 ,X2: 416 ,Y2: 280
Edge X1: 112 ,Y1: 280 ,X2: 176 ,Y2: 280
Edge X1: 176 ,Y1: 240 ,X2: 176 ,Y2: 280
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 112 ,Y1: 224 ,X2: 176 ,Y2: 224
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 584 ,Y1: 192 ,X2: 616 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 208 ,X2: 416 ,Y2: 208
Edge X1: 400 ,Y1: 208 ,X2: 400 ,Y2: 312
Edge X1: 152 ,Y1: 312 ,X2: 400 ,Y2: 312
Edge X1: 152 ,Y1: 208 ,X2: 152 ,Y2: 312
Edge X1: 112 ,Y1: 312 ,X2: 152 ,Y2: 312
Edge X1: 152 ,Y1: 208 ,X2: 176 ,Y2: 208
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 352 ,Y1: 168 ,X2: 376 ,Y2: 168
Edge X1: 352 ,Y1: 168 ,X2: 352 ,Y2: 192
Edge X1: 344 ,Y1: 192 ,X2: 352 ,Y2: 192
Edge X1: 352 ,Y1: 192 ,X2: 376 ,Y2: 192
Edge X1: 376 ,Y1: 192 ,X2: 376 ,Y2: 224
Edge X1: 376 ,Y1: 224 ,X2: 416 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 104 Top: 136 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 280 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 224 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 616 Top: 192 ,Orientation: 0
Portname: ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 112 Top: 312 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 376 Top: 168 ,Orientation: 0
Portname: one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 200 Top: 184
Name: s0
LibraryName: (NoLibraryName)
IpName: register_4bit
SymbolParameters
End
Symbol Left: 440 Top: 184
Name: s1
LibraryName: (NoLibraryName)
IpName: register_4bit
SymbolParameters
End
End
Texts
End
Links
End
