# Traffic_Light_Controller
Traffic Signal Controller in Verilog HDL – An FSM-based design that manages highway and country road traffic lights with priority to the highway. Features configurable delays for state transitions (Yellow → Red, Red → Green) and supports real-time simulation of traffic flow.
