##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 46.88 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 37.83 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          62004       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          15229       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
RC_Count_1(0)_PAD  26217         Clock_1:R         
RC_Count_2(0)_PAD  26594         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                  Clock to Out  Clock Name:Phase  
-------------------------  ------------  ----------------  
Motor_A_Output_In1(0)_PAD  23681         Clock_1:R         
Motor_A_Output_In2(0)_PAD  22461         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 46.88 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:reload\/main_2                macrocell4      2550   6060  62004  RISE       1
\RC_Counter:CounterUDB:reload\/q                     macrocell4      3350   9410  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2560  11970  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17100  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17100  62004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.83 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22207
-------------------------------------   ----- 
End-of-path arrival time (ps)           22207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/co_msb              datapathcell5   5130  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/ci                  datapathcell6      0  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/co_msb              datapathcell6   3300  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/ci                  datapathcell7      0  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/co_msb              datapathcell7   3300  22207  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/ci                  datapathcell8      0  22207  15229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22207
-------------------------------------   ----- 
End-of-path arrival time (ps)           22207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/co_msb              datapathcell5   5130  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/ci                  datapathcell6      0  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/co_msb              datapathcell6   3300  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/ci                  datapathcell7      0  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/co_msb              datapathcell7   3300  22207  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/ci                  datapathcell8      0  22207  15229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:reload\/main_2                macrocell4      2550   6060  62004  RISE       1
\RC_Counter:CounterUDB:reload\/q                     macrocell4      3350   9410  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2560  11970  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17100  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17100  62004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22207
-------------------------------------   ----- 
End-of-path arrival time (ps)           22207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/co_msb              datapathcell5   5130  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/ci                  datapathcell6      0  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/co_msb              datapathcell6   3300  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/ci                  datapathcell7      0  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/co_msb              datapathcell7   3300  22207  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/ci                  datapathcell8      0  22207  15229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/co_msb              datapathcell5   5130  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/ci                  datapathcell6      0  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/co_msb              datapathcell6   3300  18907  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/ci                  datapathcell7      0  18907  18529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 21829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15607
-------------------------------------   ----- 
End-of-path arrival time (ps)           15607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/co_msb              datapathcell5   5130  15607  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/ci                  datapathcell6      0  15607  21829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   3987  11378  24229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   3875  11266  24341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   3129  10520  25087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2831   4041  15229  RISE       1
\RC_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7391  15229  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3086  10477  25129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 25149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13388
-------------------------------------   ----- 
End-of-path arrival time (ps)           13388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   5997  13388  25149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \RC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  16098  RISE       1
\RC_Timer:TimerUDB:status_tc\/main_2         macrocell9      3833   9753  25156  RISE       1
\RC_Timer:TimerUDB:status_tc\/q              macrocell9      3350  13103  25156  RISE       1
\RC_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2908  16011  25156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 25697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12840
-------------------------------------   ----- 
End-of-path arrival time (ps)           12840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   5449  12840  25697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3856   9776  25830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  25998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12406
-------------------------------------   ----- 
End-of-path arrival time (ps)           12406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   5015  12406  26131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/main_2                macrocell30    4558  11949  26208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell29    4547  11938  26218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8     2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell28    4463  11854  26303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2788   8708  26898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2778   8698  26908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \RC_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 27516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell8      2831   4041  25149  RISE       1
\RC_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7391  25149  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   3629  11020  27516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_1\/q       macrocell28   1250   1250  31964  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell29   4943   6193  31964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  31988  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell29    4958   6168  31988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  31988  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/main_1                macrocell30    4402   5612  32544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_1\/q    macrocell28   1250   1250  31964  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/main_3  macrocell30   4353   5603  32554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33344p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_0\/q       macrocell29   1250   1250  33344  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell28   3563   4813  33344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33397  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell29    3549   4759  33397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33397  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/main_0                macrocell30    3408   4618  33539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_0\/q    macrocell29   1250   1250  33344  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/main_4  macrocell30   2919   4169  33988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_0\/q       macrocell29   1250   1250  33344  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell29   2918   4168  33988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_0\/clock_0                macrocell29         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell31    2831   4041  34116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/clock_0              macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  15229  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell32    2798   4008  34148  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/clock_0              macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:int_capt_count_1\/q       macrocell28   1250   1250  31964  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell28   2636   3886  34271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capture_last\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:capture_last\/q             macrocell27   1250   1250  25337  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell32   2604   3854  34302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/clock_0              macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capture_last\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:capture_last\/q             macrocell27   1250   1250  25337  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell31   2602   3852  34304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/clock_0              macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  31988  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell28    2639   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33397  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell28    2631   3841  34316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:int_capt_count_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  15436  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell31    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/clock_0              macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  15436  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell32    2616   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/clock_0              macrocell32         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:trig_fall_detected\/q       macrocell32   1250   1250  34599  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell32   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_fall_detected\/clock_0              macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:trig_rise_detected\/q       macrocell31   1250   1250  15718  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell31   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:trig_rise_detected\/clock_0              macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:capt_int_temp\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Timer:TimerUDB:capt_int_temp\/q         macrocell30    1250   1250  37603  RISE       1
\RC_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2313   3563  37603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:reload\/main_2                macrocell4      2550   6060  62004  RISE       1
\RC_Counter:CounterUDB:reload\/q                     macrocell4      3350   9410  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2560  11970  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17100  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17100  62004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11971
-------------------------------------   ----- 
End-of-path arrival time (ps)           11971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:reload\/main_2                macrocell4      2550   6060  62004  RISE       1
\RC_Counter:CounterUDB:reload\/q                     macrocell4      3350   9410  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2561  11971  65172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11970
-------------------------------------   ----- 
End-of-path arrival time (ps)           11970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:reload\/main_2                macrocell4      2550   6060  62004  RISE       1
\RC_Counter:CounterUDB:reload\/q                     macrocell4      3350   9410  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2560  11970  65174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_775/q
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_775/q                                          macrocell22     1250   1250  63837  RISE       1
\RC_Counter:CounterUDB:hwCapture\/main_0           macrocell3      2983   4233  67710  RISE       1
\RC_Counter:CounterUDB:hwCapture\/q                macrocell3      3350   7583  67710  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell4   4910  12493  67710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_775/q
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12491
-------------------------------------   ----- 
End-of-path arrival time (ps)           12491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_775/q                                          macrocell22     1250   1250  63837  RISE       1
\RC_Counter:CounterUDB:hwCapture\/main_0           macrocell3      2983   4233  67710  RISE       1
\RC_Counter:CounterUDB:hwCapture\/q                macrocell3      3350   7583  67710  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell3   4908  12491  67712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:count_stored_i\/q
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:count_stored_i\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:count_stored_i\/q             macrocell26     1250   1250  64603  RISE       1
\RC_Counter:CounterUDB:count_enable\/main_2          macrocell7      2227   3477  64603  RISE       1
\RC_Counter:CounterUDB:count_enable\/q               macrocell7      3350   6827  64603  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2544   9370  67773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:count_stored_i\/q
Path End       : \RC_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \RC_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:count_stored_i\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:count_stored_i\/q             macrocell26     1250   1250  64603  RISE       1
\RC_Counter:CounterUDB:count_enable\/main_2          macrocell7      2227   3477  64603  RISE       1
\RC_Counter:CounterUDB:count_enable\/q               macrocell7      3350   6827  64603  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2542   9368  67775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_775/q
Path End       : \RC_Counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \RC_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14059
-------------------------------------   ----- 
End-of-path arrival time (ps)           14059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_775/q                                        macrocell22    1250   1250  63837  RISE       1
\RC_Counter:CounterUDB:hwCapture\/main_0         macrocell3     2983   4233  67710  RISE       1
\RC_Counter:CounterUDB:hwCapture\/q              macrocell3     3350   7583  67710  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell3   6475  14059  68775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \RC_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \RC_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  69338  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  69338  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  69338  RISE       1
\RC_Counter:CounterUDB:status_0\/main_0             macrocell5      2253   6123  69338  RISE       1
\RC_Counter:CounterUDB:status_0\/q                  macrocell5      3350   9473  69338  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    4023  13496  69338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_775/main_1
Capture Clock  : Net_775/clock_0
Path slack     : 70225p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  70225  RISE       1
Net_775/main_1                         macrocell22     7088   9598  70225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_775/main_0
Capture Clock  : Net_775/clock_0
Path slack     : 70845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:runmode_enable\/q  macrocell19   1250   1250  70845  RISE       1
Net_775/main_0                    macrocell22   7728   8978  70845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \RC_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11645
-------------------------------------   ----- 
End-of-path arrival time (ps)           11645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:status_2\/main_0             macrocell6      2541   6051  71189  RISE       1
\RC_Counter:CounterUDB:status_2\/q                  macrocell6      3350   9401  71189  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2243  11645  71189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:runmode_enable\/q
Path End       : \RC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:runmode_enable\/q         macrocell19    1250   1250  70845  RISE       1
\RC_PWM:PWMUDB:status_2\/main_0          macrocell2     3917   5167  72001  RISE       1
\RC_PWM:PWMUDB:status_2\/q               macrocell2     3350   8517  72001  RISE       1
\RC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2   2315  10832  72001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:runmode_enable\/q
Path End       : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72098p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:runmode_enable\/q        macrocell19     1250   1250  70845  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3926   5176  72098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/main_1          macrocell1      2769   5059  72106  RISE       1
\Motor_A_PWM:PWMUDB:status_2\/q               macrocell1      3350   8409  72106  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  72087  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2793   5083  72190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72106  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q        macrocell12     1250   1250  72830  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3097   4347  72927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \RC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \RC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 73543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  70225  RISE       1
\RC_PWM:PWMUDB:prevCompare1\/main_0    macrocell20     3771   6281  73543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \RC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \RC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 73543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  70225  RISE       1
\RC_PWM:PWMUDB:status_0\/main_1        macrocell21     3771   6281  73543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \RC_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \RC_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 73701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  69338  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  69338  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  69338  RISE       1
\RC_Counter:CounterUDB:prevCompare\/main_0          macrocell25     2253   6123  73701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:prevCompare\/clock_0                macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \RC_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \RC_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  62004  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  62004  RISE       1
\RC_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell24     2541   6051  73772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:overflow_reg_i\/clock_0             macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_A_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75021  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/main_0    macrocell13     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_A_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75021  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/main_1        macrocell15     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75021  RISE       1
Net_140/main_1                              macrocell17     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \RC_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \RC_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  75336  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  75336  RISE       1
\RC_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  75336  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    3998   7498  75336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 75488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  72830  RISE       1
Net_140/main_0                         macrocell17   3085   4335  75488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 75623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  72830  RISE       1
Net_156/main_0                         macrocell18   2950   4200  75623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_775/q
Path End       : \RC_Counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \RC_Counter:CounterUDB:prevCapture\/clock_0
Path slack     : 75718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_775/q                                   macrocell22   1250   1250  63837  RISE       1
\RC_Counter:CounterUDB:prevCapture\/main_0  macrocell23   2855   4105  75718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_Counter:CounterUDB:prevCapture\/clock_0                macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:status_0\/q
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:status_0\/q               macrocell15    1250   1250  76086  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   5497   6747  76086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:prevCompare1\/q
Path End       : \RC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \RC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:prevCompare1\/q   macrocell20   1250   1250  76252  RISE       1
\RC_PWM:PWMUDB:status_0\/main_0  macrocell21   2321   3571  76252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:prevCompare2\/q
Path End       : \Motor_A_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:prevCompare2\/q   macrocell14   1250   1250  76269  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/main_0  macrocell16   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_A_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76273  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/main_0      macrocell12    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:runmode_enable\/clock_0                macrocell12         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:prevCompare1\/q
Path End       : \Motor_A_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:prevCompare1\/q   macrocell13   1250   1250  76279  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/main_0  macrocell15   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76301  RISE       1
\RC_PWM:PWMUDB:runmode_enable\/main_0      macrocell19    2313   3523  76301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_PWM:PWMUDB:status_0\/q
Path End       : \RC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \RC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:status_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_PWM:PWMUDB:status_0\/q               macrocell21    1250   1250  79253  RISE       1
\RC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2330   3580  79253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A_PWM:PWMUDB:status_1\/q
Path End       : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:status_1\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A_PWM:PWMUDB:status_1\/q               macrocell16    1250   1250  79270  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Motor_A_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

