// Seed: 3465192933
module module_0 ();
  logic id_1;
  ;
  always_latch @(posedge id_1) if (-1) id_1 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    output supply1 id_6,
    output tri id_7,
    input tri id_8,
    input supply1 id_9,
    output tri id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wand id_13,
    output wire id_14
);
  wire id_16;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  if (1) begin : LABEL_0
    `define pp_17 0
  end else assign id_3 = id_8;
endmodule : SymbolIdentifier
