

================================================================
== Vitis HLS Report for 'inverter'
================================================================
* Date:           Fri Nov  3 09:49:11 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Inverter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76802|    76802|  0.768 ms|  0.768 ms|  76803|  76803|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |    76800|    76800|         2|          1|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%br_ln18 = br void" [../inverter_hls.cpp:18]   --->   Operation 11 'br' 'br_ln18' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i17 0, void, i17 %add_ln18, void %.split" [../inverter_hls.cpp:18]   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.02ns)   --->   "%add_ln18 = add i17 %i, i17 1" [../inverter_hls.cpp:18]   --->   Operation 13 'add' 'add_ln18' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln18 = icmp_eq  i17 %i, i17 76800" [../inverter_hls.cpp:18]   --->   Operation 14 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split, void" [../inverter_hls.cpp:18]   --->   Operation 16 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i17 %i" [../inverter_hls.cpp:18]   --->   Operation 17 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln18" [../inverter_hls.cpp:20]   --->   Operation 18 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.35ns)   --->   "%in_r_load = load i17 %in_r_addr" [../inverter_hls.cpp:20]   --->   Operation 19 'load' 'in_r_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../inverter_hls.cpp:16]   --->   Operation 20 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../inverter_hls.cpp:16]   --->   Operation 21 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (1.35ns)   --->   "%in_r_load = load i17 %in_r_addr" [../inverter_hls.cpp:20]   --->   Operation 22 'load' 'in_r_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %in_r_load" [../inverter_hls.cpp:26]   --->   Operation 23 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%xor_ln26 = xor i8 %trunc_ln26, i8 255" [../inverter_hls.cpp:26]   --->   Operation 24 'xor' 'xor_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_r_load, i32 8, i32 15" [../inverter_hls.cpp:26]   --->   Operation 25 'partselect' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%xor_ln26_1 = xor i8 %trunc_ln26_1, i8 255" [../inverter_hls.cpp:26]   --->   Operation 26 'xor' 'xor_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_r_load, i32 16, i32 23" [../inverter_hls.cpp:26]   --->   Operation 27 'partselect' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%xor_ln26_2 = xor i8 %trunc_ln26_2, i8 255" [../inverter_hls.cpp:26]   --->   Operation 28 'xor' 'xor_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %in_r_load, i32 24, i32 31" [../inverter_hls.cpp:26]   --->   Operation 29 'partselect' 'trunc_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%xor_ln26_3 = xor i8 %trunc_ln26_3, i8 255" [../inverter_hls.cpp:26]   --->   Operation 30 'xor' 'xor_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%temp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln26_3, i8 %xor_ln26_2, i8 %xor_ln26_1, i8 %xor_ln26" [../inverter_hls.cpp:26]   --->   Operation 31 'bitconcatenate' 'temp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln18" [../inverter_hls.cpp:29]   --->   Operation 32 'getelementptr' 'out_r_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %temp, i17 %out_r_addr" [../inverter_hls.cpp:29]   --->   Operation 33 'store' 'store_ln29' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../inverter_hls.cpp:32]   --->   Operation 35 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln18           (br               ) [ 01110]
i                 (phi              ) [ 00100]
add_ln18          (add              ) [ 01110]
icmp_ln18         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
br_ln18           (br               ) [ 00000]
zext_ln18         (zext             ) [ 00110]
in_r_addr         (getelementptr    ) [ 00110]
specpipeline_ln16 (specpipeline     ) [ 00000]
specloopname_ln16 (specloopname     ) [ 00000]
in_r_load         (load             ) [ 00000]
trunc_ln26        (trunc            ) [ 00000]
xor_ln26          (xor              ) [ 00000]
trunc_ln26_1      (partselect       ) [ 00000]
xor_ln26_1        (xor              ) [ 00000]
trunc_ln26_2      (partselect       ) [ 00000]
xor_ln26_2        (xor              ) [ 00000]
trunc_ln26_3      (partselect       ) [ 00000]
xor_ln26_3        (xor              ) [ 00000]
temp              (bitconcatenate   ) [ 00000]
out_r_addr        (getelementptr    ) [ 00000]
store_ln29        (store            ) [ 00000]
br_ln0            (br               ) [ 01110]
ret_ln32          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_r_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="17" slack="0"/>
<pin id="64" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="17" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_r_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="out_r_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="17" slack="1"/>
<pin id="77" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln29_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="17" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="1"/>
<pin id="88" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="17" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln18_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln18_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="0"/>
<pin id="105" dir="0" index="1" bw="17" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln18_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="17" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln26_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln26_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln26_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="5" slack="0"/>
<pin id="129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln26_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln26_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln26_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_2/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln26_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln26_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_3/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="temp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="0" index="4" bw="8" slack="0"/>
<pin id="178" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln18_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="17" slack="0"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln18_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="194" class="1005" name="zext_ln18_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="199" class="1005" name="in_r_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="17" slack="1"/>
<pin id="201" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="90" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="90" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="90" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="117"><net_src comp="67" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="67" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="67" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="67" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="156" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="150" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="134" pin="2"/><net_sink comp="172" pin=3"/></net>

<net id="183"><net_src comp="118" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="184"><net_src comp="172" pin="5"/><net_sink comp="80" pin=1"/></net>

<net id="188"><net_src comp="97" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="193"><net_src comp="103" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="109" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="202"><net_src comp="60" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: inverter : in_r | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln18 : 1
		icmp_ln18 : 1
		br_ln18 : 2
		zext_ln18 : 1
		in_r_addr : 2
		in_r_load : 3
	State 3
		trunc_ln26 : 1
		xor_ln26 : 2
		trunc_ln26_1 : 1
		xor_ln26_1 : 2
		trunc_ln26_2 : 1
		xor_ln26_2 : 2
		trunc_ln26_3 : 1
		xor_ln26_3 : 2
		temp : 2
		store_ln29 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln26_fu_118   |    0    |    8    |
|    xor   |  xor_ln26_1_fu_134  |    0    |    8    |
|          |  xor_ln26_2_fu_150  |    0    |    8    |
|          |  xor_ln26_3_fu_166  |    0    |    8    |
|----------|---------------------|---------|---------|
|    add   |    add_ln18_fu_97   |    0    |    24   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln18_fu_103  |    0    |    13   |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln18_fu_109  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln26_fu_114  |    0    |    0    |
|----------|---------------------|---------|---------|
|          | trunc_ln26_1_fu_124 |    0    |    0    |
|partselect| trunc_ln26_2_fu_140 |    0    |    0    |
|          | trunc_ln26_3_fu_156 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     temp_fu_172     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    69   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln18_reg_185|   17   |
|     i_reg_86    |   17   |
|icmp_ln18_reg_190|    1   |
|in_r_addr_reg_199|   17   |
|zext_ln18_reg_194|   64   |
+-----------------+--------+
|      Total      |   116  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  17  |   34   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   34   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   116  |   78   |
+-----------+--------+--------+--------+
