#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  4 21:53:01 2024
# Process ID: 13228
# Current directory: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6648 D:\Third Year\COA Lab\Processor_With_Memory\RISC_Customized_ALU_Submission\Processor_With_Memory\Processor_With_Memory.xpr
# Log file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/vivado.log
# Journal file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/COA_LAB/Final Assignments/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Processor_With_Memory.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.191 ; gain = 150.609
upgrade_project -migrate_output_products
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.223 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'opcode' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1169.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reg[1]: 00000000000000000000000000000000, reg[2]: 00000000000000000000000000000000
                   0 IR: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode: xxxxxx, rs: xxxxx, rt: xxxxx, rd: xxxxx, funct: xxxxx, imm: xxxxxxxxxxxxxxxx, offset: xxxxxxxxxxxxxxxxxxxxxxxxxx, pc : 00000000000000000000000000000000
                   0 reg_write: 0
disp: 0000000000000000
                   6 IR: 01110100000000010000000000000000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000010000000000000000, pc : 00000000000000000000000000000000
                   9 reg_write: x
                  15 reg_write: 0
                  45 reg_write: 1
                  51reg[1]: 00000000000000000000000000000001, reg[2]: 00000000000000000000000000000000
                  51 reg_write: 0
                  51 IR: 01110100000000010000000000000000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000010000000000000000, pc : 00000000000000000000000000000001
                  54 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000001
                  81 reg_write: 1
                  87reg[1]: 00000000000000000000000000000001, reg[2]: 00000000000000000000000000000001
disp: 0000000000000001
                  87 reg_write: 0
                  87 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000010
                  90 IR: 01110100000000010000000000000001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000001, offset: 00000000010000000000000001, pc : 00000000000000000000000000000010
                 117 reg_write: 1
                 123reg[1]: 00000000000000000000000000000010, reg[2]: 00000000000000000000000000000001
                 123 reg_write: 0
                 123 IR: 01110100000000010000000000000001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000001, offset: 00000000010000000000000001, pc : 00000000000000000000000000000011
                 126 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000011
                 153 reg_write: 1
                 159reg[1]: 00000000000000000000000000000010, reg[2]: 00000000000000000000000000000011
disp: 0000000000000011
                 159 reg_write: 0
                 159 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000100
                 162 IR: 01110100000000010000000000000010, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000010, offset: 00000000010000000000000010, pc : 00000000000000000000000000000100
                 189 reg_write: 1
                 195reg[1]: 00000000000000000000000000000011, reg[2]: 00000000000000000000000000000011
                 195 reg_write: 0
                 195 IR: 01110100000000010000000000000010, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000010, offset: 00000000010000000000000010, pc : 00000000000000000000000000000101
                 198 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000101
                 225 reg_write: 1
                 231reg[1]: 00000000000000000000000000000011, reg[2]: 00000000000000000000000000000110
disp: 0000000000000110
                 231 reg_write: 0
                 231 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000110
                 234 IR: 01110100000000010000000000000011, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000011, offset: 00000000010000000000000011, pc : 00000000000000000000000000000110
                 261 reg_write: 1
                 267reg[1]: 00000000000000000000000000000100, reg[2]: 00000000000000000000000000000110
                 267 reg_write: 0
                 267 IR: 01110100000000010000000000000011, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000011, offset: 00000000010000000000000011, pc : 00000000000000000000000000000111
                 270 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000111
                 297 reg_write: 1
                 303reg[1]: 00000000000000000000000000000100, reg[2]: 00000000000000000000000000001010
disp: 0000000000001010
                 303 reg_write: 0
                 303 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001000
                 306 IR: 01110100000000010000000000000100, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000100, offset: 00000000010000000000000100, pc : 00000000000000000000000000001000
                 333 reg_write: 1
                 339reg[1]: 00000000000000000000000000000101, reg[2]: 00000000000000000000000000001010
                 339 reg_write: 0
                 339 IR: 01110100000000010000000000000100, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000100, offset: 00000000010000000000000100, pc : 00000000000000000000000000001001
                 342 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001001
                 369 reg_write: 1
                 375reg[1]: 00000000000000000000000000000101, reg[2]: 00000000000000000000000000001111
disp: 0000000000001111
                 375 reg_write: 0
                 375 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001010
                 378 IR: 01110100000000010000000000000101, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000101, offset: 00000000010000000000000101, pc : 00000000000000000000000000001010
                 405 reg_write: 1
                 411reg[1]: 00000000000000000000000000000110, reg[2]: 00000000000000000000000000001111
                 411 reg_write: 0
                 411 IR: 01110100000000010000000000000101, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000101, offset: 00000000010000000000000101, pc : 00000000000000000000000000001011
                 414 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001011
                 441 reg_write: 1
                 447reg[1]: 00000000000000000000000000000110, reg[2]: 00000000000000000000000000010101
disp: 0000000000010101
                 447 reg_write: 0
                 447 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001100
                 450 IR: 01110100000000010000000000000110, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000110, offset: 00000000010000000000000110, pc : 00000000000000000000000000001100
                 477 reg_write: 1
                 483reg[1]: 00000000000000000000000000000111, reg[2]: 00000000000000000000000000010101
                 483 reg_write: 0
                 483 IR: 01110100000000010000000000000110, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000110, offset: 00000000010000000000000110, pc : 00000000000000000000000000001101
                 486 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001101
                 513 reg_write: 1
                 519reg[1]: 00000000000000000000000000000111, reg[2]: 00000000000000000000000000011100
disp: 0000000000011100
                 519 reg_write: 0
                 519 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001110
                 522 IR: 01110100000000010000000000000111, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000111, offset: 00000000010000000000000111, pc : 00000000000000000000000000001110
                 549 reg_write: 1
                 555reg[1]: 00000000000000000000000000001000, reg[2]: 00000000000000000000000000011100
                 555 reg_write: 0
                 555 IR: 01110100000000010000000000000111, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000111, offset: 00000000010000000000000111, pc : 00000000000000000000000000001111
                 558 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001111
                 585 reg_write: 1
                 591reg[1]: 00000000000000000000000000001000, reg[2]: 00000000000000000000000000100100
disp: 0000000000100100
                 591 reg_write: 0
                 591 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010000
                 594 IR: 01110100000000010000000000001000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001000, offset: 00000000010000000000001000, pc : 00000000000000000000000000010000
                 621 reg_write: 1
                 627reg[1]: 00000000000000000000000000001001, reg[2]: 00000000000000000000000000100100
                 627 reg_write: 0
                 627 IR: 01110100000000010000000000001000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001000, offset: 00000000010000000000001000, pc : 00000000000000000000000000010001
                 630 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010001
                 657 reg_write: 1
                 663reg[1]: 00000000000000000000000000001001, reg[2]: 00000000000000000000000000101101
disp: 0000000000101101
                 663 reg_write: 0
                 663 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010010
                 666 IR: 01110100000000010000000000001001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001001, offset: 00000000010000000000001001, pc : 00000000000000000000000000010010
                 693 reg_write: 1
                 699reg[1]: 00000000000000000000000000001010, reg[2]: 00000000000000000000000000101101
                 699 reg_write: 0
                 699 IR: 01110100000000010000000000001001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001001, offset: 00000000010000000000001001, pc : 00000000000000000000000000010011
                 702 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010011
                 729 reg_write: 1
                 735reg[1]: 00000000000000000000000000001010, reg[2]: 00000000000000000000000000110111
disp: 0000000000110111
                 735 reg_write: 0
                 735 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010100
                 738 IR: 00011000000000000000000000000000, opcode: 000110, rs: 00000, rt: 00000, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000000000000000000000, pc : 00000000000000000000000000010100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1201.652 ; gain = 32.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
impl_1_copy_1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.2 [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'opcode' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0reg[1]: 00000000000000000000000000000000, reg[2]: 00000000000000000000000000000000
                   0 IR: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode: xxxxxx, rs: xxxxx, rt: xxxxx, rd: xxxxx, funct: xxxxx, imm: xxxxxxxxxxxxxxxx, offset: xxxxxxxxxxxxxxxxxxxxxxxxxx, pc : 00000000000000000000000000000000
                   0 reg_write: 0
disp: 0000000000000000
                   6 IR: 01110100000000010000000000000000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000010000000000000000, pc : 00000000000000000000000000000000
                   9 reg_write: x
                  15 reg_write: 0
                  45 reg_write: 1
                  51reg[1]: 00000000000000000000000000000001, reg[2]: 00000000000000000000000000000000
                  51 reg_write: 0
                  51 IR: 01110100000000010000000000000000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000010000000000000000, pc : 00000000000000000000000000000001
                  54 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000001
                  81 reg_write: 1
                  87reg[1]: 00000000000000000000000000000001, reg[2]: 00000000000000000000000000000001
disp: 0000000000000001
                  87 reg_write: 0
                  87 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000010
                  90 IR: 01110100000000010000000000000001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000001, offset: 00000000010000000000000001, pc : 00000000000000000000000000000010
                 117 reg_write: 1
                 123reg[1]: 00000000000000000000000000000010, reg[2]: 00000000000000000000000000000001
                 123 reg_write: 0
                 123 IR: 01110100000000010000000000000001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000001, offset: 00000000010000000000000001, pc : 00000000000000000000000000000011
                 126 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000011
                 153 reg_write: 1
                 159reg[1]: 00000000000000000000000000000010, reg[2]: 00000000000000000000000000000011
disp: 0000000000000011
                 159 reg_write: 0
                 159 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000100
                 162 IR: 01110100000000010000000000000010, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000010, offset: 00000000010000000000000010, pc : 00000000000000000000000000000100
                 189 reg_write: 1
                 195reg[1]: 00000000000000000000000000000011, reg[2]: 00000000000000000000000000000011
                 195 reg_write: 0
                 195 IR: 01110100000000010000000000000010, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000010, offset: 00000000010000000000000010, pc : 00000000000000000000000000000101
                 198 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000101
                 225 reg_write: 1
                 231reg[1]: 00000000000000000000000000000011, reg[2]: 00000000000000000000000000000110
disp: 0000000000000110
                 231 reg_write: 0
                 231 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000110
                 234 IR: 01110100000000010000000000000011, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000011, offset: 00000000010000000000000011, pc : 00000000000000000000000000000110
                 261 reg_write: 1
                 267reg[1]: 00000000000000000000000000000100, reg[2]: 00000000000000000000000000000110
                 267 reg_write: 0
                 267 IR: 01110100000000010000000000000011, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000011, offset: 00000000010000000000000011, pc : 00000000000000000000000000000111
                 270 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000000111
                 297 reg_write: 1
                 303reg[1]: 00000000000000000000000000000100, reg[2]: 00000000000000000000000000001010
disp: 0000000000001010
                 303 reg_write: 0
                 303 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001000
                 306 IR: 01110100000000010000000000000100, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000100, offset: 00000000010000000000000100, pc : 00000000000000000000000000001000
                 333 reg_write: 1
                 339reg[1]: 00000000000000000000000000000101, reg[2]: 00000000000000000000000000001010
                 339 reg_write: 0
                 339 IR: 01110100000000010000000000000100, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000100, offset: 00000000010000000000000100, pc : 00000000000000000000000000001001
                 342 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001001
                 369 reg_write: 1
                 375reg[1]: 00000000000000000000000000000101, reg[2]: 00000000000000000000000000001111
disp: 0000000000001111
                 375 reg_write: 0
                 375 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001010
                 378 IR: 01110100000000010000000000000101, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000101, offset: 00000000010000000000000101, pc : 00000000000000000000000000001010
                 405 reg_write: 1
                 411reg[1]: 00000000000000000000000000000110, reg[2]: 00000000000000000000000000001111
                 411 reg_write: 0
                 411 IR: 01110100000000010000000000000101, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000101, offset: 00000000010000000000000101, pc : 00000000000000000000000000001011
                 414 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001011
                 441 reg_write: 1
                 447reg[1]: 00000000000000000000000000000110, reg[2]: 00000000000000000000000000010101
disp: 0000000000010101
                 447 reg_write: 0
                 447 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001100
                 450 IR: 01110100000000010000000000000110, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000110, offset: 00000000010000000000000110, pc : 00000000000000000000000000001100
                 477 reg_write: 1
                 483reg[1]: 00000000000000000000000000000111, reg[2]: 00000000000000000000000000010101
                 483 reg_write: 0
                 483 IR: 01110100000000010000000000000110, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000110, offset: 00000000010000000000000110, pc : 00000000000000000000000000001101
                 486 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001101
                 513 reg_write: 1
                 519reg[1]: 00000000000000000000000000000111, reg[2]: 00000000000000000000000000011100
disp: 0000000000011100
                 519 reg_write: 0
                 519 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001110
                 522 IR: 01110100000000010000000000000111, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000111, offset: 00000000010000000000000111, pc : 00000000000000000000000000001110
                 549 reg_write: 1
                 555reg[1]: 00000000000000000000000000001000, reg[2]: 00000000000000000000000000011100
                 555 reg_write: 0
                 555 IR: 01110100000000010000000000000111, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000000111, offset: 00000000010000000000000111, pc : 00000000000000000000000000001111
                 558 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000001111
                 585 reg_write: 1
                 591reg[1]: 00000000000000000000000000001000, reg[2]: 00000000000000000000000000100100
disp: 0000000000100100
                 591 reg_write: 0
                 591 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010000
                 594 IR: 01110100000000010000000000001000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001000, offset: 00000000010000000000001000, pc : 00000000000000000000000000010000
                 621 reg_write: 1
                 627reg[1]: 00000000000000000000000000001001, reg[2]: 00000000000000000000000000100100
                 627 reg_write: 0
                 627 IR: 01110100000000010000000000001000, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001000, offset: 00000000010000000000001000, pc : 00000000000000000000000000010001
                 630 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010001
                 657 reg_write: 1
                 663reg[1]: 00000000000000000000000000001001, reg[2]: 00000000000000000000000000101101
disp: 0000000000101101
                 663 reg_write: 0
                 663 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010010
                 666 IR: 01110100000000010000000000001001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001001, offset: 00000000010000000000001001, pc : 00000000000000000000000000010010
                 693 reg_write: 1
                 699reg[1]: 00000000000000000000000000001010, reg[2]: 00000000000000000000000000101101
                 699 reg_write: 0
                 699 IR: 01110100000000010000000000001001, opcode: 011101, rs: 00000, rt: 00001, rd: 00000, funct: 00000, imm: 0000000000001001, offset: 00000000010000000000001001, pc : 00000000000000000000000000010011
                 702 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010011
                 729 reg_write: 1
                 735reg[1]: 00000000000000000000000000001010, reg[2]: 00000000000000000000000000110111
disp: 0000000000110111
                 735 reg_write: 0
                 735 IR: 00000000001000100001000000000000, opcode: 000000, rs: 00001, rt: 00010, rd: 00010, funct: 00000, imm: 0001000000000000, offset: 00001000100001000000000000, pc : 00000000000000000000000000010100
                 738 IR: 00011000000000000000000000000000, opcode: 000110, rs: 00000, rt: 00000, rd: 00000, funct: 00000, imm: 0000000000000000, offset: 00000000000000000000000000, pc : 00000000000000000000000000010100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.641 ; gain = 2.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Nov  4 21:56:58 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Mon Nov  4 21:56:58 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
delete_runs "impl_1_copy_1"
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.641 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 22:22:07 2024...
