INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:45:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 buffer7/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 1.624ns (18.879%)  route 6.978ns (81.121%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3644, unset)         0.508     0.508    buffer7/control/clk
    SLICE_X41Y193        FDRE                                         r  buffer7/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y193        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer7/control/outputValid_reg/Q
                         net (fo=19, routed)          0.829     1.553    fork13/control/generateBlocks[0].regblock/buffer7_outs_valid
    SLICE_X44Y195        LUT5 (Prop_lut5_I1_O)        0.043     1.596 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_2__57/O
                         net (fo=21, routed)          0.342     1.937    fork17/control/generateBlocks[3].regblock/transmitValue_reg_6
    SLICE_X42Y196        LUT3 (Prop_lut3_I1_O)        0.131     2.068 f  fork17/control/generateBlocks[3].regblock/transmitValue_i_4__28/O
                         net (fo=6, routed)           0.429     2.498    buffer18/dataReg_reg[0]_0
    SLICE_X47Y197        LUT6 (Prop_lut6_I3_O)        0.127     2.625 f  buffer18/dataReg[0]_i_3__9/O
                         net (fo=7, routed)           1.488     4.113    control_merge5/tehb/control/dataReg_reg[0]_1
    SLICE_X50Y140        LUT5 (Prop_lut5_I2_O)        0.043     4.156 f  control_merge5/tehb/control/fullReg_i_2__9/O
                         net (fo=12, routed)          0.333     4.489    control_merge6/tehb/control/transmitValue_reg_9
    SLICE_X48Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.532 f  control_merge6/tehb/control/fullReg_i_2__22/O
                         net (fo=5, routed)           0.308     4.840    control_merge6/tehb/control/fullReg_reg_1
    SLICE_X48Y137        LUT5 (Prop_lut5_I0_O)        0.048     4.888 r  control_merge6/tehb/control/Full_i_2__0/O
                         net (fo=3, routed)           0.467     5.355    buffer23/fifo/Full_reg_0
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.134     5.489 f  buffer23/fifo/Empty_i_3__0/O
                         net (fo=25, routed)          0.571     6.060    lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I5_O)        0.129     6.189 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_4/O
                         net (fo=3, routed)           0.352     6.542    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_0
    SLICE_X42Y124        LUT4 (Prop_lut4_I0_O)        0.043     6.585 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_16__0/O
                         net (fo=1, routed)           0.000     6.585    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_16__0_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.831 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.007     6.837    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.887 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.887    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.937 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.937    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.089 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_8__0/O[1]
                         net (fo=1, routed)           0.403     7.492    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[13]
    SLICE_X41Y125        LUT6 (Prop_lut6_I5_O)        0.121     7.613 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_2__0/O
                         net (fo=34, routed)          0.532     8.145    lsq4/handshake_lsq_lsq4_core/stq_data_wen_5
    SLICE_X44Y126        LUT2 (Prop_lut2_I0_O)        0.048     8.193 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0/O
                         net (fo=32, routed)          0.917     9.110    lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0_n_0
    SLICE_X60Y116        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=3644, unset)         0.483    11.183    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X60Y116        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[26]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X60Y116        FDRE (Setup_fdre_C_R)       -0.384    10.763    lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[26]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  1.653    




