# RV Day 5 - Complete Pipelined RISC-V CPU micro-architecture
## RV-D5SK1 - Pipelining the CPU
### RV_D5SK1_L1_Introduction To Control Flow Hazard And Read After Write Hazard
-pipeling the RISC-V
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/a74371b135d9d2180af019e5075c79002841b84c/images/Screenshot%202025-05-09%20234539.png)
-waterflow diagram 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/a74371b135d9d2180af019e5075c79002841b84c/images/Screenshot%202025-05-09%20234755.png)

---
1. ![l](https://github.com/yazhini-87/RISC-V-workshop-/blob/cd431a9b5c9849b77ed6448aed23a62da4887e29/images/439349858-5a666d66-4c34-459a-b9f0-e6266e20096c.png)

---
2. ![l](https://github.com/yazhini-87/RISC-V-workshop-/blob/cd431a9b5c9849b77ed6448aed23a62da4887e29/images/439349300-bf729518-751c-439c-9015-d1ef59803ba8.png)

---
3. ![h](https://github.com/yazhini-87/RISC-V-workshop-/blob/cd431a9b5c9849b77ed6448aed23a62da4887e29/images/439348791-d3880e0c-68d1-4371-b483-e3054916e945.png)

---
4. ![j](https://github.com/yazhini-87/RISC-V-workshop-/blob/cd431a9b5c9849b77ed6448aed23a62da4887e29/images/439347416-732a1fb7-9ae7-4284-8da5-c76781847c08.png)

---
