// Seed: 789371708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_7 = 1;
  assign id_7 = 1'h0 | 1 == id_6 - ~1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_14 = 1;
  always @(1) begin : id_27
    id_14 = id_26 - id_10;
  end
  module_0(
      id_5, id_11, id_5, id_9, id_8, id_5
  ); id_28(
      .id_0(id_7), .id_1(id_24)
  );
  assign id_24 = 1;
  assign id_11 = 1'h0;
  always @(1 or posedge id_8) id_3[1-:1'b0] = id_26;
  wire id_29;
endmodule
