---
sidebar_position: 3
---

# PRTR5V0U2X - 5V Bidirectional Dual-Channel TVS Diode

**ğŸ”— [View on JLCPCB: C5199240](https://jlcpcb.com/partdetail/C5199240)**

Ultra-low capacitance ESD protection for 5V power rail with dual independent protection channels.

![PRTR5V0U2X Package - SOT-143](/footprints/PRTR5V0U2X.png)

**ğŸ“„ [Download Datasheet (PDF)](/datasheets/PRTR5V0U2X-datasheet.pdf)**

## Overview

The PRTR5V0U2X is a bidirectional, dual-channel TVS diode array designed for ultra-low capacitance ESD protection. Its extremely low capacitance (1pF typical) makes it ideal for protecting high-speed signal lines, though in this project it protects the +5V power rail.

## Part Information

| Parameter | Value |
|-----------|-------|
| **JLCPCB Part Number** | [C5199240](https://jlcpcb.com/partdetail/C5199240) (primary) |
| **Alternate Part Number** | [C41409257](https://jlcpcb.com/partdetail/C41409257) |
| **Manufacturer Part Number** | PRTR5V0U2X |
| **Package** | SOT-143 (4-pin) |
| **Stock** | Low availability (check alternates) |
| **Estimated Price** | $0.12 |
| **Direction** | Bidirectional (both positive and negative) |
| **Channels** | Dual independent channels |

## Electrical Specifications

### Voltage Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit |
|-----------|--------|-----|-----|-----|------|
| **Working Voltage** | V_WM | - | 5 | - | V |
| **Reverse Standoff Voltage** | V_RWM | - | 5 | - | V |
| **Breakdown Voltage** | V_BR | 7 | 8 | 9 | V |
| **Clamping Voltage @ 1A** | V_C | - | - | 20 | V |
| **Reverse Leakage Current** | I_R | - | - | 1 | ÂµA |

### Power and Current Ratings

| Parameter | Symbol | Value | Unit | Conditions |
|-----------|--------|-------|------|------------|
| **Peak Pulse Power (per channel)** | P_PP | 140 | W | 8/20Âµs waveform |
| **Peak Pulse Current** | I_PP | 7 | A | 8/20Âµs waveform |
| **ESD Protection (contact)** | V_ESD | Â±8 | kV | IEC 61000-4-2 |
| **ESD Protection (air)** | V_ESD | Â±15 | kV | IEC 61000-4-2 |

### Dynamic Characteristics

| Parameter | Symbol | Value | Unit | Conditions |
|-----------|--------|-------|------|------------|
| **Capacitance** | C_D | 1 | pF | Typical @ 0V |
| **Response Time** | t_R | &lt;1 | ns | - |
| **Operating Temperature** | T_OP | -40 to +125 | Â°C | - |
| **Storage Temperature** | T_STG | -55 to +150 | Â°C | - |

## Pin Configuration

### SOT-143 Package (4-pin)

```
Top View:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 1     4 â”‚
    â”‚         â”‚  Pin 1: GND
    â”‚ PRTR5V  â”‚  Pin 2: I/O_1 (Channel 1)
    â”‚  0U2X   â”‚  Pin 3: I/O_2 (Channel 2)
    â”‚         â”‚  Pin 4: VCC (5V rail)
    â”‚ 2     3 â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Pin Functions

| Pin | Name | Function |
|-----|------|----------|
| **1** | GND | Ground reference |
| **2** | I/O_1 | Channel 1 protection I/O |
| **3** | I/O_2 | Channel 2 protection I/O |
| **4** | VCC | 5V power rail connection |

## How Bidirectional TVS Works

### Normal Operation

During normal operation (voltage within Â±5V):

```
Normal State (-5V < V < +5V):
    VCC (Pin 4) â”€â”€â”€â”€â”€â†’ +5V Rail

    I/O_1 (Pin 2) â”€â”€â”€â”€â†’ Protected Load/Signal
    I/O_2 (Pin 3) â”€â”€â”€â”€â†’ Protected Load/Signal

    GND (Pin 1) â”€â”€â”€â”€â”€â”€â†’ Ground

    (Leakage current: &lt;1ÂµA per channel)
```

### Positive Transient Protection

When a positive voltage spike occurs:

```
Positive Spike (V > +7V):
    VCC (Pin 4) â”€â”€â”€â”€â”€â†’ +5V Rail (protected)
         â†‘
         â”‚ TVS clamps voltage
         â”‚ to maximum +20V
    I/O (Pin 2/3) âš¡ â”€â†’ Spike diverted to VCC

    GND (Pin 1) â”€â”€â”€â”€â”€â”€â†’ Ground
```

### Negative Transient Protection

When a negative voltage spike occurs:

```
Negative Spike (V < -0.7V):
    VCC (Pin 4) â”€â”€â”€â”€â”€â†’ +5V Rail

    I/O (Pin 2/3) âš¡ â”€â†’ Negative spike
         â”‚
         â†“ TVS conducts to GND
         â”‚ Clamps to -1V typical
    GND (Pin 1) â”€â”€â”€â”€â”€â”€â†’ Ground (spike diverted)
```

## Circuit Placement

### TVS2: +5V Rail Protection

```
Linear Regulator Output:
    U7 (L7805ABD2T-TR)
        â”‚
        â”œâ”€â†’ C19 (470ÂµF) â”€â†’ GND
        â”‚
        â”œâ”€â†’ C15 (100nF) â”€â†’ GND
        â”‚
        â”œâ”€â†’ [TVS2] PRTR5V0U2X
        â”‚      Pin 4 (VCC) â”€â†’ +5V rail
        â”‚      Pin 2 (I/O_1) â”€â†’ Can be tied to +5V or protect signal
        â”‚      Pin 3 (I/O_2) â”€â†’ Can be tied to +5V or protect signal
        â”‚      Pin 1 (GND) â”€â†’ Ground
        â”‚
        â”œâ”€â†’ PTC2 (0.75A) â”€â†’ LED3 (Blue) â”€â†’ +5V OUTPUT
```

### Connection Options

**Option 1: Dual Protection (Recommended)**
```
    +5V â”€â”¬â”€â†’ Pin 4 (VCC)
         â”‚
         â”œâ”€â†’ Pin 2 (I/O_1) â”€â†’ Protected Output 1
         â”‚
         â”œâ”€â†’ Pin 3 (I/O_2) â”€â†’ Protected Output 2
         â”‚
    GND â”€â”´â”€â†’ Pin 1 (GND)
```

**Option 2: Parallel Channels (Higher Current Handling)**
```
    +5V â”€â”¬â”€â†’ Pin 4 (VCC)
         â”‚
         â”œâ”€â†’ Pin 2 (I/O_1) â”€â”
         â”‚                  â”œâ”€â†’ Protected +5V Output
         â”œâ”€â†’ Pin 3 (I/O_2) â”€â”˜
         â”‚  (Channels paralleled for redundancy)
    GND â”€â”´â”€â†’ Pin 1 (GND)
```

**Option 3: Rail + Signal Protection**
```
    +5V â”€â”¬â”€â†’ Pin 4 (VCC) â”€â”€â†’ +5V Rail
         â”‚
         â”œâ”€â†’ Pin 2 (I/O_1) â”€â†’ Protected Signal Line 1
         â”‚
         â”œâ”€â†’ Pin 3 (I/O_2) â”€â†’ Protected Signal Line 2
         â”‚
    GND â”€â”´â”€â†’ Pin 1 (GND)
```

## Bidirectional vs Unidirectional TVS

### Key Differences

| Characteristic | Bidirectional (PRTR5V0U2X) | Unidirectional (SMAJ15A) |
|----------------|---------------------------|--------------------------|
| **Protection Direction** | Both positive and negative | One direction only |
| **Typical Use** | Signal lines, AC circuits | DC power rails |
| **Capacitance** | Very low (1pF) | Higher (~500pF) |
| **Channels** | Dual (2 channels) | Single |
| **Symmetry** | Symmetric clamping | Asymmetric |
| **Package** | SOT-143 (4-pin) | SMA (2-pin) |

### Clamping Characteristics Comparison

```
Bidirectional (PRTR5V0U2X):
    Voltage
      +20V â”¤     â•±â”€â”€â”€â”€â”€ (Positive clamp)
           â”‚    â•±
        +5Vâ”œâ”€â”€â”€â”˜
           â”‚
         0Vâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
           â”‚
        -1Vâ”œâ”€â”€â”€â”
           â”‚    â•²
      -2V  â”¤     â•²â”€â”€â”€â”€â”€ (Negative clamp)
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Current

Unidirectional (SMAJ15A):
    Voltage
    +24.4V â”¤     â•±â”€â”€â”€â”€â”€ (Positive clamp)
           â”‚    â•±
      +15V â”œâ”€â”€â”€â”˜
           â”‚
         0Vâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
           â”‚
      -1V  â”œ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ (Forward diode drop only)
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Current
```

## Application Notes

### 1. Ultra-Low Capacitance Benefits

**Why 1pF Matters**:
```
Capacitance Impact on Signal Integrity:
    High Capacitance (~500pF):
    Signal â”€â”€â•±â•²â”€â”€â•±â•²â”€â”€â•±â•²â”€â”€  â†’ â”€â•±â•²â”€â”€  (Degraded edges, reduced bandwidth)
             Fast            Slow

    Low Capacitance (1pF):
    Signal â”€â”€â•±â•²â”€â”€â•±â•²â”€â”€â•±â•²â”€â”€  â†’ â”€â”€â•±â•²â”€â”€â•±â•²â”€â”€  (Clean signal preserved)
             Fast              Fast
```

**Best Applications**:
- USB data lines (D+ / D-)
- HDMI/DisplayPort signal lines
- High-speed serial communications
- RF circuits
- Precision analog signals

**In This Project**:
- The 1pF capacitance is "overkill" for DC power rail protection
- Chosen for availability and bidirectional protection capability
- Would be ideal if protecting USB communication lines

### 2. Dual Channel Usage Strategies

**Strategy A: Independent Protection**
```
Purpose: Protect two separate circuits
    +5V Rail â”€â†’ Pin 4 (VCC)

    Circuit A â†â”€ Pin 2 (I/O_1) â”€â†’ Protection for Circuit A
    Circuit B â†â”€ Pin 3 (I/O_2) â”€â†’ Protection for Circuit B

    GND â”€â†’ Pin 1 (GND)
```

**Strategy B: Parallel Protection**
```
Purpose: Double the current handling capability
    +5V Rail â”€â†’ Pin 4 (VCC)

                Pin 2 (I/O_1) â”€â”
                               â”œâ”€â†’ Protected Output
                Pin 3 (I/O_2) â”€â”˜
                (Combined: 280W pulse power)
    GND â”€â†’ Pin 1 (GND)
```

**Strategy C: Rail + Signal**
```
Purpose: Protect power and communication lines
    +5V Rail â”€â†’ Pin 4 (VCC) â”€â†’ Main 5V power

    Data Line â†â”€ Pin 2 (I/O_1) â”€â†’ Protect USB D+ or similar
    Enable Signal â†â”€ Pin 3 (I/O_2) â”€â†’ Protect control signal

    GND â”€â†’ Pin 1 (GND)
```

### 3. ESD Protection Standards

The PRTR5V0U2X meets IEC 61000-4-2 Level 4:

```
IEC 61000-4-2 Test Levels:
    Level 1: Â±2kV contact, Â±4kV air
    Level 2: Â±4kV contact, Â±8kV air
    Level 3: Â±6kV contact, Â±12kV air
    Level 4: Â±8kV contact, Â±15kV air â† PRTR5V0U2X certified âœ“
```

**Test Waveforms**:
```
ESD Contact Discharge (8kV):
    Current
      30A â”¤     â•±â•²
          â”‚    â•±  â•²___
          â”‚   â•±       â•²___
        0Aâ”œâ”€â”€â•¯            â•²___
          â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â†’ Time
              30ns  60ns 150ns
              rise  Iâ‚    Iâ‚‚
```

### 4. Clamping Voltage Selection

**Why PRTR5V0U2X for 5V Rail**:

| Parameter | Value | Rationale |
|-----------|-------|-----------|
| Working voltage | 5V | Matches 5V rail |
| Breakdown voltage | 7V min | Sufficient margin above 5V |
| Clamping voltage | 20V max | Below component damage threshold |
| Bidirectional | Yes | Protects against negative spikes too |

**Voltage Safety Analysis**:
```
Normal Operation:  5.0V  âœ“ Below working voltage
Regulation Range:  4.8V - 5.2V  âœ“ Safe margin
TVS Activates:     &gt;7V  âœ“ Above regulation range
Maximum Clamp:     20V  âœ“ Below IC damage threshold (typically &gt;25V)
```

### 5. Thermal Considerations

**Power Dissipation**:
- **Normal operation**: ~5ÂµW (5V Ã— 1ÂµA leakage per channel)
- **ESD events**: Up to 140W per channel (brief pulses)
- **Repetitive pulse**: See derating curves in datasheet

**SOT-143 Package**:
- **Thermal resistance**: ~250Â°C/W junction-to-ambient
- **No heat sink required** for typical ESD protection
- Small package suitable for dense PCB layouts

**Temperature Rise During ESD Event**:
```
Single 8/20Âµs pulse @ 140W:
    Energy = 140W Ã— (8Âµs + 20Âµs)/2 â‰ˆ 2mJ
    Î”T â‰ˆ 2mJ Ã— 250Â°C/W â‰ˆ 0.5Â°C

Negligible temperature rise, no cooling needed.
```

### 6. PCB Layout Guidelines

**Optimal Layout**:
```
Top View PCB Layout:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  +5V Rail                  â”‚
    â”‚    â”‚                       â”‚
    â”‚    â””â”€â”€â”€ Pin 4 (VCC)        â”‚
    â”‚                            â”‚
    â”‚  [TVS2]    Pin 2 â”€â”€â”€ I/O_1 â†’
    â”‚  PRTR5V    Pin 3 â”€â”€â”€ I/O_2 â†’
    â”‚                            â”‚
    â”‚    â”Œâ”€â”€â”€ Pin 1 (GND)        â”‚
    â”‚    â”‚                       â”‚
    â”‚  Ground Plane              â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Best Practices**:
1. **Place close to connector or I/O**: Minimize trace inductance
2. **Short ground connection**: Connect Pin 1 directly to ground plane via
3. **Wide traces**: Use &gt;0.5mm traces for ESD current paths
4. **Ground plane**: Solid ground plane under TVS for low inductance
5. **Kelvin connection**: Separate I/O protection from power rail if possible

**Trace Routing**:
```
âœ“ GOOD:
    Signal In â”€â†’ [TVS I/O] â”€â†’ Protected IC
                     â”‚
                    GND (short via to ground plane)

âœ— POOR:
    Signal In â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Protected IC
                                     â”‚
                                   [TVS I/O]
                                     â”‚
                                    GND
    (Long trace allows voltage spike before TVS)
```

### 7. Testing and Verification

**Functional Tests**:

1. **Leakage Current Test**:
   ```
   Setup: Apply 5V between VCC and GND, measure I/O current
   Expected: &lt;1ÂµA per channel
   ```

2. **Breakdown Voltage Test** (requires curve tracer):
   ```
   Setup: Slowly increase voltage on I/O pin
   Expected: Breakdown at 7-9V
   ```

3. **Visual Inspection**:
   - Verify correct orientation (Pin 1 identification)
   - Check solder joints for quality
   - Ensure no damage to package

**ESD Simulator Test** (optional, requires equipment):
```
IEC 61000-4-2 Test Setup:
    ESD Gun â†’ I/O Pin (contact discharge)
    Verify: No damage, circuit continues operation
    Test Levels: Â±2kV, Â±4kV, Â±6kV, Â±8kV
```

## Comparison with Alternatives

### TVS Array Comparison

| Part | Channels | V_WM | Capacitance | Clamp @ 1A | Application |
|------|----------|------|-------------|------------|-------------|
| **PRTR5V0U2X** | **2** | **5V** | **1pF** | **20V** | **High-speed signals, 5V rail** |
| TPD2E001 | 2 | 5.5V | 0.5pF | 15V | Ultra-low capacitance USB |
| PESD5V0L2BT | 2 | 5V | 0.8pF | 18V | Low capacitance alternative |
| SP0503BAHT | 4 | 6V | 5pF | 17V | Multi-channel protection |

### When to Use Each Type

```
Selection Guide Based on Application:
    DC Power Rail Protection:
        Low-speed: Use unidirectional (SMAJ series)
        High-speed: Use bidirectional low-capacitance (PRTR5V0U2X)

    Signal Line Protection:
        USB 2.0: PRTR5V0U2X or TPD2E001
        USB 3.0+: TPD2E001 (lower capacitance)
        HDMI: PRTR5V0U2X acceptable
        Ethernet: SP0503BAHT (4 channels)
        CAN/RS485: Use automotive-grade TVS
```

## Application in This Project

### Usage Summary

| Component | Rail | Function | Quantity |
|-----------|------|----------|----------|
| **TVS2** | +5V | Bidirectional spike protection | 1 |

### Why Bidirectional for 5V Rail?

**Design Rationale**:
1. **Negative Spike Protection**: Protects against negative transients (e.g., from inductive loads)
2. **ESD Events**: Provides protection against both positive and negative ESD
3. **Availability**: Selected part available at JLCPCB
4. **Future-Proof**: Could also protect communication lines if design expands

**Negative Transient Scenario**:
```
Inductive Load Disconnection:
    Before:  +5V â”€â†’ [Inductor] â”€â†’ GND

    Disconnect:
             [Inductor] generates negative spike
                  â†“
              -10V transient!
                  â†“
             [TVS2] clamps to -1V
                  â†“
              Protected circuit safe âœ“
```

### Protection Chain

```
Complete +5V Protection:
    DC-DC â†’ Linear Reg â†’ [Fuse F2] â†’ [PTC2] â†’ [TVS2] â†’ +5V Output
            â¶              â·           â¸         â¹

â¶ Linear Regulator: Clean 5V output
â· Fuse: Short circuit protection (1.5A, permanent)
â¸ PTC: Overload protection (0.75A, resettable)
â¹ TVS: Transient/ESD protection (automatic, &lt;1ns)
```

## Stock Availability and Alternatives

### Primary Part

- **C5199240**: PRTR5V0U2X, SOT-143
- Stock: Low availability, check before ordering

### Recommended Alternatives

If C5199240 is out of stock:

| Part Number | Device | Package | Notes |
|-------------|--------|---------|-------|
| **C41409257** | PRTR5V0U2X | SOT-143 | Direct equivalent |
| C2837790 | PESD5V0L2BT | SOT-23 | 0.8pF, similar specs |
| C7420372 | TPD2E001 | SOT-23-6 | 0.5pF, lower capacitance |

### Fallback: Unidirectional Option

If no bidirectional parts available, can substitute:
- **SMAJ5.0A** (C571361) - 5V unidirectional TVS
- Trade-off: Only protects positive spikes
- Benefit: Higher stock availability

## Related Components

- [SMAJ15A](./smaj15a.md) - 15V Unidirectional TVS Diode
- Protection Circuit Overview - Coming soon
- ESD Protection Design Guide - Coming soon

## References

- [JLCPCB Part Detail: C5199240](https://jlcpcb.com/partdetail/C5199240)
- [JLCPCB Alternate: C41409257](https://jlcpcb.com/partdetail/C41409257)
- IEC 61000-4-2 ESD Immunity Standard
- [Nexperia PRTR5V0U2X Datasheet](https://www.nexperia.com/products/esd-protection-tvs-filtering-and-signal-conditioning/esd-protection/automotive-esd-protection/PRTR5V0U2X.html)

---

*Last updated: 2025-12-28*
