INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/enemy_sprite_br/sim/enemy_sprite_br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enemy_sprite_br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/explosions_br_1/sim/explosions_br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module explosions_br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/bomb_dm/sim/bomb_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bomb_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/block_map/sim/block_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_map
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/block_dm/sim/block_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/bm_sprite_br/sim/bm_sprite_br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bm_sprite_br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm/sim/pillar_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pillar_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/new/LFSR_16_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_16_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/block_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/bomb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bomb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/bomberman_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bomberman_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/debounce_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/enemy_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enemy_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/pillar_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pillar_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/bomberman_student/HDL_Incomplete/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hclip/Desktop/FPGA Design Labs/bomberman_basys3/bomberman_basys3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
