Analysis & Synthesis report for MAX1000
Sat Sep 03 07:53:29 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MAX1000|UART:uart|write_data
 10. State Machine - |MAX1000|RGB_WS2812B_64:rgb_ws2812b_64|state
 11. State Machine - |MAX1000|WDT:wdt_rpi_blp|status
 12. State Machine - |MAX1000|WDT:wdt_teensy|status
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy
 19. Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs
 20. Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_clk
 21. Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi
 22. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: WDT:wdt_teensy
 24. Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp
 25. Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs
 26. Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_clk
 27. Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_mosi
 28. Parameter Settings for User Entity Instance: WDT:wdt_rpi_blp
 29. Parameter Settings for User Entity Instance: CONST_8:version_fpga
 30. Parameter Settings for User Entity Instance: HOST_MUX:host_mux
 31. Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb
 32. Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs
 33. Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk
 34. Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi
 35. Parameter Settings for User Entity Instance: UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter
 36. altpll Parameter Settings by Entity Instance
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 03 07:53:29 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MAX1000                                     ;
; Top-level Entity Name              ; MAX1000                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,908                                       ;
;     Total combinational functions  ; 4,254                                       ;
;     Dedicated logic registers      ; 5,536                                       ;
; Total registers                    ; 5536                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                            ; MAX1000            ; MAX1000            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 14          ;
; Maximum allowed            ; 7           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 7           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                           ; Library ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/RGB/RGB_PL9823.v                        ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v                        ;         ;
; src/RGB_WS2812B_64/RGB_WS2812B_64.v         ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v         ;         ;
; src/SPI_RGB/HOST/SPI_HOST_RGB.v             ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v             ;         ;
; src/SPI_RGB/BANK/SPI_BANK.v                 ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/BANK/SPI_BANK.v                 ;         ;
; src/UART/UART.v                             ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v                             ;         ;
; src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v       ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v       ;         ;
; src/SPI/SPI_TEENSY/SPI_TEENSY.v             ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v             ;         ;
; MAX1000.bdf                                 ; yes             ; User Block Diagram/Schematic File  ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf                                 ;         ;
; src/PLL/PLL.v                               ; yes             ; User Wizard-Generated File         ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v                               ;         ;
; src/CLOCK/GENERATOR/CLOCK_GENERATOR.v       ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v       ;         ;
; src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v       ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v       ;         ;
; src/CLOCK/WDT/WDT.v                         ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v                         ;         ;
; src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v         ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v         ;         ;
; src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v ;         ;
; src/MISC/CONST_8/CONST_8.v                  ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v                  ;         ;
; src/SPI_RGB/HOST_MUX/HOST_MUX.v             ; yes             ; User Verilog HDL File              ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v             ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                      ;         ;
; aglobal201.inc                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                  ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;         ;
; db/pll_altpll2.v                            ; yes             ; Auto-Generated Megafunction        ; E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v                            ;         ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,908                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 4254                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 2929                                                                        ;
;     -- 3 input functions                    ; 625                                                                         ;
;     -- <=2 input functions                  ; 700                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 3735                                                                        ;
;     -- arithmetic mode                      ; 519                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 5536                                                                        ;
;     -- Dedicated logic registers            ; 5536                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 43                                                                          ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5537                                                                        ;
; Total fan-out                               ; 31002                                                                       ;
; Average fan-out                             ; 3.14                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                            ; Entity Name             ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------------+--------------+
; |MAX1000                                            ; 4254 (1)            ; 5536 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 43   ; 0            ; 0          ; |MAX1000                                                                       ; MAX1000                 ; work         ;
;    |CLOCK_GENERATOR:clock_generator|                ; 348 (348)           ; 204 (204)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|CLOCK_GENERATOR:clock_generator                                       ; CLOCK_GENERATOR         ; work         ;
;    |HOST_MUX:host_mux|                              ; 226 (226)           ; 223 (223)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|HOST_MUX:host_mux                                                     ; HOST_MUX                ; work         ;
;    |PLL:pll|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll                                                               ; PLL                     ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component                                       ; altpll                  ; work         ;
;          |PLL_altpll2:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated            ; PLL_altpll2             ; work         ;
;    |RGB_PL9823:rgb_pl9823_rpi1|                     ; 185 (185)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|RGB_PL9823:rgb_pl9823_rpi1                                            ; RGB_PL9823              ; work         ;
;    |RGB_WS2812B_64:rgb_ws2812b_64|                  ; 1100 (1100)         ; 1570 (1570)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|RGB_WS2812B_64:rgb_ws2812b_64                                         ; RGB_WS2812B_64          ; work         ;
;    |SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64|        ; 11 (11)             ; 1536 (1536)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64                               ; SPI_BANK_OUT_RGB_64     ; work         ;
;    |SPI_HOST_RGB:spi_host_rgb|                      ; 441 (369)           ; 489 (456)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST_RGB:spi_host_rgb                                             ; SPI_HOST_RGB            ; work         ;
;       |SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk|  ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk  ; SPI_INP_FILTER_RGB_HOST ; work         ;
;       |SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs|   ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs   ; SPI_INP_FILTER_RGB_HOST ; work         ;
;       |SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi| ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi ; SPI_INP_FILTER_RGB_HOST ; work         ;
;    |SPI_RASPBERRY:spi_host_rpi_blp|                 ; 373 (301)           ; 268 (235)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp                                        ; SPI_RASPBERRY           ; work         ;
;       |SPI_INP_FILTER_RPI:spi_inp_filter_clk|       ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_clk  ; SPI_INP_FILTER_RPI      ; work         ;
;       |SPI_INP_FILTER_RPI:spi_inp_filter_cs|        ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs   ; SPI_INP_FILTER_RPI      ; work         ;
;       |SPI_INP_FILTER_RPI:spi_inp_filter_mosi|      ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_mosi ; SPI_INP_FILTER_RPI      ; work         ;
;    |SPI_TEENSY:spi_host_teensy|                     ; 1110 (1038)         ; 702 (669)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_TEENSY:spi_host_teensy                                            ; SPI_TEENSY              ; work         ;
;       |SPI_INP_FILTER_TEENSY:spi_inp_filter_clk|    ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_clk   ; SPI_INP_FILTER_TEENSY   ; work         ;
;       |SPI_INP_FILTER_TEENSY:spi_inp_filter_cs|     ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs    ; SPI_INP_FILTER_TEENSY   ; work         ;
;       |SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi|   ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi  ; SPI_INP_FILTER_TEENSY   ; work         ;
;    |UART:uart|                                      ; 399 (312)           ; 286 (247)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|UART:uart                                                             ; UART                    ; work         ;
;       |UART_RXD_BYTE:uart_rxd_byte|                 ; 87 (63)             ; 39 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte                                 ; UART_RXD_BYTE           ; work         ;
;          |UART_INP_FILTER:uart_inp_filter|          ; 24 (24)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter ; UART_INP_FILTER         ; work         ;
;    |WDT:wdt_rpi_blp|                                ; 30 (30)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|WDT:wdt_rpi_blp                                                       ; WDT                     ; work         ;
;    |WDT:wdt_teensy|                                 ; 30 (30)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|WDT:wdt_teensy                                                        ; WDT                     ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |MAX1000|PLL:pll ; src/PLL/PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |MAX1000|UART:uart|write_data                                                             ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; write_data.0011 ; write_data.0010 ; write_data.0001 ; write_data.0000 ; write_data.0100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; write_data.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; write_data.0001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; write_data.0010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; write_data.0011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; write_data.0100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |MAX1000|RGB_WS2812B_64:rgb_ws2812b_64|state ;
+----------+---------------------------------------------------+
; Name     ; state.01                                          ;
+----------+---------------------------------------------------+
; state.00 ; 0                                                 ;
; state.01 ; 1                                                 ;
+----------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |MAX1000|WDT:wdt_rpi_blp|status ;
+----------+--------------------------------------+
; Name     ; status.1                             ;
+----------+--------------------------------------+
; status.0 ; 0                                    ;
; status.1 ; 1                                    ;
+----------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |MAX1000|WDT:wdt_teensy|status ;
+----------+-------------------------------------+
; Name     ; status.1                            ;
+----------+-------------------------------------+
; status.0 ; 0                                   ;
; status.1 ; 1                                   ;
+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+---------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                        ;
+---------------------------------------------------------------------+-----------------------------------------------------------+
; RGB_WS2812B_64:rgb_ws2812b_64|data[1536]                            ; Stuck at GND due to stuck port data_in                    ;
; RGB_PL9823:rgb_pl9823_rpi1|data[200]                                ; Stuck at GND due to stuck port data_in                    ;
; SPI_RASPBERRY:spi_host_rpi_blp|data_tx_temp[0..14,75..78,112..1023] ; Stuck at GND due to stuck port data_in                    ;
; SPI_TEENSY:spi_host_teensy|data_tx_temp[51..54,59..62,64..511]      ; Stuck at GND due to stuck port data_in                    ;
; UART:uart|bit_offset[2]                                             ; Merged with UART:uart|bit_offset[0]                       ;
; WDT:wdt_teensy|hri1                                                 ; Merged with WDT:wdt_rpi_blp|hri1                          ;
; WDT:wdt_rpi_blp|hri2                                                ; Merged with WDT:wdt_teensy|hri2                           ;
; SPI_TEENSY:spi_host_teensy|data_tx_temp[56]                         ; Merged with SPI_TEENSY:spi_host_teensy|data_tx_temp[48]   ;
; SPI_TEENSY:spi_host_teensy|data_tx_temp[57]                         ; Merged with SPI_TEENSY:spi_host_teensy|data_tx_temp[49]   ;
; SPI_TEENSY:spi_host_teensy|data_tx_temp[58]                         ; Merged with SPI_TEENSY:spi_host_teensy|data_tx_temp[50]   ;
; SPI_TEENSY:spi_host_teensy|data_tx_temp[63]                         ; Merged with SPI_TEENSY:spi_host_teensy|data_tx_temp[55]   ;
; UART:uart|bit_offset[1]                                             ; Merged with UART:uart|bit_offset[0]                       ;
; UART:uart|bit_offset[0]                                             ; Stuck at GND due to stuck port data_in                    ;
; UART:uart|byte_even_odd[0,2,3]                                      ; Lost fanout                                               ;
; UART:uart|byte_even_odd[0]~0                                        ; Merged with UART:uart|byte_even_odd[2]~4                  ;
; UART:uart|byte_even_odd[2]~4                                        ; Merged with UART:uart|byte_even_odd[3]~8                  ;
; UART:uart|byte_even_odd[0]~3                                        ; Merged with UART:uart|byte_even_odd[3]~11                 ;
; UART:uart|byte_even_odd[2]~7                                        ; Merged with UART:uart|byte_even_odd[3]~11                 ;
; UART:uart|write_data~7                                              ; Lost fanout                                               ;
; UART:uart|write_data~8                                              ; Lost fanout                                               ;
; UART:uart|write_data~10                                             ; Lost fanout                                               ;
; RGB_WS2812B_64:rgb_ws2812b_64|state~5                               ; Lost fanout                                               ;
; UART:uart|write_data.0000                                           ; Lost fanout                                               ;
; UART:uart|write_data.0011                                           ; Merged with UART:uart|byte_even_odd[3]~11                 ;
; CLOCK_GENERATOR:clock_generator|counter500[0]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter5[0]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter50[0]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter10[0]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter1[0]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter100[0]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[0]  ;
; CLOCK_GENERATOR:clock_generator|counter50[1]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[1]  ;
; CLOCK_GENERATOR:clock_generator|counter500[1]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[1]  ;
; CLOCK_GENERATOR:clock_generator|counter5[1]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter100[1] ;
; CLOCK_GENERATOR:clock_generator|counter10[1]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter100[1] ;
; CLOCK_GENERATOR:clock_generator|counter100[1]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[1]  ;
; CLOCK_GENERATOR:clock_generator|counter1[1]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[1]  ;
; CLOCK_GENERATOR:clock_generator|counter500[2]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[2]  ;
; CLOCK_GENERATOR:clock_generator|counter50[2]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[2]  ;
; CLOCK_GENERATOR:clock_generator|counter10[2]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter100[2] ;
; CLOCK_GENERATOR:clock_generator|counter5[2]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter100[2] ;
; CLOCK_GENERATOR:clock_generator|counter1[2]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[2]  ;
; CLOCK_GENERATOR:clock_generator|counter100[2]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter1k[2]  ;
; CLOCK_GENERATOR:clock_generator|counter50[3]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter500[3] ;
; CLOCK_GENERATOR:clock_generator|counter10[3]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter100[3] ;
; CLOCK_GENERATOR:clock_generator|counter100[3]                       ; Merged with CLOCK_GENERATOR:clock_generator|counter500[3] ;
; CLOCK_GENERATOR:clock_generator|counter1[3]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter500[3] ;
; CLOCK_GENERATOR:clock_generator|counter5[3]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter500[3] ;
; CLOCK_GENERATOR:clock_generator|counter10[4]                        ; Merged with CLOCK_GENERATOR:clock_generator|counter50[4]  ;
; CLOCK_GENERATOR:clock_generator|counter1[4]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter50[4]  ;
; CLOCK_GENERATOR:clock_generator|counter5[4]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter50[4]  ;
; CLOCK_GENERATOR:clock_generator|counter1[5]                         ; Merged with CLOCK_GENERATOR:clock_generator|counter5[5]   ;
; SPI_TEENSY:spi_host_teensy|i_ctr_data_tx[10,11]                     ; Lost fanout                                               ;
; Total Number of Removed Registers = 1440                            ;                                                           ;
+---------------------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------+---------------------------+------------------------------------------------------------------------------------+
; UART:uart|bit_offset[0] ; Stuck at GND              ; UART:uart|byte_even_odd[3], UART:uart|byte_even_odd[2], UART:uart|byte_even_odd[0] ;
;                         ; due to stuck port data_in ;                                                                                    ;
+-------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5536  ;
; Number of registers using Synchronous Clear  ; 198   ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4615  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; RGB_PL9823:rgb_pl9823_rpi1|ctr[0]            ; 4       ;
; RGB_WS2812B_64:rgb_ws2812b_64|ctr[0]         ; 4       ;
; CLOCK_GENERATOR:clock_generator|counter1k[0] ; 8       ;
; Total number of inverted registers = 3       ;         ;
+----------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAX1000|UART:uart|byte_even_odd[4]                                                    ;
; 3:1                ; 288 bits  ; 576 LEs       ; 288 LEs              ; 288 LEs                ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|DATA_RX[196]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|WDT:wdt_rpi_blp|counter[7]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|WDT:wdt_teensy|counter[6]                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|i_ctr_data_tx[3]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|spi_clk_ctr[2]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|i_ctr_data_rx[0]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|spi_clk_ctr[8]                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|i_ctr_data_tx[1]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|i_ctr_data_rx[1]                               ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|DATA_RX[21]                                    ;
; 3:1                ; 200 bits  ; 400 LEs       ; 200 LEs              ; 200 LEs                ; Yes        ; |MAX1000|HOST_MUX:host_mux|DATA[161]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|HOST_MUX:host_mux|counter[7]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|BANK[2]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MAX1000|UART:uart|bit_offset[4]                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|spi_clk_ctr[8]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|i_data_mosi[8]                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|i_bank[3]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|i_cmd[0]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|bit_ctr[7]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|bit_sync_ctr[4]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[2]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[14]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[23]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[24]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[32]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[40]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[48]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[56]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[64]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[72]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[87]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[90]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[97]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[104]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[116]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[127]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[135]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[139]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[151]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[157]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[165]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[170]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[183]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAX1000|UART:uart|DATA_OUT[186]                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |MAX1000|RGB_WS2812B_64:rgb_ws2812b_64|ctr[14]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAX1000|RGB_WS2812B_64:rgb_ws2812b_64|i[14]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MAX1000|UART:uart|byte_ctr[3]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MAX1000|RGB_PL9823:rgb_pl9823_rpi1|i[3]                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi|ctr1[0]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi|ctr0[0]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs|ctr1[2]    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs|ctr0[1]    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_clk|ctr1[1]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_clk|ctr0[0]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_mosi|ctr1[0] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_mosi|ctr0[4] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter|ctr1[2] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter|ctr0[0] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_clk|ctr1[1]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_clk|ctr0[3]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs|ctr1[0]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs|ctr0[4]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi|ctr1[2] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi|ctr0[0] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs|ctr1[1]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs|ctr0[4]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk|ctr1[2]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk|ctr0[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|WDT:wdt_rpi_blp|status                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAX1000|WDT:wdt_teensy|status                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MAX1000|UART:uart|write_data                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MAX1000|UART:uart|write_data                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SPI_FILTER     ; 2     ; Unsigned Integer                               ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_clk ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_mosi ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 20                    ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 3                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 3                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 6                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll2           ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WDT:wdt_teensy ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DELAY_TIME     ; 250   ; Unsigned Integer                   ;
; RESET_TIME     ; 50    ; Unsigned Integer                   ;
; ENABLE         ; 1     ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; SPI_FILTER     ; 2     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_clk ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_mosi ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; FILTER         ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WDT:wdt_rpi_blp ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DELAY_TIME     ; 250   ; Unsigned Integer                    ;
; RESET_TIME     ; 50    ; Unsigned Integer                    ;
; ENABLE         ; 1     ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONST_8:version_fpga ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; VALUE          ; 1     ; Unsigned Integer                         ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HOST_MUX:host_mux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; MUX_DELAY      ; 60000 ; Unsigned Integer                      ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SPI_FILTER     ; 1     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; FILTER         ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_clk ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; FILTER         ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_mosi ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; FILTER         ; 1     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; FILTER         ; 00001 ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 5536                        ;
;     ENA               ; 4382                        ;
;     ENA SCLR          ; 185                         ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 5                           ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 908                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 4254                        ;
;     arith             ; 519                         ;
;         2 data inputs ; 513                         ;
;         3 data inputs ; 6                           ;
;     normal            ; 3735                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 619                         ;
;         4 data inputs ; 2929                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 03 07:52:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 7 of the 7 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb/rgb_pl9823.v
    Info (12023): Found entity 1: RGB_PL9823 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb_ws2812b_64/rgb_ws2812b_64.v
    Info (12023): Found entity 1: RGB_WS2812B_64 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file src/spi_rgb/host/spi_host_rgb.v
    Info (12023): Found entity 1: SPI_HOST_RGB File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_RGB_HOST File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_rgb/bank/spi_bank.v
    Info (12023): Found entity 1: SPI_BANK_OUT_RGB_64 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/BANK/SPI_BANK.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file src/uart/uart.v
    Info (12023): Found entity 1: UART File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 2
    Info (12023): Found entity 2: UART_RXD_BYTE File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 167
    Info (12023): Found entity 3: UART_INP_FILTER File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 236
Info (12021): Found 2 design units, including 2 entities, in source file src/spi/spi_raspberry/spi_raspberry.v
    Info (12023): Found entity 1: SPI_RASPBERRY File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_RPI File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 135
Info (12021): Found 2 design units, including 2 entities, in source file src/spi/spi_teensy/spi_teensy.v
    Info (12023): Found entity 1: SPI_TEENSY File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_TEENSY File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file max1000.bdf
    Info (12023): Found entity 1: MAX1000
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll.v
    Info (12023): Found entity 1: PLL File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/clock/generator/clock_generator.v
    Info (12023): Found entity 1: CLOCK_GENERATOR File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/filter/digital_input_filter/dig_inp_filter.v
    Info (12023): Found entity 1: DIG_INP_FILTER File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 3
Info (12021): Found 5 design units, including 5 entities, in source file src/spi/zuweisung_rpi/zuweisung_rpi.v
    Info (12023): Found entity 1: DATA_IN_VAR_RPI File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_RPI File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 85
    Info (12023): Found entity 3: RPI_32BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 217
    Info (12023): Found entity 4: RPI_16BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 229
    Info (12023): Found entity 5: RPI_8BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 240
Info (12021): Found 1 design units, including 1 entities, in source file src/clock/wdt/wdt.v
    Info (12023): Found entity 1: WDT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file src/spi/bit_byte_bit/bit_byte_bit.v
    Info (12023): Found entity 1: BIT8_TO_BYTE File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v Line: 1
    Info (12023): Found entity 2: BYTE_TO_BIT8 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file src/spi/zuweisung_teensy/zuweisung_teensy.v
    Info (12023): Found entity 1: DATA_IN_VAR_TEENSY File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_TEENSY File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 87
    Info (12023): Found entity 3: TEENSY_32BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 197
    Info (12023): Found entity 4: TEENSY_16BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 209
    Info (12023): Found entity 5: TEENSY_8BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 219
Info (12021): Found 1 design units, including 1 entities, in source file src/misc/var_12_to_16_bit/var_12_to_16_bit.v
    Info (12023): Found entity 1: VAR_12_TO_16_BIT File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/VAR_12_TO_16_BIT/VAR_12_TO_16_BIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/misc/const_8/const_8.v
    Info (12023): Found entity 1: CONST_8 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_rgb/host_mux/host_mux.v
    Info (12023): Found entity 1: HOST_MUX File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(21): created implicit net for "copy_1_re" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(22): created implicit net for "copy_1_fe" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(23): created implicit net for "copy_2_re" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(24): created implicit net for "copy_2_fe" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(25): created implicit net for "clk_1kHz_re" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at HOST_MUX.v(26): created implicit net for "clk_1kHz_fe" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 26
Info (12127): Elaborating entity "MAX1000" for the top level hierarchy
Warning (275083): Bus "RPI_TO_FPGA_16BIT_20[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_21[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_22[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_23[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_24[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_25[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_26[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275083): Bus "RPI_TO_FPGA_16BIT_27[15..0]" found using same base name as "RPI_TO_FPGA_16BIT_2", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_2[15..0]" to "RPI_TO_FPGA_16BIT_215..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_20[15..0]" to "RPI_TO_FPGA_16BIT_2015..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_21[15..0]" to "RPI_TO_FPGA_16BIT_2115..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_22[15..0]" to "RPI_TO_FPGA_16BIT_2215..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_23[15..0]" to "RPI_TO_FPGA_16BIT_2315..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_24[15..0]" to "RPI_TO_FPGA_16BIT_2415..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_25[15..0]" to "RPI_TO_FPGA_16BIT_2515..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_26[15..0]" to "RPI_TO_FPGA_16BIT_2615..0"
Warning (275080): Converted elements in bus name "RPI_TO_FPGA_16BIT_27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RPI_TO_FPGA_16BIT_27[15..0]" to "RPI_TO_FPGA_16BIT_2715..0"
Info (12128): Elaborating entity "BYTE_TO_BIT8" for hierarchy "BYTE_TO_BIT8:do_rpi_1"
Info (12128): Elaborating entity "DATA_OUT_VAR_TEENSY" for hierarchy "DATA_OUT_VAR_TEENSY:do_var_teensy"
Info (12128): Elaborating entity "TEENSY_8BIT" for hierarchy "DATA_OUT_VAR_TEENSY:do_var_teensy|TEENSY_8BIT:teensy_8bit_01" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 143
Info (12128): Elaborating entity "TEENSY_16BIT" for hierarchy "DATA_OUT_VAR_TEENSY:do_var_teensy|TEENSY_16BIT:teensy_16bit_01" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v Line: 178
Info (12128): Elaborating entity "SPI_TEENSY" for hierarchy "SPI_TEENSY:spi_host_teensy"
Warning (10036): Verilog HDL or VHDL warning at SPI_TEENSY.v(20): object "test_rx_data" assigned a value but never read File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 20
Warning (10230): Verilog HDL assignment warning at SPI_TEENSY.v(90): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 90
Warning (10230): Verilog HDL assignment warning at SPI_TEENSY.v(99): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 99
Warning (10230): Verilog HDL assignment warning at SPI_TEENSY.v(106): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 106
Info (12128): Elaborating entity "SPI_INP_FILTER_TEENSY" for hierarchy "SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 34
Warning (10230): Verilog HDL assignment warning at SPI_TEENSY.v(148): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 148
Warning (10230): Verilog HDL assignment warning at SPI_TEENSY.v(153): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v Line: 153
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v Line: 107
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "3"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "20"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll2.v
    Info (12023): Found entity 1: PLL_altpll2 File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v Line: 30
Info (12128): Elaborating entity "PLL_altpll2" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "WDT" for hierarchy "WDT:wdt_teensy"
Warning (10230): Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v Line: 48
Info (12128): Elaborating entity "CLOCK_GENERATOR" for hierarchy "CLOCK_GENERATOR:clock_generator"
Info (12128): Elaborating entity "DATA_IN_VAR_TEENSY" for hierarchy "DATA_IN_VAR_TEENSY:di_var_teensy"
Info (12128): Elaborating entity "DATA_OUT_VAR_RPI" for hierarchy "DATA_OUT_VAR_RPI:data_out_rpi"
Info (12128): Elaborating entity "RPI_8BIT" for hierarchy "DATA_OUT_VAR_RPI:data_out_rpi|RPI_8BIT:rpi_8bit_01" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 152
Info (12128): Elaborating entity "RPI_16BIT" for hierarchy "DATA_OUT_VAR_RPI:data_out_rpi|RPI_16BIT:rpi_16bit_01" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 186
Info (12128): Elaborating entity "SPI_RASPBERRY" for hierarchy "SPI_RASPBERRY:spi_host_rpi_blp"
Warning (10036): Verilog HDL or VHDL warning at SPI_RASPBERRY.v(23): object "test_rx_data" assigned a value but never read File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 23
Warning (10230): Verilog HDL assignment warning at SPI_RASPBERRY.v(96): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 96
Warning (10230): Verilog HDL assignment warning at SPI_RASPBERRY.v(108): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 108
Warning (10230): Verilog HDL assignment warning at SPI_RASPBERRY.v(118): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 118
Info (12128): Elaborating entity "SPI_INP_FILTER_RPI" for hierarchy "SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 37
Warning (10230): Verilog HDL assignment warning at SPI_RASPBERRY.v(163): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 163
Warning (10230): Verilog HDL assignment warning at SPI_RASPBERRY.v(168): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v Line: 168
Info (12128): Elaborating entity "DATA_IN_VAR_RPI" for hierarchy "DATA_IN_VAR_RPI:data_in_var_rpi"
Warning (10034): Output port "DATA[1023..512]" at ZUWEISUNG_RPI.v(43) has no driver File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 43
Warning (10034): Output port "DATA[7..0]" at ZUWEISUNG_RPI.v(43) has no driver File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v Line: 43
Info (12128): Elaborating entity "CONST_8" for hierarchy "CONST_8:version_fpga"
Warning (10230): Verilog HDL assignment warning at CONST_8.v(7): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v Line: 7
Info (12128): Elaborating entity "BIT8_TO_BYTE" for hierarchy "BIT8_TO_BYTE:di_rpi_blp_01"
Info (12128): Elaborating entity "RGB_PL9823" for hierarchy "RGB_PL9823:rgb_pl9823_rpi1"
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(55): truncated value with size 32 to match size of target (14) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v Line: 55
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(120): truncated value with size 32 to match size of target (14) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v Line: 120
Warning (10230): Verilog HDL assignment warning at RGB_PL9823.v(124): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v Line: 124
Info (12128): Elaborating entity "RGB_WS2812B_64" for hierarchy "RGB_WS2812B_64:rgb_ws2812b_64"
Warning (10230): Verilog HDL assignment warning at RGB_WS2812B_64.v(36): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v Line: 36
Warning (10230): Verilog HDL assignment warning at RGB_WS2812B_64.v(66): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v Line: 66
Warning (10230): Verilog HDL assignment warning at RGB_WS2812B_64.v(70): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v Line: 70
Info (12128): Elaborating entity "SPI_BANK_OUT_RGB_64" for hierarchy "SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64"
Info (12128): Elaborating entity "HOST_MUX" for hierarchy "HOST_MUX:host_mux"
Warning (10036): Verilog HDL or VHDL warning at HOST_MUX.v(26): object "clk_1kHz_fe" assigned a value but never read File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 26
Warning (10230): Verilog HDL assignment warning at HOST_MUX.v(52): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 52
Warning (10230): Verilog HDL assignment warning at HOST_MUX.v(64): truncated value with size 32 to match size of target (16) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v Line: 64
Info (12128): Elaborating entity "SPI_HOST_RGB" for hierarchy "SPI_HOST_RGB:spi_host_rgb"
Warning (10036): Verilog HDL or VHDL warning at SPI_HOST_RGB.v(26): object "spi_clk_fe" assigned a value but never read File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 26
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(87): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 87
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(113): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 113
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(119): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 119
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(124): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 124
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(133): truncated value with size 32 to match size of target (12) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 133
Info (12128): Elaborating entity "SPI_INP_FILTER_RGB_HOST" for hierarchy "SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 34
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(162): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 162
Warning (10230): Verilog HDL assignment warning at SPI_HOST_RGB.v(167): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v Line: 167
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart"
Warning (10230): Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 65
Warning (10230): Verilog HDL assignment warning at UART.v(150): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 150
Warning (10230): Verilog HDL assignment warning at UART.v(160): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 160
Info (12128): Elaborating entity "UART_RXD_BYTE" for hierarchy "UART:uart|UART_RXD_BYTE:uart_rxd_byte" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at UART.v(177): object "latch_bit" assigned a value but never read File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 177
Warning (10230): Verilog HDL assignment warning at UART.v(212): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 212
Warning (10230): Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (8) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 216
Info (12128): Elaborating entity "UART_INP_FILTER" for hierarchy "UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter" File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 183
Warning (10230): Verilog HDL assignment warning at UART.v(258): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 258
Warning (10230): Verilog HDL assignment warning at UART.v(263): truncated value with size 32 to match size of target (5) File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v Line: 263
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "T_RXD" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:pll|altpll:altpll_component|PLL_altpll2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v Line: 46
Info (21057): Implemented 7954 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 7910 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Sat Sep 03 07:53:29 2022
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg.


