$date
	Thu Nov 15 22:28:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module TB $end
$var wire 4 3 sum30_dd_synth [3:0] $end
$var wire 4 4 sum30_dd [3:0] $end
$var wire 1 5 reset $end
$var wire 4 6 idx_dd_synth [3:0] $end
$var wire 4 7 idx_dd_cond [3:0] $end
$var wire 4 8 idx [3:0] $end
$var wire 4 9 dataB [3:0] $end
$var wire 4 : dataA [3:0] $end
$var wire 1 ; clk $end
$scope module S1 $end
$var wire 4 < sum30_dd [3:0] $end
$var wire 1 5 reset $end
$var wire 4 = idx [3:0] $end
$var wire 4 > dataB [3:0] $end
$var wire 4 ? dataA [3:0] $end
$var wire 1 ; clk $end
$var reg 4 @ idx_d [3:0] $end
$var reg 4 A idx_dd [3:0] $end
$scope module s1 $end
$var wire 1 5 reset $end
$var wire 4 B dataB [3:0] $end
$var wire 4 C dataA [3:0] $end
$var wire 1 ; clk $end
$var reg 1 D acarreo $end
$var reg 1 E acarreo_d $end
$var reg 4 F dataA_d [3:0] $end
$var reg 4 G dataB_d [3:0] $end
$var reg 4 H sum30_d [3:0] $end
$var reg 4 I sum30_dd [3:0] $end
$var reg 2 J sum_temp [1:0] $end
$var reg 2 K sum_temp_d [1:0] $end
$upscope $end
$upscope $end
$scope module S1_synth $end
$var wire 4 L sum30_dd [3:0] $end
$var wire 1 5 reset $end
$var wire 4 M idx [3:0] $end
$var wire 4 N dataB [3:0] $end
$var wire 4 O dataA [3:0] $end
$var wire 1 ; clk $end
$var wire 1 P _4_ $end
$var wire 32 Q _3_ [31:0] $end
$var wire 32 R _2_ [31:0] $end
$var reg 4 S _0_ [3:0] $end
$var reg 4 T _1_ [3:0] $end
$var reg 4 U idx_d [3:0] $end
$var reg 4 V idx_dd [3:0] $end
$scope module s1 $end
$var wire 1 W _11_ $end
$var wire 1 X _12_ $end
$var wire 1 Y _13_ $end
$var wire 1 5 reset $end
$var wire 4 Z dataB [3:0] $end
$var wire 4 [ dataA [3:0] $end
$var wire 1 ; clk $end
$var wire 1 \ _14_ $end
$var wire 2 ] _10_ [1:0] $end
$var wire 2 ^ _09_ [1:0] $end
$var wire 2 _ _08_ [1:0] $end
$var reg 1 ` _00_ $end
$var reg 1 a _01_ $end
$var reg 4 b _02_ [3:0] $end
$var reg 4 c _03_ [3:0] $end
$var reg 4 d _04_ [3:0] $end
$var reg 4 e _05_ [3:0] $end
$var reg 2 f _06_ [1:0] $end
$var reg 2 g _07_ [1:0] $end
$var reg 1 h acarreo $end
$var reg 1 i acarreo_d $end
$var reg 4 j dataA_d [3:0] $end
$var reg 4 k dataB_d [3:0] $end
$var reg 4 l sum30_d [3:0] $end
$var reg 4 m sum30_dd [3:0] $end
$var reg 2 n sum_temp [1:0] $end
$var reg 2 o sum_temp_d [1:0] $end
$upscope $end
$upscope $end
$scope module T1 $end
$var wire 4 p idx_dd_cond [3:0] $end
$var wire 4 q idx_dd_synth [3:0] $end
$var wire 4 r sum30_dd_cond [3:0] $end
$var wire 4 s sum30_dd_est [3:0] $end
$var reg 1 ; clk $end
$var reg 4 t dataA [3:0] $end
$var reg 4 u dataB [3:0] $end
$var reg 4 v idx [3:0] $end
$var reg 1 5 reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 v
b0 u
b0 t
bx s
b0 r
bx q
b0 p
bx o
bx n
bx m
bx l
bx k
bx j
xi
xh
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
0a
0`
b0 _
bx ^
bx ]
1\
b0 [
b0 Z
0Y
0X
0W
bx V
bx U
b0 T
b0 S
b1 R
bx Q
1P
b0 O
b0 N
b0 M
bx L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
0E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
1;
b0 :
b0 9
b0 8
b0 7
bx 6
05
b0 4
bx 3
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#100
0;
#200
b0 ]
b0 ^
b1 Q
b0 U
b0 6
b0 V
b0 q
b0 l
0i
0h
b0 k
b0 j
b0 o
b0 n
b0 3
b0 L
b0 m
b0 s
1;
#300
0;
#400
1;
#500
b11 f
b11 _
b10 c
b1 b
b1 T
b1 S
0;
b10 9
b10 >
b10 B
b10 N
b10 Z
b10 u
b1 :
b1 ?
b1 C
b1 O
b1 [
b1 t
0\
0P
15
#600
b10 T
b11 g
b10 Q
b1 U
b1 6
b1 V
b1 q
b10 k
b1 j
b11 n
b1 7
b1 A
b1 p
b1 @
b11 J
b10 G
b1 F
1;
#700
0;
#800
b11 d
b11 K
b10 7
b10 A
b10 p
b11 o
b10 6
b10 V
b10 q
1;
#900
0;
#1000
b11 e
b11 l
b11 H
1;
#1100
0;
#1200
b11 4
b11 <
b11 I
b11 r
b11 3
b11 L
b11 m
b11 s
1;
#1300
0;
#1400
1;
#1500
b1010 c
b101 b
0;
b1010 9
b1010 >
b1010 B
b1010 N
b1010 Z
b1010 u
b101 :
b101 ?
b101 C
b101 O
b101 [
b101 t
#1600
b1111 d
b11 ]
b11 ^
b1010 G
b101 F
b1010 k
b101 j
1;
#1700
0;
#1800
b1111 e
b1111 l
b1111 H
1;
#1900
0;
#2000
b1111 4
b1111 <
b1111 I
b1111 r
b1111 3
b1111 L
b1111 m
b1111 s
1;
#2100
0;
#2200
1;
#2300
0;
#2400
1;
#2500
0;
#2600
1;
#2700
0;
#2800
1;
#2900
0;
#3000
b111 d
b1 ]
b1 ^
b1000 k
b1101 j
b1 J
b1000 G
b1101 F
b1 f
b1 _
b1000 c
b1101 b
1;
b1000 9
b1000 >
b1000 B
b1000 N
b1000 Z
b1000 u
b1101 :
b1101 ?
b1101 C
b1101 O
b1101 [
b1101 t
#3100
0;
#3200
b111 e
b1 g
b111 H
b1 K
b111 l
b1 n
1;
#3300
0;
#3400
b101 d
b1 o
b111 3
b111 L
b111 m
b111 s
b111 4
b111 <
b111 I
b111 r
b101 H
1;
#3500
0;
#3600
b101 e
b101 4
b101 <
b101 I
b101 r
b101 l
1;
#3700
0;
#3800
b101 3
b101 L
b101 m
b101 s
1;
#3900
0;
#4000
1;
#4100
0;
#4200
1;
#4300
0;
#4400
1;
#4500
0;
#4600
1;
#4700
0;
#4800
1;
#4900
0;
#5000
1;
