# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1a0e/hdl/vhdl/servo.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_servo_0_0_1/sim/design_1_servo_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../project_1.srcs/sim_1/new/servo_test.vhd" \

# Do not sort compile order
nosort
