/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 240 176)
	(text "VGA_Controller" (rect 5 0 95 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 27 52 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_L" (rect 21 43 68 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Address[31..0]" (rect 0 0 87 19)(font "Intel Clear" (font_size 8)))
		(text "Address[31..0]" (rect 21 59 108 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "VGASelect_H" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "VGASelect_H" (rect 21 75 100 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "WE_L" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "WE_L" (rect 21 91 54 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "AS_L" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "AS_L" (rect 21 107 51 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "DataIn[7..0]" (rect 0 0 69 19)(font "Intel Clear" (font_size 8)))
		(text "DataIn[7..0]" (rect 21 123 90 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 224 32)
		(output)
		(text "R[7..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "R[7..0]" (rect 165 27 203 46)(font "Intel Clear" (font_size 8)))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "G[7..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "G[7..0]" (rect 163 43 203 62)(font "Intel Clear" (font_size 8)))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "B[7..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "B[7..0]" (rect 165 59 203 78)(font "Intel Clear" (font_size 8)))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(port
		(pt 224 80)
		(output)
		(text "HS" (rect 0 0 17 19)(font "Intel Clear" (font_size 8)))
		(text "HS" (rect 186 75 203 94)(font "Intel Clear" (font_size 8)))
		(line (pt 224 80)(pt 208 80))
	)
	(port
		(pt 224 96)
		(output)
		(text "VS" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "VS" (rect 187 91 203 110)(font "Intel Clear" (font_size 8)))
		(line (pt 224 96)(pt 208 96))
	)
	(port
		(pt 224 112)
		(output)
		(text "DataOut[7..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "DataOut[7..0]" (rect 123 107 203 126)(font "Intel Clear" (font_size 8)))
		(line (pt 224 112)(pt 208 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 144))
	)
)
