

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_GRAD'
================================================================
* Date:           Sun Jun 23 07:18:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1036|     1036|  5.180 us|  5.180 us|  1036|  1036|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD    |     1034|     1034|        12|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     190|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     190|    118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_102_p2  |         +|   0|  0|  12|          11|           1|
    |add_ln36_fu_112_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_96_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  50|          40|          32|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |i_1_fu_42                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln36_reg_156                   |  17|   0|   17|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |data_load_reg_166                  |  32|   0|   32|          0|
    |i_1_fu_42                          |  11|   0|   11|          0|
    |i_reg_147                          |  11|   0|   11|          0|
    |mul_i8_reg_176                     |  32|   0|   32|          0|
    |i_reg_147                          |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 190|  32|  137|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_309_p_din0   |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_309_p_din1   |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_309_p_dout0  |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_309_p_ce     |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|shl_ln              |   in|   17|     ap_none|               shl_ln|        scalar|
|data_address0       |  out|   17|   ap_memory|                 data|         array|
|data_ce0            |  out|    1|   ap_memory|                 data|         array|
|data_q0             |   in|   32|   ap_memory|                 data|         array|
|scale_assign        |   in|   32|     ap_none|         scale_assign|        scalar|
|gradient_address0   |  out|   10|   ap_memory|             gradient|         array|
|gradient_ce0        |  out|    1|   ap_memory|             gradient|         array|
|gradient_we0        |  out|    1|   ap_memory|             gradient|         array|
|gradient_d0         |  out|   32|   ap_memory|             gradient|         array|
+--------------------+-----+-----+------------+---------------------+--------------+

