
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008c78  08008c78  00018c78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ef0  08008ef0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08008ef0  08008ef0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ef0  08008ef0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ef0  08008ef0  00018ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ef4  08008ef4  00018ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08008ef8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000884  20000068  08008f60  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008ec  08008f60  000208ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094e9  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd8  00000000  00000000  00029581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  0002a560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f0  00000000  00000000  0002abe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002193b  00000000  00000000  0002b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ba4  00000000  00000000  0004cb13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7482  00000000  00000000  000546b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011bb39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002588  00000000  00000000  0011bb8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008c5c 	.word	0x08008c5c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08008c5c 	.word	0x08008c5c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8000c2e:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
uint8_t transmit;
uint8_t receive;

double temperature = 0;
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
unsigned int samples = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
const int n_samples = 60;
 8000c42:	233c      	movs	r3, #60	; 0x3c
 8000c44:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
uint8_t buffer2[32]; // for circular buffer
uint8_t received[32]; // for circular buffer

//char message[16];

stm = STM32446enable(); // stm object
 8000c48:	4c9b      	ldr	r4, [pc, #620]	; (8000eb8 <main+0x290>)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f002 fed3 	bl	80039f8 <STM32446enable>
 8000c52:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000c56:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c62:	461a      	mov	r2, r3
 8000c64:	f006 fb96 	bl	8007394 <memcpy>
stm.inic.peripheral();
 8000c68:	4b93      	ldr	r3, [pc, #588]	; (8000eb8 <main+0x290>)
 8000c6a:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8000c6e:	4798      	blx	r3
portinic();
 8000c70:	f000 fa18 	bl	80010a4 <portinic>
tim9inic();
 8000c74:	f000 fa38 	bl	80010e8 <tim9inic>

func = FUNCenable();
 8000c78:	4c90      	ldr	r4, [pc, #576]	; (8000ebc <main+0x294>)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 fb37 	bl	80022f0 <FUNCenable>
 8000c82:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000c86:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	461a      	mov	r2, r3
 8000c92:	f006 fb7f 	bl	8007394 <memcpy>
PINA = EXPLODEenable();
 8000c96:	4c8a      	ldr	r4, [pc, #552]	; (8000ec0 <main+0x298>)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 fa94 	bl	80021c8 <EXPLODEenable>
 8000ca0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000ca4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000cb6:	4c83      	ldr	r4, [pc, #524]	; (8000ec4 <main+0x29c>)
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f001 fa84 	bl	80021c8 <EXPLODEenable>
 8000cc0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000cc4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000cc8:	461d      	mov	r5, r3
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000cd6:	4c7c      	ldr	r4, [pc, #496]	; (8000ec8 <main+0x2a0>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fa74 	bl	80021c8 <EXPLODEenable>
 8000ce0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000ce4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000ce8:	461d      	mov	r5, r3
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000cf6:	4c75      	ldr	r4, [pc, #468]	; (8000ecc <main+0x2a4>)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 f99f 	bl	8002044 <CIRCBUFFenable>
 8000d06:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000d0a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
circ2 = CIRCBUFFenable(32, buffer2);
 8000d1c:	4c6c      	ldr	r4, [pc, #432]	; (8000ed0 <main+0x2a8>)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000d24:	2120      	movs	r1, #32
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f98c 	bl	8002044 <CIRCBUFFenable>
 8000d2c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000d30:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d34:	461d      	mov	r5, r3
 8000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	6023      	str	r3, [r4, #0]

choice = 3;
 8000d42:	4b64      	ldr	r3, [pc, #400]	; (8000ed4 <main+0x2ac>)
 8000d44:	2203      	movs	r2, #3
 8000d46:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000d48:	4b63      	ldr	r3, [pc, #396]	; (8000ed8 <main+0x2b0>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000d4e:	4b63      	ldr	r3, [pc, #396]	; (8000edc <main+0x2b4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000d54:	4b62      	ldr	r3, [pc, #392]	; (8000ee0 <main+0x2b8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000d5a:	4b57      	ldr	r3, [pc, #348]	; (8000eb8 <main+0x290>)
 8000d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4b55      	ldr	r3, [pc, #340]	; (8000eb8 <main+0x290>)
 8000d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d64:	f103 0214 	add.w	r2, r3, #20
 8000d68:	4c5e      	ldr	r4, [pc, #376]	; (8000ee4 <main+0x2bc>)
 8000d6a:	4638      	mov	r0, r7
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	2301      	movs	r3, #1
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2302      	movs	r3, #2
 8000d76:	f001 f849 	bl	8001e0c <HC595enable>
 8000d7a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000d7e:	f5a3 7220 	sub.w	r2, r3, #640	; 0x280
 8000d82:	4623      	mov	r3, r4
 8000d84:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000d8a:	4b4b      	ldr	r3, [pc, #300]	; (8000eb8 <main+0x290>)
 8000d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d8e:	4c56      	ldr	r4, [pc, #344]	; (8000ee8 <main+0x2c0>)
 8000d90:	463b      	mov	r3, r7
 8000d92:	4611      	mov	r1, r2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 f9d9 	bl	800314c <LCD0enable>
 8000d9a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8000d9e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000da2:	461d      	mov	r5, r3
 8000da4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000db0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000db4:	4b40      	ldr	r3, [pc, #256]	; (8000eb8 <main+0x290>)
 8000db6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8000dba:	4798      	blx	r3
stm.adc1.single.temp();
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <main+0x290>)
 8000dbe:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8000dc2:	4798      	blx	r3
stm.adc1.single.start();
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <main+0x290>)
 8000dc6:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8000dca:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000dcc:	4b3a      	ldr	r3, [pc, #232]	; (8000eb8 <main+0x290>)
 8000dce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	4798      	blx	r3


stm.usart1.inic(8, 16, 1, 9600);
 8000dd6:	4b38      	ldr	r3, [pc, #224]	; (8000eb8 <main+0x290>)
 8000dd8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000ddc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000de0:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8000eb0 <main+0x288>
 8000de4:	2110      	movs	r1, #16
 8000de6:	2008      	movs	r0, #8
 8000de8:	4798      	blx	r3
stm.usart1.transmit();
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <main+0x290>)
 8000dec:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000df0:	4798      	blx	r3
stm.usart1.receive();
 8000df2:	4b31      	ldr	r3, [pc, #196]	; (8000eb8 <main+0x290>)
 8000df4:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8000df8:	4798      	blx	r3
/***************************** TEST STUFF START *******************************/
/******************************************************************************/
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
{// COMMON
zone = workspace & 7;
 8000e06:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264

if(zone == 0)
 8000e12:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d11b      	bne.n	8000e52 <main+0x22a>
{// PREAMBLE PREAMBLE COMMON

	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000e1a:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <main+0x298>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	4a26      	ldr	r2, [pc, #152]	; (8000eb8 <main+0x290>)
 8000e20:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e22:	6912      	ldr	r2, [r2, #16]
 8000e24:	4611      	mov	r1, r2
 8000e26:	4826      	ldr	r0, [pc, #152]	; (8000ec0 <main+0x298>)
 8000e28:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000e2a:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <main+0x29c>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a22      	ldr	r2, [pc, #136]	; (8000eb8 <main+0x290>)
 8000e30:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000e32:	6912      	ldr	r2, [r2, #16]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4823      	ldr	r0, [pc, #140]	; (8000ec4 <main+0x29c>)
 8000e38:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000e3a:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <main+0x2a0>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	4a1e      	ldr	r2, [pc, #120]	; (8000eb8 <main+0x290>)
 8000e40:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000e42:	6912      	ldr	r2, [r2, #16]
 8000e44:	4611      	mov	r1, r2
 8000e46:	4820      	ldr	r0, [pc, #128]	; (8000ec8 <main+0x2a0>)
 8000e48:	4798      	blx	r3
	lcd.reboot();
 8000e4a:	4b27      	ldr	r3, [pc, #156]	; (8000ee8 <main+0x2c0>)
 8000e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e4e:	4798      	blx	r3
	// Detect for all workspaces only once

	continue;
 8000e50:	e109      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 8000e52:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d102      	bne.n	8000e60 <main+0x238>
{// workspace 1 RTC CALENDAR

	calendario();
 8000e5a:	f000 f985 	bl	8001168 <calendario>

	continue;
 8000e5e:	e102      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8000e60:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	f040 8082 	bne.w	8000f6e <main+0x346>
{// workspace 2 ADC1 TEMPERATURE

	lcd.gotoxy(1,0);
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <main+0x2c0>)
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	2100      	movs	r1, #0
 8000e70:	2001      	movs	r0, #1
 8000e72:	4798      	blx	r3
	if(samples < n_samples){
 8000e74:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 8000e78:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d235      	bcs.n	8000eec <main+0x2c4>
		temperature += stm.adc1.single.read();
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <main+0x290>)
 8000e82:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000e86:	4798      	blx	r3
 8000e88:	ec53 2b10 	vmov	r2, r3, d0
 8000e8c:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 8000e90:	f7ff fa1c 	bl	80002cc <__adddf3>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
		stm.adc1.single.restart();
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <main+0x290>)
 8000e9e:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8000ea2:	4798      	blx	r3
		samples++;
 8000ea4:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		//lcd.string_size( func.ftoa(temperature,message,4) , 14);
		samples=0;
	}

	continue;
 8000eae:	e0da      	b.n	8001066 <main+0x43e>
 8000eb0:	00000000 	.word	0x00000000
 8000eb4:	3ff00000 	.word	0x3ff00000
 8000eb8:	20000084 	.word	0x20000084
 8000ebc:	20000284 	.word	0x20000284
 8000ec0:	20000314 	.word	0x20000314
 8000ec4:	20000330 	.word	0x20000330
 8000ec8:	2000034c 	.word	0x2000034c
 8000ecc:	200003a0 	.word	0x200003a0
 8000ed0:	200003c4 	.word	0x200003c4
 8000ed4:	200003e8 	.word	0x200003e8
 8000ed8:	200003f4 	.word	0x200003f4
 8000edc:	200003f6 	.word	0x200003f6
 8000ee0:	200003f8 	.word	0x200003f8
 8000ee4:	20000368 	.word	0x20000368
 8000ee8:	20000374 	.word	0x20000374
		temperature /= n_samples;
 8000eec:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
 8000ef0:	f7ff fb38 	bl	8000564 <__aeabi_i2d>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 8000efc:	f7ff fcc6 	bl	800088c <__aeabi_ddiv>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000f08:	a362      	add	r3, pc, #392	; (adr r3, 8001094 <main+0x46c>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 8000f12:	f7ff fcbb 	bl	800088c <__aeabi_ddiv>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	a35f      	add	r3, pc, #380	; (adr r3, 800109c <main+0x474>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff f9d0 	bl	80002c8 <__aeabi_dsub>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b50      	ldr	r3, [pc, #320]	; (8001078 <main+0x450>)
 8000f36:	f7ff f9c9 	bl	80002cc <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8000f42:	4b4e      	ldr	r3, [pc, #312]	; (800107c <main+0x454>)
 8000f44:	699c      	ldr	r4, [r3, #24]
 8000f46:	4b4e      	ldr	r3, [pc, #312]	; (8001080 <main+0x458>)
 8000f48:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8000f4c:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 8000f50:	f7ff fe4a 	bl	8000be8 <__aeabi_d2uiz>
 8000f54:	4603      	mov	r3, r0
 8000f56:	22df      	movs	r2, #223	; 0xdf
 8000f58:	4619      	mov	r1, r3
 8000f5a:	484a      	ldr	r0, [pc, #296]	; (8001084 <main+0x45c>)
 8000f5c:	47a8      	blx	r5
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2106      	movs	r1, #6
 8000f62:	4618      	mov	r0, r3
 8000f64:	47a0      	blx	r4
		samples=0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
	continue;
 8000f6c:	e07b      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8000f6e:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d160      	bne.n	8001038 <main+0x410>
{// workspace 3 USART1 TX RX

	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 8000f76:	4b44      	ldr	r3, [pc, #272]	; (8001088 <main+0x460>)
 8000f78:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d010      	beq.n	8000fa8 <main+0x380>

		transmit = circ.get(&circ);
 8000f86:	4b41      	ldr	r3, [pc, #260]	; (800108c <main+0x464>)
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	4840      	ldr	r0, [pc, #256]	; (800108c <main+0x464>)
 8000f8c:	4798      	blx	r3
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 3263 	strb.w	r3, [r7, #611]	; 0x263
		if(transmit)
 8000f94:	f897 3263 	ldrb.w	r3, [r7, #611]	; 0x263
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <main+0x380>
			stm.usart1.reg->DR = transmit;
 8000f9c:	4b3a      	ldr	r3, [pc, #232]	; (8001088 <main+0x460>)
 8000f9e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000fa2:	f897 2263 	ldrb.w	r2, [r7, #611]	; 0x263
 8000fa6:	605a      	str	r2, [r3, #4]

	}

	if(stm.usart1.reg->SR & (1 << 5)){ // RXNE: Read data register not empty
 8000fa8:	4b37      	ldr	r3, [pc, #220]	; (8001088 <main+0x460>)
 8000faa:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d04f      	beq.n	8001058 <main+0x430>
		receive = stm.usart1.reg->DR;
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <main+0x460>)
 8000fba:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f887 3262 	strb.w	r3, [r7, #610]	; 0x262
		if(receive){
 8000fc4:	f897 3262 	ldrb.w	r3, [r7, #610]	; 0x262
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d02a      	beq.n	8001022 <main+0x3fa>
			circ2.put(&circ2, receive);
 8000fcc:	4b30      	ldr	r3, [pc, #192]	; (8001090 <main+0x468>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f897 2262 	ldrb.w	r2, [r7, #610]	; 0x262
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	482e      	ldr	r0, [pc, #184]	; (8001090 <main+0x468>)
 8000fd8:	4798      	blx	r3

			if(receive == 13 ){
 8000fda:	f897 3262 	ldrb.w	r3, [r7, #610]	; 0x262
 8000fde:	2b0d      	cmp	r3, #13
 8000fe0:	d11f      	bne.n	8001022 <main+0x3fa>
				circ2.getstr(&circ2, received);
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <main+0x468>)
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8000fea:	4611      	mov	r1, r2
 8000fec:	4828      	ldr	r0, [pc, #160]	; (8001090 <main+0x468>)
 8000fee:	4798      	blx	r3
				lcd.gotoxy(1,6);
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <main+0x454>)
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff4:	2106      	movs	r1, #6
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	4798      	blx	r3
				received[strlen((char*)received)-1] = '\0'; //remove enter key [13]
 8000ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff f906 	bl	8000210 <strlen>
 8001004:	4603      	mov	r3, r0
 8001006:	3b01      	subs	r3, #1
 8001008:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800100c:	443b      	add	r3, r7
 800100e:	2200      	movs	r2, #0
 8001010:	f803 2c80 	strb.w	r2, [r3, #-128]
				lcd.string_size((char*)received, 14);
 8001014:	4b19      	ldr	r3, [pc, #100]	; (800107c <main+0x454>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800101c:	210e      	movs	r1, #14
 800101e:	4610      	mov	r0, r2
 8001020:	4798      	blx	r3
			}

		}
		stm.usart1.reg->SR &=  ~(1 << 5);
 8001022:	4b19      	ldr	r3, [pc, #100]	; (8001088 <main+0x460>)
 8001024:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <main+0x460>)
 800102c:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8001030:	f022 0220 	bic.w	r2, r2, #32
 8001034:	601a      	str	r2, [r3, #0]
	}

	continue;
 8001036:	e00f      	b.n	8001058 <main+0x430>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 8001038:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 800103c:	2b04      	cmp	r3, #4
 800103e:	d00d      	beq.n	800105c <main+0x434>
{// workspace 4
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 8001040:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8001044:	2b05      	cmp	r3, #5
 8001046:	d00b      	beq.n	8001060 <main+0x438>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 8001048:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 800104c:	2b06      	cmp	r3, #6
 800104e:	d009      	beq.n	8001064 <main+0x43c>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 8001050:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8001054:	2b07      	cmp	r3, #7
 8001056:	e006      	b.n	8001066 <main+0x43e>
	continue;
 8001058:	bf00      	nop
 800105a:	e004      	b.n	8001066 <main+0x43e>
	continue;
 800105c:	bf00      	nop
 800105e:	e002      	b.n	8001066 <main+0x43e>
	continue;
 8001060:	bf00      	nop
 8001062:	e000      	b.n	8001066 <main+0x43e>
	continue;
 8001064:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001066:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800106a:	3301      	adds	r3, #1
 800106c:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
zone = workspace & 7;
 8001070:	e6c9      	b.n	8000e06 <main+0x1de>
 8001072:	bf00      	nop
 8001074:	f3af 8000 	nop.w
 8001078:	40390000 	.word	0x40390000
 800107c:	20000374 	.word	0x20000374
 8001080:	20000284 	.word	0x20000284
 8001084:	08008c78 	.word	0x08008c78
 8001088:	20000084 	.word	0x20000084
 800108c:	200003a0 	.word	0x200003a0
 8001090:	200003c4 	.word	0x200003c4
 8001094:	cccccccd 	.word	0xcccccccd
 8001098:	4008cccc 	.word	0x4008cccc
 800109c:	c6318c63 	.word	0xc6318c63
 80010a0:	40730318 	.word	0x40730318

080010a4 <portinic>:
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/

void portinic(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 80010a8:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <portinic+0x40>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010ae:	4b0d      	ldr	r3, [pc, #52]	; (80010e4 <portinic+0x40>)
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	f042 0207 	orr.w	r2, r2, #7
 80010b6:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <portinic+0x40>)
 80010ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010bc:	2105      	movs	r1, #5
 80010be:	2001      	movs	r0, #1
 80010c0:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 80010c2:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <portinic+0x40>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	2105      	movs	r1, #5
 80010c8:	2000      	movs	r0, #0
 80010ca:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <portinic+0x40>)
 80010ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010d0:	210d      	movs	r1, #13
 80010d2:	2000      	movs	r0, #0
 80010d4:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 80010d6:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <portinic+0x40>)
 80010d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80010da:	210d      	movs	r1, #13
 80010dc:	2001      	movs	r0, #1
 80010de:	4798      	blx	r3
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000084 	.word	0x20000084

080010e8 <tim9inic>:

/******************************************************************************/

void tim9inic(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <tim9inic+0x7c>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <tim9inic+0x7c>)
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <tim9inic+0x7c>)
 80010fe:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <tim9inic+0x7c>)
 8001106:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800110a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800110e:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 8001110:	4b14      	ldr	r3, [pc, #80]	; (8001164 <tim9inic+0x7c>)
 8001112:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001116:	f24b 12df 	movw	r2, #45535	; 0xb1df
 800111a:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <tim9inic+0x7c>)
 800111e:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001122:	f641 526a 	movw	r2, #7530	; 0x1d6a
 8001126:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <tim9inic+0x7c>)
 800112a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800112e:	2214      	movs	r2, #20
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <tim9inic+0x7c>)
 8001134:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001138:	68da      	ldr	r2, [r3, #12]
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <tim9inic+0x7c>)
 800113c:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001140:	f042 0203 	orr.w	r2, r2, #3
 8001144:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <tim9inic+0x7c>)
 8001148:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	4b05      	ldr	r3, [pc, #20]	; (8001164 <tim9inic+0x7c>)
 8001150:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001154:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 8001158:	601a      	str	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	20000084 	.word	0x20000084

08001168 <calendario>:

/******************************************************************************/

void calendario(void)
{
 8001168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 800116e:	4b55      	ldr	r3, [pc, #340]	; (80012c4 <calendario+0x15c>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	3b01      	subs	r3, #1
 8001174:	2b08      	cmp	r3, #8
 8001176:	f200 8524 	bhi.w	8001bc2 <calendario+0xa5a>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <calendario+0x18>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	080011a5 	.word	0x080011a5
 8001184:	08001301 	.word	0x08001301
 8001188:	0800141f 	.word	0x0800141f
 800118c:	08001589 	.word	0x08001589
 8001190:	0800167b 	.word	0x0800167b
 8001194:	080017b5 	.word	0x080017b5
 8001198:	080018a7 	.word	0x080018a7
 800119c:	080019e1 	.word	0x080019e1
 80011a0:	08001ad3 	.word	0x08001ad3
		case 1: // show time
			lcd.gotoxy(0,0);
 80011a4:	4b48      	ldr	r3, [pc, #288]	; (80012c8 <calendario+0x160>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2100      	movs	r1, #0
 80011aa:	2000      	movs	r0, #0
 80011ac:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 80011ae:	4b46      	ldr	r3, [pc, #280]	; (80012c8 <calendario+0x160>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	2110      	movs	r1, #16
 80011b4:	4845      	ldr	r0, [pc, #276]	; (80012cc <calendario+0x164>)
 80011b6:	4798      	blx	r3
			stm.rtc.tr2vec(vecT);
 80011b8:	4b45      	ldr	r3, [pc, #276]	; (80012d0 <calendario+0x168>)
 80011ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80011be:	4845      	ldr	r0, [pc, #276]	; (80012d4 <calendario+0x16c>)
 80011c0:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80011c2:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <calendario+0x160>)
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c6:	2100      	movs	r1, #0
 80011c8:	2003      	movs	r0, #3
 80011ca:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]),17);
 80011cc:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <calendario+0x160>)
 80011ce:	699c      	ldr	r4, [r3, #24]
 80011d0:	4b41      	ldr	r3, [pc, #260]	; (80012d8 <calendario+0x170>)
 80011d2:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80011d6:	4b3f      	ldr	r3, [pc, #252]	; (80012d4 <calendario+0x16c>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	4b3d      	ldr	r3, [pc, #244]	; (80012d4 <calendario+0x16c>)
 80011de:	785b      	ldrb	r3, [r3, #1]
 80011e0:	461e      	mov	r6, r3
 80011e2:	4b3c      	ldr	r3, [pc, #240]	; (80012d4 <calendario+0x16c>)
 80011e4:	789b      	ldrb	r3, [r3, #2]
 80011e6:	469c      	mov	ip, r3
 80011e8:	4b3a      	ldr	r3, [pc, #232]	; (80012d4 <calendario+0x16c>)
 80011ea:	78db      	ldrb	r3, [r3, #3]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b39      	ldr	r3, [pc, #228]	; (80012d4 <calendario+0x16c>)
 80011f0:	791b      	ldrb	r3, [r3, #4]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4b37      	ldr	r3, [pc, #220]	; (80012d4 <calendario+0x16c>)
 80011f6:	795b      	ldrb	r3, [r3, #5]
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	9101      	str	r1, [sp, #4]
 80011fc:	9200      	str	r2, [sp, #0]
 80011fe:	4663      	mov	r3, ip
 8001200:	4632      	mov	r2, r6
 8001202:	4601      	mov	r1, r0
 8001204:	4835      	ldr	r0, [pc, #212]	; (80012dc <calendario+0x174>)
 8001206:	47a8      	blx	r5
 8001208:	4603      	mov	r3, r0
 800120a:	2111      	movs	r1, #17
 800120c:	4618      	mov	r0, r3
 800120e:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001210:	4b2f      	ldr	r3, [pc, #188]	; (80012d0 <calendario+0x168>)
 8001212:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 8001216:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <calendario+0x178>)
 8001218:	6958      	ldr	r0, [r3, #20]
 800121a:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <calendario+0x178>)
 800121c:	6919      	ldr	r1, [r3, #16]
 800121e:	4b31      	ldr	r3, [pc, #196]	; (80012e4 <calendario+0x17c>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	220d      	movs	r2, #13
 8001224:	47a0      	blx	r4
 8001226:	4603      	mov	r3, r0
 8001228:	4a2f      	ldr	r2, [pc, #188]	; (80012e8 <calendario+0x180>)
 800122a:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 800122c:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <calendario+0x180>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b05      	cmp	r3, #5
 8001232:	d928      	bls.n	8001286 <calendario+0x11e>
 8001234:	4b2c      	ldr	r3, [pc, #176]	; (80012e8 <calendario+0x180>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b0a      	cmp	r3, #10
 800123a:	d824      	bhi.n	8001286 <calendario+0x11e>
				circ.putstr(&circ, func.print("data: %d%d:%d%d:20%d%d\r\n", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]) );
 800123c:	4b2b      	ldr	r3, [pc, #172]	; (80012ec <calendario+0x184>)
 800123e:	69dc      	ldr	r4, [r3, #28]
 8001240:	4b25      	ldr	r3, [pc, #148]	; (80012d8 <calendario+0x170>)
 8001242:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <calendario+0x188>)
 8001248:	795b      	ldrb	r3, [r3, #5]
 800124a:	4618      	mov	r0, r3
 800124c:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <calendario+0x188>)
 800124e:	799b      	ldrb	r3, [r3, #6]
 8001250:	461e      	mov	r6, r3
 8001252:	4b27      	ldr	r3, [pc, #156]	; (80012f0 <calendario+0x188>)
 8001254:	78db      	ldrb	r3, [r3, #3]
 8001256:	469c      	mov	ip, r3
 8001258:	4b25      	ldr	r3, [pc, #148]	; (80012f0 <calendario+0x188>)
 800125a:	791b      	ldrb	r3, [r3, #4]
 800125c:	461a      	mov	r2, r3
 800125e:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <calendario+0x188>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <calendario+0x188>)
 8001266:	785b      	ldrb	r3, [r3, #1]
 8001268:	9302      	str	r3, [sp, #8]
 800126a:	9101      	str	r1, [sp, #4]
 800126c:	9200      	str	r2, [sp, #0]
 800126e:	4663      	mov	r3, ip
 8001270:	4632      	mov	r2, r6
 8001272:	4601      	mov	r1, r0
 8001274:	481f      	ldr	r0, [pc, #124]	; (80012f4 <calendario+0x18c>)
 8001276:	47a8      	blx	r5
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	481b      	ldr	r0, [pc, #108]	; (80012ec <calendario+0x184>)
 800127e:	47a0      	blx	r4
				choice = 2;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <calendario+0x15c>)
 8001282:	2202      	movs	r2, #2
 8001284:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 8001286:	4b18      	ldr	r3, [pc, #96]	; (80012e8 <calendario+0x180>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b0a      	cmp	r3, #10
 800128c:	d90b      	bls.n	80012a6 <calendario+0x13e>
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <calendario+0x180>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b1d      	cmp	r3, #29
 8001294:	d807      	bhi.n	80012a6 <calendario+0x13e>
				circ.putstr(&circ, "acertar hora\r\n");
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <calendario+0x184>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4917      	ldr	r1, [pc, #92]	; (80012f8 <calendario+0x190>)
 800129c:	4813      	ldr	r0, [pc, #76]	; (80012ec <calendario+0x184>)
 800129e:	4798      	blx	r3
				choice = 4;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <calendario+0x15c>)
 80012a2:	2204      	movs	r2, #4
 80012a4:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <calendario+0x180>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b28      	cmp	r3, #40	; 0x28
 80012ac:	f240 848b 	bls.w	8001bc6 <calendario+0xa5e>
				circ.putstr(&circ, "Calendario\r\n");
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <calendario+0x184>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	4911      	ldr	r1, [pc, #68]	; (80012fc <calendario+0x194>)
 80012b6:	480d      	ldr	r0, [pc, #52]	; (80012ec <calendario+0x184>)
 80012b8:	4798      	blx	r3
				choice = 3;
 80012ba:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <calendario+0x15c>)
 80012bc:	2203      	movs	r2, #3
 80012be:	701a      	strb	r2, [r3, #0]
			}
			break;
 80012c0:	f000 bc81 	b.w	8001bc6 <calendario+0xa5e>
 80012c4:	200003e8 	.word	0x200003e8
 80012c8:	20000374 	.word	0x20000374
 80012cc:	08008c80 	.word	0x08008c80
 80012d0:	20000084 	.word	0x20000084
 80012d4:	200003fc 	.word	0x200003fc
 80012d8:	20000284 	.word	0x20000284
 80012dc:	08008c88 	.word	0x08008c88
 80012e0:	2000034c 	.word	0x2000034c
 80012e4:	200003f6 	.word	0x200003f6
 80012e8:	200003f0 	.word	0x200003f0
 80012ec:	200003a0 	.word	0x200003a0
 80012f0:	20000404 	.word	0x20000404
 80012f4:	08008ca0 	.word	0x08008ca0
 80012f8:	08008cbc 	.word	0x08008cbc
 80012fc:	08008ccc 	.word	0x08008ccc

		case 2: // show date
			lcd.gotoxy(0,0);
 8001300:	4b8e      	ldr	r3, [pc, #568]	; (800153c <calendario+0x3d4>)
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001304:	2100      	movs	r1, #0
 8001306:	2000      	movs	r0, #0
 8001308:	4798      	blx	r3
			lcd.string_size("Data",16);
 800130a:	4b8c      	ldr	r3, [pc, #560]	; (800153c <calendario+0x3d4>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	2110      	movs	r1, #16
 8001310:	488b      	ldr	r0, [pc, #556]	; (8001540 <calendario+0x3d8>)
 8001312:	4798      	blx	r3
			stm.rtc.dr2vec(vecD);
 8001314:	4b8b      	ldr	r3, [pc, #556]	; (8001544 <calendario+0x3dc>)
 8001316:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800131a:	488b      	ldr	r0, [pc, #556]	; (8001548 <calendario+0x3e0>)
 800131c:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800131e:	4b87      	ldr	r3, [pc, #540]	; (800153c <calendario+0x3d4>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	2100      	movs	r1, #0
 8001324:	2003      	movs	r0, #3
 8001326:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]),17);
 8001328:	4b84      	ldr	r3, [pc, #528]	; (800153c <calendario+0x3d4>)
 800132a:	699c      	ldr	r4, [r3, #24]
 800132c:	4b87      	ldr	r3, [pc, #540]	; (800154c <calendario+0x3e4>)
 800132e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001332:	4b85      	ldr	r3, [pc, #532]	; (8001548 <calendario+0x3e0>)
 8001334:	795b      	ldrb	r3, [r3, #5]
 8001336:	4618      	mov	r0, r3
 8001338:	4b83      	ldr	r3, [pc, #524]	; (8001548 <calendario+0x3e0>)
 800133a:	799b      	ldrb	r3, [r3, #6]
 800133c:	461e      	mov	r6, r3
 800133e:	4b82      	ldr	r3, [pc, #520]	; (8001548 <calendario+0x3e0>)
 8001340:	78db      	ldrb	r3, [r3, #3]
 8001342:	469c      	mov	ip, r3
 8001344:	4b80      	ldr	r3, [pc, #512]	; (8001548 <calendario+0x3e0>)
 8001346:	791b      	ldrb	r3, [r3, #4]
 8001348:	461a      	mov	r2, r3
 800134a:	4b7f      	ldr	r3, [pc, #508]	; (8001548 <calendario+0x3e0>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	4619      	mov	r1, r3
 8001350:	4b7d      	ldr	r3, [pc, #500]	; (8001548 <calendario+0x3e0>)
 8001352:	785b      	ldrb	r3, [r3, #1]
 8001354:	9302      	str	r3, [sp, #8]
 8001356:	9101      	str	r1, [sp, #4]
 8001358:	9200      	str	r2, [sp, #0]
 800135a:	4663      	mov	r3, ip
 800135c:	4632      	mov	r2, r6
 800135e:	4601      	mov	r1, r0
 8001360:	487b      	ldr	r0, [pc, #492]	; (8001550 <calendario+0x3e8>)
 8001362:	47a8      	blx	r5
 8001364:	4603      	mov	r3, r0
 8001366:	2111      	movs	r1, #17
 8001368:	4618      	mov	r0, r3
 800136a:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800136c:	4b75      	ldr	r3, [pc, #468]	; (8001544 <calendario+0x3dc>)
 800136e:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 8001372:	4b78      	ldr	r3, [pc, #480]	; (8001554 <calendario+0x3ec>)
 8001374:	6958      	ldr	r0, [r3, #20]
 8001376:	4b77      	ldr	r3, [pc, #476]	; (8001554 <calendario+0x3ec>)
 8001378:	6919      	ldr	r1, [r3, #16]
 800137a:	4b77      	ldr	r3, [pc, #476]	; (8001558 <calendario+0x3f0>)
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	220d      	movs	r2, #13
 8001380:	47a0      	blx	r4
 8001382:	4603      	mov	r3, r0
 8001384:	4a75      	ldr	r2, [pc, #468]	; (800155c <calendario+0x3f4>)
 8001386:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 8001388:	4b74      	ldr	r3, [pc, #464]	; (800155c <calendario+0x3f4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b05      	cmp	r3, #5
 800138e:	d928      	bls.n	80013e2 <calendario+0x27a>
 8001390:	4b72      	ldr	r3, [pc, #456]	; (800155c <calendario+0x3f4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b0a      	cmp	r3, #10
 8001396:	d824      	bhi.n	80013e2 <calendario+0x27a>
				circ.putstr(&circ, func.print("hora: %d%d:%d%d:%d%d\r\n", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]) );
 8001398:	4b71      	ldr	r3, [pc, #452]	; (8001560 <calendario+0x3f8>)
 800139a:	69dc      	ldr	r4, [r3, #28]
 800139c:	4b6b      	ldr	r3, [pc, #428]	; (800154c <calendario+0x3e4>)
 800139e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80013a2:	4b70      	ldr	r3, [pc, #448]	; (8001564 <calendario+0x3fc>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	4b6e      	ldr	r3, [pc, #440]	; (8001564 <calendario+0x3fc>)
 80013aa:	785b      	ldrb	r3, [r3, #1]
 80013ac:	461e      	mov	r6, r3
 80013ae:	4b6d      	ldr	r3, [pc, #436]	; (8001564 <calendario+0x3fc>)
 80013b0:	789b      	ldrb	r3, [r3, #2]
 80013b2:	469c      	mov	ip, r3
 80013b4:	4b6b      	ldr	r3, [pc, #428]	; (8001564 <calendario+0x3fc>)
 80013b6:	78db      	ldrb	r3, [r3, #3]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b6a      	ldr	r3, [pc, #424]	; (8001564 <calendario+0x3fc>)
 80013bc:	791b      	ldrb	r3, [r3, #4]
 80013be:	4619      	mov	r1, r3
 80013c0:	4b68      	ldr	r3, [pc, #416]	; (8001564 <calendario+0x3fc>)
 80013c2:	795b      	ldrb	r3, [r3, #5]
 80013c4:	9302      	str	r3, [sp, #8]
 80013c6:	9101      	str	r1, [sp, #4]
 80013c8:	9200      	str	r2, [sp, #0]
 80013ca:	4663      	mov	r3, ip
 80013cc:	4632      	mov	r2, r6
 80013ce:	4601      	mov	r1, r0
 80013d0:	4865      	ldr	r0, [pc, #404]	; (8001568 <calendario+0x400>)
 80013d2:	47a8      	blx	r5
 80013d4:	4603      	mov	r3, r0
 80013d6:	4619      	mov	r1, r3
 80013d8:	4861      	ldr	r0, [pc, #388]	; (8001560 <calendario+0x3f8>)
 80013da:	47a0      	blx	r4
				choice = 1;
 80013dc:	4b63      	ldr	r3, [pc, #396]	; (800156c <calendario+0x404>)
 80013de:	2201      	movs	r2, #1
 80013e0:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 80013e2:	4b5e      	ldr	r3, [pc, #376]	; (800155c <calendario+0x3f4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b0a      	cmp	r3, #10
 80013e8:	d90b      	bls.n	8001402 <calendario+0x29a>
 80013ea:	4b5c      	ldr	r3, [pc, #368]	; (800155c <calendario+0x3f4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b1d      	cmp	r3, #29
 80013f0:	d807      	bhi.n	8001402 <calendario+0x29a>
				circ.putstr(&circ, "acertar ano\r\n");
 80013f2:	4b5b      	ldr	r3, [pc, #364]	; (8001560 <calendario+0x3f8>)
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	495e      	ldr	r1, [pc, #376]	; (8001570 <calendario+0x408>)
 80013f8:	4859      	ldr	r0, [pc, #356]	; (8001560 <calendario+0x3f8>)
 80013fa:	4798      	blx	r3
				choice = 7;
 80013fc:	4b5b      	ldr	r3, [pc, #364]	; (800156c <calendario+0x404>)
 80013fe:	2207      	movs	r2, #7
 8001400:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 8001402:	4b56      	ldr	r3, [pc, #344]	; (800155c <calendario+0x3f4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b28      	cmp	r3, #40	; 0x28
 8001408:	f240 83df 	bls.w	8001bca <calendario+0xa62>
				circ.putstr(&circ, "Calendario\r\n");
 800140c:	4b54      	ldr	r3, [pc, #336]	; (8001560 <calendario+0x3f8>)
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	4958      	ldr	r1, [pc, #352]	; (8001574 <calendario+0x40c>)
 8001412:	4853      	ldr	r0, [pc, #332]	; (8001560 <calendario+0x3f8>)
 8001414:	4798      	blx	r3
				choice = 3;
 8001416:	4b55      	ldr	r3, [pc, #340]	; (800156c <calendario+0x404>)
 8001418:	2203      	movs	r2, #3
 800141a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800141c:	e3d5      	b.n	8001bca <calendario+0xa62>

		case 3: // message
			lcd.gotoxy(0,0);
 800141e:	4b47      	ldr	r3, [pc, #284]	; (800153c <calendario+0x3d4>)
 8001420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001422:	2100      	movs	r1, #0
 8001424:	2000      	movs	r0, #0
 8001426:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 8001428:	4b44      	ldr	r3, [pc, #272]	; (800153c <calendario+0x3d4>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	210a      	movs	r1, #10
 800142e:	4852      	ldr	r0, [pc, #328]	; (8001578 <calendario+0x410>)
 8001430:	4798      	blx	r3

			stm.rtc.dr2vec(vecD);
 8001432:	4b44      	ldr	r3, [pc, #272]	; (8001544 <calendario+0x3dc>)
 8001434:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001438:	4843      	ldr	r0, [pc, #268]	; (8001548 <calendario+0x3e0>)
 800143a:	4798      	blx	r3
			lcd.gotoxy(2,0);
 800143c:	4b3f      	ldr	r3, [pc, #252]	; (800153c <calendario+0x3d4>)
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	2100      	movs	r1, #0
 8001442:	2002      	movs	r0, #2
 8001444:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]), 17);
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <calendario+0x3d4>)
 8001448:	699c      	ldr	r4, [r3, #24]
 800144a:	4b40      	ldr	r3, [pc, #256]	; (800154c <calendario+0x3e4>)
 800144c:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001450:	4b3d      	ldr	r3, [pc, #244]	; (8001548 <calendario+0x3e0>)
 8001452:	795b      	ldrb	r3, [r3, #5]
 8001454:	4618      	mov	r0, r3
 8001456:	4b3c      	ldr	r3, [pc, #240]	; (8001548 <calendario+0x3e0>)
 8001458:	799b      	ldrb	r3, [r3, #6]
 800145a:	461e      	mov	r6, r3
 800145c:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <calendario+0x3e0>)
 800145e:	78db      	ldrb	r3, [r3, #3]
 8001460:	469c      	mov	ip, r3
 8001462:	4b39      	ldr	r3, [pc, #228]	; (8001548 <calendario+0x3e0>)
 8001464:	791b      	ldrb	r3, [r3, #4]
 8001466:	461a      	mov	r2, r3
 8001468:	4b37      	ldr	r3, [pc, #220]	; (8001548 <calendario+0x3e0>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4b36      	ldr	r3, [pc, #216]	; (8001548 <calendario+0x3e0>)
 8001470:	785b      	ldrb	r3, [r3, #1]
 8001472:	9302      	str	r3, [sp, #8]
 8001474:	9101      	str	r1, [sp, #4]
 8001476:	9200      	str	r2, [sp, #0]
 8001478:	4663      	mov	r3, ip
 800147a:	4632      	mov	r2, r6
 800147c:	4601      	mov	r1, r0
 800147e:	4834      	ldr	r0, [pc, #208]	; (8001550 <calendario+0x3e8>)
 8001480:	47a8      	blx	r5
 8001482:	4603      	mov	r3, r0
 8001484:	2111      	movs	r1, #17
 8001486:	4618      	mov	r0, r3
 8001488:	47a0      	blx	r4

			stm.rtc.tr2vec(vecT);
 800148a:	4b2e      	ldr	r3, [pc, #184]	; (8001544 <calendario+0x3dc>)
 800148c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001490:	4834      	ldr	r0, [pc, #208]	; (8001564 <calendario+0x3fc>)
 8001492:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <calendario+0x3d4>)
 8001496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001498:	2100      	movs	r1, #0
 800149a:	2003      	movs	r0, #3
 800149c:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]), 17);
 800149e:	4b27      	ldr	r3, [pc, #156]	; (800153c <calendario+0x3d4>)
 80014a0:	699c      	ldr	r4, [r3, #24]
 80014a2:	4b2a      	ldr	r3, [pc, #168]	; (800154c <calendario+0x3e4>)
 80014a4:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80014a8:	4b2e      	ldr	r3, [pc, #184]	; (8001564 <calendario+0x3fc>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	4b2d      	ldr	r3, [pc, #180]	; (8001564 <calendario+0x3fc>)
 80014b0:	785b      	ldrb	r3, [r3, #1]
 80014b2:	461e      	mov	r6, r3
 80014b4:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <calendario+0x3fc>)
 80014b6:	789b      	ldrb	r3, [r3, #2]
 80014b8:	469c      	mov	ip, r3
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <calendario+0x3fc>)
 80014bc:	78db      	ldrb	r3, [r3, #3]
 80014be:	461a      	mov	r2, r3
 80014c0:	4b28      	ldr	r3, [pc, #160]	; (8001564 <calendario+0x3fc>)
 80014c2:	791b      	ldrb	r3, [r3, #4]
 80014c4:	4619      	mov	r1, r3
 80014c6:	4b27      	ldr	r3, [pc, #156]	; (8001564 <calendario+0x3fc>)
 80014c8:	795b      	ldrb	r3, [r3, #5]
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	9101      	str	r1, [sp, #4]
 80014ce:	9200      	str	r2, [sp, #0]
 80014d0:	4663      	mov	r3, ip
 80014d2:	4632      	mov	r2, r6
 80014d4:	4601      	mov	r1, r0
 80014d6:	4829      	ldr	r0, [pc, #164]	; (800157c <calendario+0x414>)
 80014d8:	47a8      	blx	r5
 80014da:	4603      	mov	r3, r0
 80014dc:	2111      	movs	r1, #17
 80014de:	4618      	mov	r0, r3
 80014e0:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80014e2:	4b18      	ldr	r3, [pc, #96]	; (8001544 <calendario+0x3dc>)
 80014e4:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 80014e8:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <calendario+0x3ec>)
 80014ea:	6958      	ldr	r0, [r3, #20]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <calendario+0x3ec>)
 80014ee:	6919      	ldr	r1, [r3, #16]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <calendario+0x3f0>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	220d      	movs	r2, #13
 80014f6:	47a0      	blx	r4
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b28      	cmp	r3, #40	; 0x28
 80014fc:	f240 8367 	bls.w	8001bce <calendario+0xa66>
				lcd.gotoxy(2,0);
 8001500:	4b0e      	ldr	r3, [pc, #56]	; (800153c <calendario+0x3d4>)
 8001502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001504:	2100      	movs	r1, #0
 8001506:	2002      	movs	r0, #2
 8001508:	4798      	blx	r3
				lcd.string_size(" ",17);
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <calendario+0x3d4>)
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	2111      	movs	r1, #17
 8001510:	481b      	ldr	r0, [pc, #108]	; (8001580 <calendario+0x418>)
 8001512:	4798      	blx	r3
				lcd.gotoxy(3,0);
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <calendario+0x3d4>)
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	2100      	movs	r1, #0
 800151a:	2003      	movs	r0, #3
 800151c:	4798      	blx	r3
				lcd.string_size(" ",15);
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <calendario+0x3d4>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	210f      	movs	r1, #15
 8001524:	4816      	ldr	r0, [pc, #88]	; (8001580 <calendario+0x418>)
 8001526:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <calendario+0x3f8>)
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	4915      	ldr	r1, [pc, #84]	; (8001584 <calendario+0x41c>)
 800152e:	480c      	ldr	r0, [pc, #48]	; (8001560 <calendario+0x3f8>)
 8001530:	4798      	blx	r3
				choice = 1;
 8001532:	4b0e      	ldr	r3, [pc, #56]	; (800156c <calendario+0x404>)
 8001534:	2201      	movs	r2, #1
 8001536:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001538:	e349      	b.n	8001bce <calendario+0xa66>
 800153a:	bf00      	nop
 800153c:	20000374 	.word	0x20000374
 8001540:	08008cdc 	.word	0x08008cdc
 8001544:	20000084 	.word	0x20000084
 8001548:	20000404 	.word	0x20000404
 800154c:	20000284 	.word	0x20000284
 8001550:	08008ce4 	.word	0x08008ce4
 8001554:	2000034c 	.word	0x2000034c
 8001558:	200003f6 	.word	0x200003f6
 800155c:	200003f0 	.word	0x200003f0
 8001560:	200003a0 	.word	0x200003a0
 8001564:	200003fc 	.word	0x200003fc
 8001568:	08008cfc 	.word	0x08008cfc
 800156c:	200003e8 	.word	0x200003e8
 8001570:	08008d14 	.word	0x08008d14
 8001574:	08008ccc 	.word	0x08008ccc
 8001578:	08008d24 	.word	0x08008d24
 800157c:	08008c88 	.word	0x08008c88
 8001580:	08008d30 	.word	0x08008d30
 8001584:	08008d34 	.word	0x08008d34

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 8001588:	4b78      	ldr	r3, [pc, #480]	; (800176c <calendario+0x604>)
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	2100      	movs	r1, #0
 800158e:	2000      	movs	r0, #0
 8001590:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 8001592:	4b76      	ldr	r3, [pc, #472]	; (800176c <calendario+0x604>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	2110      	movs	r1, #16
 8001598:	4875      	ldr	r0, [pc, #468]	; (8001770 <calendario+0x608>)
 800159a:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800159c:	4b75      	ldr	r3, [pc, #468]	; (8001774 <calendario+0x60c>)
 800159e:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 80015a2:	4b75      	ldr	r3, [pc, #468]	; (8001778 <calendario+0x610>)
 80015a4:	6958      	ldr	r0, [r3, #20]
 80015a6:	4b74      	ldr	r3, [pc, #464]	; (8001778 <calendario+0x610>)
 80015a8:	6919      	ldr	r1, [r3, #16]
 80015aa:	4b74      	ldr	r3, [pc, #464]	; (800177c <calendario+0x614>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	220d      	movs	r2, #13
 80015b0:	47a0      	blx	r4
 80015b2:	4603      	mov	r3, r0
 80015b4:	4a72      	ldr	r2, [pc, #456]	; (8001780 <calendario+0x618>)
 80015b6:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80015b8:	4b71      	ldr	r3, [pc, #452]	; (8001780 <calendario+0x618>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d023      	beq.n	8001608 <calendario+0x4a0>
 80015c0:	4b6f      	ldr	r3, [pc, #444]	; (8001780 <calendario+0x618>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d81f      	bhi.n	8001608 <calendario+0x4a0>
				hour ++;
 80015c8:	4b6e      	ldr	r3, [pc, #440]	; (8001784 <calendario+0x61c>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	3301      	adds	r3, #1
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b6c      	ldr	r3, [pc, #432]	; (8001784 <calendario+0x61c>)
 80015d2:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 80015d4:	4b6b      	ldr	r3, [pc, #428]	; (8001784 <calendario+0x61c>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b17      	cmp	r3, #23
 80015da:	d902      	bls.n	80015e2 <calendario+0x47a>
					hour = 0;
 80015dc:	4b69      	ldr	r3, [pc, #420]	; (8001784 <calendario+0x61c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80015e2:	4b62      	ldr	r3, [pc, #392]	; (800176c <calendario+0x604>)
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	2100      	movs	r1, #0
 80015e8:	2002      	movs	r0, #2
 80015ea:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 80015ec:	4b5f      	ldr	r3, [pc, #380]	; (800176c <calendario+0x604>)
 80015ee:	699c      	ldr	r4, [r3, #24]
 80015f0:	4b65      	ldr	r3, [pc, #404]	; (8001788 <calendario+0x620>)
 80015f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015f6:	4a63      	ldr	r2, [pc, #396]	; (8001784 <calendario+0x61c>)
 80015f8:	7812      	ldrb	r2, [r2, #0]
 80015fa:	4611      	mov	r1, r2
 80015fc:	4863      	ldr	r0, [pc, #396]	; (800178c <calendario+0x624>)
 80015fe:	4798      	blx	r3
 8001600:	4603      	mov	r3, r0
 8001602:	2110      	movs	r1, #16
 8001604:	4618      	mov	r0, r3
 8001606:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001608:	4b5d      	ldr	r3, [pc, #372]	; (8001780 <calendario+0x618>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b0a      	cmp	r3, #10
 800160e:	d915      	bls.n	800163c <calendario+0x4d4>
 8001610:	4b5b      	ldr	r3, [pc, #364]	; (8001780 <calendario+0x618>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b13      	cmp	r3, #19
 8001616:	d811      	bhi.n	800163c <calendario+0x4d4>
				lcd.gotoxy(2,0);
 8001618:	4b54      	ldr	r3, [pc, #336]	; (800176c <calendario+0x604>)
 800161a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161c:	2100      	movs	r1, #0
 800161e:	2002      	movs	r0, #2
 8001620:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001622:	4b52      	ldr	r3, [pc, #328]	; (800176c <calendario+0x604>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	2110      	movs	r1, #16
 8001628:	4859      	ldr	r0, [pc, #356]	; (8001790 <calendario+0x628>)
 800162a:	4798      	blx	r3
				circ.putstr(&circ, "acertar minutos\r\n");
 800162c:	4b59      	ldr	r3, [pc, #356]	; (8001794 <calendario+0x62c>)
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	4959      	ldr	r1, [pc, #356]	; (8001798 <calendario+0x630>)
 8001632:	4858      	ldr	r0, [pc, #352]	; (8001794 <calendario+0x62c>)
 8001634:	4798      	blx	r3
				choice = 5;
 8001636:	4b59      	ldr	r3, [pc, #356]	; (800179c <calendario+0x634>)
 8001638:	2205      	movs	r2, #5
 800163a:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800163c:	4b50      	ldr	r3, [pc, #320]	; (8001780 <calendario+0x618>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b13      	cmp	r3, #19
 8001642:	f240 82c6 	bls.w	8001bd2 <calendario+0xa6a>
				lcd.gotoxy(2,0);
 8001646:	4b49      	ldr	r3, [pc, #292]	; (800176c <calendario+0x604>)
 8001648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164a:	2100      	movs	r1, #0
 800164c:	2002      	movs	r0, #2
 800164e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001650:	4b46      	ldr	r3, [pc, #280]	; (800176c <calendario+0x604>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	2110      	movs	r1, #16
 8001656:	484e      	ldr	r0, [pc, #312]	; (8001790 <calendario+0x628>)
 8001658:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 800165a:	4b4e      	ldr	r3, [pc, #312]	; (8001794 <calendario+0x62c>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	4950      	ldr	r1, [pc, #320]	; (80017a0 <calendario+0x638>)
 8001660:	484c      	ldr	r0, [pc, #304]	; (8001794 <calendario+0x62c>)
 8001662:	4798      	blx	r3
				choice = 1;
 8001664:	4b4d      	ldr	r3, [pc, #308]	; (800179c <calendario+0x634>)
 8001666:	2201      	movs	r2, #1
 8001668:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 800166a:	4b42      	ldr	r3, [pc, #264]	; (8001774 <calendario+0x60c>)
 800166c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8001670:	4a44      	ldr	r2, [pc, #272]	; (8001784 <calendario+0x61c>)
 8001672:	7812      	ldrb	r2, [r2, #0]
 8001674:	4610      	mov	r0, r2
 8001676:	4798      	blx	r3
			}
			break;
 8001678:	e2ab      	b.n	8001bd2 <calendario+0xa6a>

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 800167a:	4b3c      	ldr	r3, [pc, #240]	; (800176c <calendario+0x604>)
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	2100      	movs	r1, #0
 8001680:	2000      	movs	r0, #0
 8001682:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 8001684:	4b39      	ldr	r3, [pc, #228]	; (800176c <calendario+0x604>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	2110      	movs	r1, #16
 800168a:	4846      	ldr	r0, [pc, #280]	; (80017a4 <calendario+0x63c>)
 800168c:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800168e:	4b39      	ldr	r3, [pc, #228]	; (8001774 <calendario+0x60c>)
 8001690:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 8001694:	4b38      	ldr	r3, [pc, #224]	; (8001778 <calendario+0x610>)
 8001696:	6958      	ldr	r0, [r3, #20]
 8001698:	4b37      	ldr	r3, [pc, #220]	; (8001778 <calendario+0x610>)
 800169a:	6919      	ldr	r1, [r3, #16]
 800169c:	4b37      	ldr	r3, [pc, #220]	; (800177c <calendario+0x614>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	220d      	movs	r2, #13
 80016a2:	47a0      	blx	r4
 80016a4:	4603      	mov	r3, r0
 80016a6:	4a36      	ldr	r2, [pc, #216]	; (8001780 <calendario+0x618>)
 80016a8:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80016aa:	4b35      	ldr	r3, [pc, #212]	; (8001780 <calendario+0x618>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d023      	beq.n	80016fa <calendario+0x592>
 80016b2:	4b33      	ldr	r3, [pc, #204]	; (8001780 <calendario+0x618>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d81f      	bhi.n	80016fa <calendario+0x592>
				minute ++;
 80016ba:	4b3b      	ldr	r3, [pc, #236]	; (80017a8 <calendario+0x640>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	3301      	adds	r3, #1
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4b39      	ldr	r3, [pc, #228]	; (80017a8 <calendario+0x640>)
 80016c4:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 80016c6:	4b38      	ldr	r3, [pc, #224]	; (80017a8 <calendario+0x640>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b3b      	cmp	r3, #59	; 0x3b
 80016cc:	d902      	bls.n	80016d4 <calendario+0x56c>
					minute = 0;
 80016ce:	4b36      	ldr	r3, [pc, #216]	; (80017a8 <calendario+0x640>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80016d4:	4b25      	ldr	r3, [pc, #148]	; (800176c <calendario+0x604>)
 80016d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d8:	2100      	movs	r1, #0
 80016da:	2002      	movs	r0, #2
 80016dc:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 80016de:	4b23      	ldr	r3, [pc, #140]	; (800176c <calendario+0x604>)
 80016e0:	699c      	ldr	r4, [r3, #24]
 80016e2:	4b29      	ldr	r3, [pc, #164]	; (8001788 <calendario+0x620>)
 80016e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016e8:	4a2f      	ldr	r2, [pc, #188]	; (80017a8 <calendario+0x640>)
 80016ea:	7812      	ldrb	r2, [r2, #0]
 80016ec:	4611      	mov	r1, r2
 80016ee:	482f      	ldr	r0, [pc, #188]	; (80017ac <calendario+0x644>)
 80016f0:	4798      	blx	r3
 80016f2:	4603      	mov	r3, r0
 80016f4:	2110      	movs	r1, #16
 80016f6:	4618      	mov	r0, r3
 80016f8:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <calendario+0x618>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b0a      	cmp	r3, #10
 8001700:	d915      	bls.n	800172e <calendario+0x5c6>
 8001702:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <calendario+0x618>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b13      	cmp	r3, #19
 8001708:	d811      	bhi.n	800172e <calendario+0x5c6>
				lcd.gotoxy(2,0);
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <calendario+0x604>)
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	2100      	movs	r1, #0
 8001710:	2002      	movs	r0, #2
 8001712:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001714:	4b15      	ldr	r3, [pc, #84]	; (800176c <calendario+0x604>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	2110      	movs	r1, #16
 800171a:	481d      	ldr	r0, [pc, #116]	; (8001790 <calendario+0x628>)
 800171c:	4798      	blx	r3
				circ.putstr(&circ, "acertar segundos\r\n");
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <calendario+0x62c>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4923      	ldr	r1, [pc, #140]	; (80017b0 <calendario+0x648>)
 8001724:	481b      	ldr	r0, [pc, #108]	; (8001794 <calendario+0x62c>)
 8001726:	4798      	blx	r3
				choice = 6;
 8001728:	4b1c      	ldr	r3, [pc, #112]	; (800179c <calendario+0x634>)
 800172a:	2206      	movs	r2, #6
 800172c:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800172e:	4b14      	ldr	r3, [pc, #80]	; (8001780 <calendario+0x618>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b13      	cmp	r3, #19
 8001734:	f240 824f 	bls.w	8001bd6 <calendario+0xa6e>
				lcd.gotoxy(2,0);
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <calendario+0x604>)
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	2100      	movs	r1, #0
 800173e:	2002      	movs	r0, #2
 8001740:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001742:	4b0a      	ldr	r3, [pc, #40]	; (800176c <calendario+0x604>)
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	2110      	movs	r1, #16
 8001748:	4811      	ldr	r0, [pc, #68]	; (8001790 <calendario+0x628>)
 800174a:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 800174c:	4b11      	ldr	r3, [pc, #68]	; (8001794 <calendario+0x62c>)
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	4913      	ldr	r1, [pc, #76]	; (80017a0 <calendario+0x638>)
 8001752:	4810      	ldr	r0, [pc, #64]	; (8001794 <calendario+0x62c>)
 8001754:	4798      	blx	r3
				choice = 1;
 8001756:	4b11      	ldr	r3, [pc, #68]	; (800179c <calendario+0x634>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <calendario+0x60c>)
 800175e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8001762:	4a11      	ldr	r2, [pc, #68]	; (80017a8 <calendario+0x640>)
 8001764:	7812      	ldrb	r2, [r2, #0]
 8001766:	4610      	mov	r0, r2
 8001768:	4798      	blx	r3
			}
			break;
 800176a:	e234      	b.n	8001bd6 <calendario+0xa6e>
 800176c:	20000374 	.word	0x20000374
 8001770:	08008d40 	.word	0x08008d40
 8001774:	20000084 	.word	0x20000084
 8001778:	2000034c 	.word	0x2000034c
 800177c:	200003f6 	.word	0x200003f6
 8001780:	200003f0 	.word	0x200003f0
 8001784:	200003e9 	.word	0x200003e9
 8001788:	20000284 	.word	0x20000284
 800178c:	08008d50 	.word	0x08008d50
 8001790:	08008d30 	.word	0x08008d30
 8001794:	200003a0 	.word	0x200003a0
 8001798:	08008d5c 	.word	0x08008d5c
 800179c:	200003e8 	.word	0x200003e8
 80017a0:	08008d34 	.word	0x08008d34
 80017a4:	08008d70 	.word	0x08008d70
 80017a8:	200003ea 	.word	0x200003ea
 80017ac:	08008d80 	.word	0x08008d80
 80017b0:	08008d8c 	.word	0x08008d8c

		case 6: // Set Second
			lcd.gotoxy(0,0);
 80017b4:	4b78      	ldr	r3, [pc, #480]	; (8001998 <calendario+0x830>)
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	2100      	movs	r1, #0
 80017ba:	2000      	movs	r0, #0
 80017bc:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 80017be:	4b76      	ldr	r3, [pc, #472]	; (8001998 <calendario+0x830>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2110      	movs	r1, #16
 80017c4:	4875      	ldr	r0, [pc, #468]	; (800199c <calendario+0x834>)
 80017c6:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80017c8:	4b75      	ldr	r3, [pc, #468]	; (80019a0 <calendario+0x838>)
 80017ca:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 80017ce:	4b75      	ldr	r3, [pc, #468]	; (80019a4 <calendario+0x83c>)
 80017d0:	6958      	ldr	r0, [r3, #20]
 80017d2:	4b74      	ldr	r3, [pc, #464]	; (80019a4 <calendario+0x83c>)
 80017d4:	6919      	ldr	r1, [r3, #16]
 80017d6:	4b74      	ldr	r3, [pc, #464]	; (80019a8 <calendario+0x840>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	220d      	movs	r2, #13
 80017dc:	47a0      	blx	r4
 80017de:	4603      	mov	r3, r0
 80017e0:	4a72      	ldr	r2, [pc, #456]	; (80019ac <calendario+0x844>)
 80017e2:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80017e4:	4b71      	ldr	r3, [pc, #452]	; (80019ac <calendario+0x844>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d023      	beq.n	8001834 <calendario+0x6cc>
 80017ec:	4b6f      	ldr	r3, [pc, #444]	; (80019ac <calendario+0x844>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d81f      	bhi.n	8001834 <calendario+0x6cc>
				second ++;
 80017f4:	4b6e      	ldr	r3, [pc, #440]	; (80019b0 <calendario+0x848>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	3301      	adds	r3, #1
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	4b6c      	ldr	r3, [pc, #432]	; (80019b0 <calendario+0x848>)
 80017fe:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 8001800:	4b6b      	ldr	r3, [pc, #428]	; (80019b0 <calendario+0x848>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b3b      	cmp	r3, #59	; 0x3b
 8001806:	d902      	bls.n	800180e <calendario+0x6a6>
					second = 0;
 8001808:	4b69      	ldr	r3, [pc, #420]	; (80019b0 <calendario+0x848>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800180e:	4b62      	ldr	r3, [pc, #392]	; (8001998 <calendario+0x830>)
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	2100      	movs	r1, #0
 8001814:	2002      	movs	r0, #2
 8001816:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 8001818:	4b5f      	ldr	r3, [pc, #380]	; (8001998 <calendario+0x830>)
 800181a:	699c      	ldr	r4, [r3, #24]
 800181c:	4b65      	ldr	r3, [pc, #404]	; (80019b4 <calendario+0x84c>)
 800181e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001822:	4a63      	ldr	r2, [pc, #396]	; (80019b0 <calendario+0x848>)
 8001824:	7812      	ldrb	r2, [r2, #0]
 8001826:	4611      	mov	r1, r2
 8001828:	4863      	ldr	r0, [pc, #396]	; (80019b8 <calendario+0x850>)
 800182a:	4798      	blx	r3
 800182c:	4603      	mov	r3, r0
 800182e:	2110      	movs	r1, #16
 8001830:	4618      	mov	r0, r3
 8001832:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001834:	4b5d      	ldr	r3, [pc, #372]	; (80019ac <calendario+0x844>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b0a      	cmp	r3, #10
 800183a:	d915      	bls.n	8001868 <calendario+0x700>
 800183c:	4b5b      	ldr	r3, [pc, #364]	; (80019ac <calendario+0x844>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b13      	cmp	r3, #19
 8001842:	d811      	bhi.n	8001868 <calendario+0x700>
				lcd.gotoxy(2,0);
 8001844:	4b54      	ldr	r3, [pc, #336]	; (8001998 <calendario+0x830>)
 8001846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001848:	2100      	movs	r1, #0
 800184a:	2002      	movs	r0, #2
 800184c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800184e:	4b52      	ldr	r3, [pc, #328]	; (8001998 <calendario+0x830>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	2110      	movs	r1, #16
 8001854:	4859      	ldr	r0, [pc, #356]	; (80019bc <calendario+0x854>)
 8001856:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001858:	4b59      	ldr	r3, [pc, #356]	; (80019c0 <calendario+0x858>)
 800185a:	69db      	ldr	r3, [r3, #28]
 800185c:	4959      	ldr	r1, [pc, #356]	; (80019c4 <calendario+0x85c>)
 800185e:	4858      	ldr	r0, [pc, #352]	; (80019c0 <calendario+0x858>)
 8001860:	4798      	blx	r3
				choice = 1;
 8001862:	4b59      	ldr	r3, [pc, #356]	; (80019c8 <calendario+0x860>)
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001868:	4b50      	ldr	r3, [pc, #320]	; (80019ac <calendario+0x844>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b13      	cmp	r3, #19
 800186e:	f240 81b4 	bls.w	8001bda <calendario+0xa72>
				lcd.gotoxy(2,0);
 8001872:	4b49      	ldr	r3, [pc, #292]	; (8001998 <calendario+0x830>)
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	2100      	movs	r1, #0
 8001878:	2002      	movs	r0, #2
 800187a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800187c:	4b46      	ldr	r3, [pc, #280]	; (8001998 <calendario+0x830>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	2110      	movs	r1, #16
 8001882:	484e      	ldr	r0, [pc, #312]	; (80019bc <calendario+0x854>)
 8001884:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001886:	4b4e      	ldr	r3, [pc, #312]	; (80019c0 <calendario+0x858>)
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	494e      	ldr	r1, [pc, #312]	; (80019c4 <calendario+0x85c>)
 800188c:	484c      	ldr	r0, [pc, #304]	; (80019c0 <calendario+0x858>)
 800188e:	4798      	blx	r3
				choice = 1;
 8001890:	4b4d      	ldr	r3, [pc, #308]	; (80019c8 <calendario+0x860>)
 8001892:	2201      	movs	r2, #1
 8001894:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 8001896:	4b42      	ldr	r3, [pc, #264]	; (80019a0 <calendario+0x838>)
 8001898:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800189c:	4a44      	ldr	r2, [pc, #272]	; (80019b0 <calendario+0x848>)
 800189e:	7812      	ldrb	r2, [r2, #0]
 80018a0:	4610      	mov	r0, r2
 80018a2:	4798      	blx	r3
			}
			break;
 80018a4:	e199      	b.n	8001bda <calendario+0xa72>

			// Calendario
		case 7: // Set Year
			lcd.gotoxy(0,0);
 80018a6:	4b3c      	ldr	r3, [pc, #240]	; (8001998 <calendario+0x830>)
 80018a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018aa:	2100      	movs	r1, #0
 80018ac:	2000      	movs	r0, #0
 80018ae:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 80018b0:	4b39      	ldr	r3, [pc, #228]	; (8001998 <calendario+0x830>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	2110      	movs	r1, #16
 80018b6:	4845      	ldr	r0, [pc, #276]	; (80019cc <calendario+0x864>)
 80018b8:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80018ba:	4b39      	ldr	r3, [pc, #228]	; (80019a0 <calendario+0x838>)
 80018bc:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 80018c0:	4b38      	ldr	r3, [pc, #224]	; (80019a4 <calendario+0x83c>)
 80018c2:	6958      	ldr	r0, [r3, #20]
 80018c4:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <calendario+0x83c>)
 80018c6:	6919      	ldr	r1, [r3, #16]
 80018c8:	4b37      	ldr	r3, [pc, #220]	; (80019a8 <calendario+0x840>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	220d      	movs	r2, #13
 80018ce:	47a0      	blx	r4
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a36      	ldr	r2, [pc, #216]	; (80019ac <calendario+0x844>)
 80018d4:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80018d6:	4b35      	ldr	r3, [pc, #212]	; (80019ac <calendario+0x844>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d023      	beq.n	8001926 <calendario+0x7be>
 80018de:	4b33      	ldr	r3, [pc, #204]	; (80019ac <calendario+0x844>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b05      	cmp	r3, #5
 80018e4:	d81f      	bhi.n	8001926 <calendario+0x7be>
				ano ++;
 80018e6:	4b3a      	ldr	r3, [pc, #232]	; (80019d0 <calendario+0x868>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	3301      	adds	r3, #1
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	4b38      	ldr	r3, [pc, #224]	; (80019d0 <calendario+0x868>)
 80018f0:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 80018f2:	4b37      	ldr	r3, [pc, #220]	; (80019d0 <calendario+0x868>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b63      	cmp	r3, #99	; 0x63
 80018f8:	d902      	bls.n	8001900 <calendario+0x798>
					ano = 0;
 80018fa:	4b35      	ldr	r3, [pc, #212]	; (80019d0 <calendario+0x868>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001900:	4b25      	ldr	r3, [pc, #148]	; (8001998 <calendario+0x830>)
 8001902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001904:	2100      	movs	r1, #0
 8001906:	2002      	movs	r0, #2
 8001908:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 800190a:	4b23      	ldr	r3, [pc, #140]	; (8001998 <calendario+0x830>)
 800190c:	699c      	ldr	r4, [r3, #24]
 800190e:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <calendario+0x84c>)
 8001910:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001914:	4a2e      	ldr	r2, [pc, #184]	; (80019d0 <calendario+0x868>)
 8001916:	7812      	ldrb	r2, [r2, #0]
 8001918:	4611      	mov	r1, r2
 800191a:	482e      	ldr	r0, [pc, #184]	; (80019d4 <calendario+0x86c>)
 800191c:	4798      	blx	r3
 800191e:	4603      	mov	r3, r0
 8001920:	2110      	movs	r1, #16
 8001922:	4618      	mov	r0, r3
 8001924:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001926:	4b21      	ldr	r3, [pc, #132]	; (80019ac <calendario+0x844>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b0a      	cmp	r3, #10
 800192c:	d915      	bls.n	800195a <calendario+0x7f2>
 800192e:	4b1f      	ldr	r3, [pc, #124]	; (80019ac <calendario+0x844>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b13      	cmp	r3, #19
 8001934:	d811      	bhi.n	800195a <calendario+0x7f2>
				lcd.gotoxy(2,0);
 8001936:	4b18      	ldr	r3, [pc, #96]	; (8001998 <calendario+0x830>)
 8001938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193a:	2100      	movs	r1, #0
 800193c:	2002      	movs	r0, #2
 800193e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <calendario+0x830>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	2110      	movs	r1, #16
 8001946:	481d      	ldr	r0, [pc, #116]	; (80019bc <calendario+0x854>)
 8001948:	4798      	blx	r3
				circ.putstr(&circ, "acertar mes\r\n");
 800194a:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <calendario+0x858>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4922      	ldr	r1, [pc, #136]	; (80019d8 <calendario+0x870>)
 8001950:	481b      	ldr	r0, [pc, #108]	; (80019c0 <calendario+0x858>)
 8001952:	4798      	blx	r3
				choice = 8;
 8001954:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <calendario+0x860>)
 8001956:	2208      	movs	r2, #8
 8001958:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <calendario+0x844>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2b13      	cmp	r3, #19
 8001960:	f240 813d 	bls.w	8001bde <calendario+0xa76>
				lcd.gotoxy(2,0);
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <calendario+0x830>)
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	2100      	movs	r1, #0
 800196a:	2002      	movs	r0, #2
 800196c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800196e:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <calendario+0x830>)
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	2110      	movs	r1, #16
 8001974:	4811      	ldr	r0, [pc, #68]	; (80019bc <calendario+0x854>)
 8001976:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001978:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <calendario+0x858>)
 800197a:	69db      	ldr	r3, [r3, #28]
 800197c:	4917      	ldr	r1, [pc, #92]	; (80019dc <calendario+0x874>)
 800197e:	4810      	ldr	r0, [pc, #64]	; (80019c0 <calendario+0x858>)
 8001980:	4798      	blx	r3
				choice = 2;
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <calendario+0x860>)
 8001984:	2202      	movs	r2, #2
 8001986:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <calendario+0x838>)
 800198a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800198e:	4a10      	ldr	r2, [pc, #64]	; (80019d0 <calendario+0x868>)
 8001990:	7812      	ldrb	r2, [r2, #0]
 8001992:	4610      	mov	r0, r2
 8001994:	4798      	blx	r3
			}
			break;
 8001996:	e122      	b.n	8001bde <calendario+0xa76>
 8001998:	20000374 	.word	0x20000374
 800199c:	08008da0 	.word	0x08008da0
 80019a0:	20000084 	.word	0x20000084
 80019a4:	2000034c 	.word	0x2000034c
 80019a8:	200003f6 	.word	0x200003f6
 80019ac:	200003f0 	.word	0x200003f0
 80019b0:	200003eb 	.word	0x200003eb
 80019b4:	20000284 	.word	0x20000284
 80019b8:	08008db4 	.word	0x08008db4
 80019bc:	08008d30 	.word	0x08008d30
 80019c0:	200003a0 	.word	0x200003a0
 80019c4:	08008d34 	.word	0x08008d34
 80019c8:	200003e8 	.word	0x200003e8
 80019cc:	08008dc0 	.word	0x08008dc0
 80019d0:	200003ec 	.word	0x200003ec
 80019d4:	08008dcc 	.word	0x08008dcc
 80019d8:	08008dd4 	.word	0x08008dd4
 80019dc:	08008de4 	.word	0x08008de4

		case 8: // Set Month
			lcd.gotoxy(0,0);
 80019e0:	4b83      	ldr	r3, [pc, #524]	; (8001bf0 <calendario+0xa88>)
 80019e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e4:	2100      	movs	r1, #0
 80019e6:	2000      	movs	r0, #0
 80019e8:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 80019ea:	4b81      	ldr	r3, [pc, #516]	; (8001bf0 <calendario+0xa88>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2110      	movs	r1, #16
 80019f0:	4880      	ldr	r0, [pc, #512]	; (8001bf4 <calendario+0xa8c>)
 80019f2:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80019f4:	4b80      	ldr	r3, [pc, #512]	; (8001bf8 <calendario+0xa90>)
 80019f6:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 80019fa:	4b80      	ldr	r3, [pc, #512]	; (8001bfc <calendario+0xa94>)
 80019fc:	6958      	ldr	r0, [r3, #20]
 80019fe:	4b7f      	ldr	r3, [pc, #508]	; (8001bfc <calendario+0xa94>)
 8001a00:	6919      	ldr	r1, [r3, #16]
 8001a02:	4b7f      	ldr	r3, [pc, #508]	; (8001c00 <calendario+0xa98>)
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	220d      	movs	r2, #13
 8001a08:	47a0      	blx	r4
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	4a7d      	ldr	r2, [pc, #500]	; (8001c04 <calendario+0xa9c>)
 8001a0e:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a10:	4b7c      	ldr	r3, [pc, #496]	; (8001c04 <calendario+0xa9c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d023      	beq.n	8001a60 <calendario+0x8f8>
 8001a18:	4b7a      	ldr	r3, [pc, #488]	; (8001c04 <calendario+0xa9c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	d81f      	bhi.n	8001a60 <calendario+0x8f8>
				mes ++;
 8001a20:	4b79      	ldr	r3, [pc, #484]	; (8001c08 <calendario+0xaa0>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	4b77      	ldr	r3, [pc, #476]	; (8001c08 <calendario+0xaa0>)
 8001a2a:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a2c:	4b76      	ldr	r3, [pc, #472]	; (8001c08 <calendario+0xaa0>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b0c      	cmp	r3, #12
 8001a32:	d902      	bls.n	8001a3a <calendario+0x8d2>
					mes = 1;
 8001a34:	4b74      	ldr	r3, [pc, #464]	; (8001c08 <calendario+0xaa0>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a3a:	4b6d      	ldr	r3, [pc, #436]	; (8001bf0 <calendario+0xa88>)
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2002      	movs	r0, #2
 8001a42:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a44:	4b6a      	ldr	r3, [pc, #424]	; (8001bf0 <calendario+0xa88>)
 8001a46:	699c      	ldr	r4, [r3, #24]
 8001a48:	4b70      	ldr	r3, [pc, #448]	; (8001c0c <calendario+0xaa4>)
 8001a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a4e:	4a6e      	ldr	r2, [pc, #440]	; (8001c08 <calendario+0xaa0>)
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	4611      	mov	r1, r2
 8001a54:	486e      	ldr	r0, [pc, #440]	; (8001c10 <calendario+0xaa8>)
 8001a56:	4798      	blx	r3
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2110      	movs	r1, #16
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a60:	4b68      	ldr	r3, [pc, #416]	; (8001c04 <calendario+0xa9c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b0a      	cmp	r3, #10
 8001a66:	d915      	bls.n	8001a94 <calendario+0x92c>
 8001a68:	4b66      	ldr	r3, [pc, #408]	; (8001c04 <calendario+0xa9c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b13      	cmp	r3, #19
 8001a6e:	d811      	bhi.n	8001a94 <calendario+0x92c>
				lcd.gotoxy(2,0);
 8001a70:	4b5f      	ldr	r3, [pc, #380]	; (8001bf0 <calendario+0xa88>)
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	2100      	movs	r1, #0
 8001a76:	2002      	movs	r0, #2
 8001a78:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a7a:	4b5d      	ldr	r3, [pc, #372]	; (8001bf0 <calendario+0xa88>)
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	2110      	movs	r1, #16
 8001a80:	4864      	ldr	r0, [pc, #400]	; (8001c14 <calendario+0xaac>)
 8001a82:	4798      	blx	r3
				circ.putstr(&circ, "acertar dia\r\n");
 8001a84:	4b64      	ldr	r3, [pc, #400]	; (8001c18 <calendario+0xab0>)
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	4964      	ldr	r1, [pc, #400]	; (8001c1c <calendario+0xab4>)
 8001a8a:	4863      	ldr	r0, [pc, #396]	; (8001c18 <calendario+0xab0>)
 8001a8c:	4798      	blx	r3
				choice = 9;
 8001a8e:	4b64      	ldr	r3, [pc, #400]	; (8001c20 <calendario+0xab8>)
 8001a90:	2209      	movs	r2, #9
 8001a92:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001a94:	4b5b      	ldr	r3, [pc, #364]	; (8001c04 <calendario+0xa9c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b13      	cmp	r3, #19
 8001a9a:	f240 80a2 	bls.w	8001be2 <calendario+0xa7a>
				lcd.gotoxy(2,0);
 8001a9e:	4b54      	ldr	r3, [pc, #336]	; (8001bf0 <calendario+0xa88>)
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2002      	movs	r0, #2
 8001aa6:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001aa8:	4b51      	ldr	r3, [pc, #324]	; (8001bf0 <calendario+0xa88>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	2110      	movs	r1, #16
 8001aae:	4859      	ldr	r0, [pc, #356]	; (8001c14 <calendario+0xaac>)
 8001ab0:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001ab2:	4b59      	ldr	r3, [pc, #356]	; (8001c18 <calendario+0xab0>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	495b      	ldr	r1, [pc, #364]	; (8001c24 <calendario+0xabc>)
 8001ab8:	4857      	ldr	r0, [pc, #348]	; (8001c18 <calendario+0xab0>)
 8001aba:	4798      	blx	r3
				choice = 2;
 8001abc:	4b58      	ldr	r3, [pc, #352]	; (8001c20 <calendario+0xab8>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001ac2:	4b4d      	ldr	r3, [pc, #308]	; (8001bf8 <calendario+0xa90>)
 8001ac4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001ac8:	4a4f      	ldr	r2, [pc, #316]	; (8001c08 <calendario+0xaa0>)
 8001aca:	7812      	ldrb	r2, [r2, #0]
 8001acc:	4610      	mov	r0, r2
 8001ace:	4798      	blx	r3
			}
			break;
 8001ad0:	e087      	b.n	8001be2 <calendario+0xa7a>

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001ad2:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <calendario+0xa88>)
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2000      	movs	r0, #0
 8001ada:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001adc:	4b44      	ldr	r3, [pc, #272]	; (8001bf0 <calendario+0xa88>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	2110      	movs	r1, #16
 8001ae2:	4851      	ldr	r0, [pc, #324]	; (8001c28 <calendario+0xac0>)
 8001ae4:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001ae6:	4b44      	ldr	r3, [pc, #272]	; (8001bf8 <calendario+0xa90>)
 8001ae8:	f8d3 41c4 	ldr.w	r4, [r3, #452]	; 0x1c4
 8001aec:	4b43      	ldr	r3, [pc, #268]	; (8001bfc <calendario+0xa94>)
 8001aee:	6958      	ldr	r0, [r3, #20]
 8001af0:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <calendario+0xa94>)
 8001af2:	6919      	ldr	r1, [r3, #16]
 8001af4:	4b42      	ldr	r3, [pc, #264]	; (8001c00 <calendario+0xa98>)
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	220d      	movs	r2, #13
 8001afa:	47a0      	blx	r4
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a41      	ldr	r2, [pc, #260]	; (8001c04 <calendario+0xa9c>)
 8001b00:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001b02:	4b40      	ldr	r3, [pc, #256]	; (8001c04 <calendario+0xa9c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d023      	beq.n	8001b52 <calendario+0x9ea>
 8001b0a:	4b3e      	ldr	r3, [pc, #248]	; (8001c04 <calendario+0xa9c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2b05      	cmp	r3, #5
 8001b10:	d81f      	bhi.n	8001b52 <calendario+0x9ea>
				dia ++;
 8001b12:	4b46      	ldr	r3, [pc, #280]	; (8001c2c <calendario+0xac4>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	3301      	adds	r3, #1
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	4b44      	ldr	r3, [pc, #272]	; (8001c2c <calendario+0xac4>)
 8001b1c:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b1e:	4b43      	ldr	r3, [pc, #268]	; (8001c2c <calendario+0xac4>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b1f      	cmp	r3, #31
 8001b24:	d902      	bls.n	8001b2c <calendario+0x9c4>
					dia = 1;
 8001b26:	4b41      	ldr	r3, [pc, #260]	; (8001c2c <calendario+0xac4>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b2c:	4b30      	ldr	r3, [pc, #192]	; (8001bf0 <calendario+0xa88>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b30:	2100      	movs	r1, #0
 8001b32:	2002      	movs	r0, #2
 8001b34:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b36:	4b2e      	ldr	r3, [pc, #184]	; (8001bf0 <calendario+0xa88>)
 8001b38:	699c      	ldr	r4, [r3, #24]
 8001b3a:	4b34      	ldr	r3, [pc, #208]	; (8001c0c <calendario+0xaa4>)
 8001b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b40:	4a3a      	ldr	r2, [pc, #232]	; (8001c2c <calendario+0xac4>)
 8001b42:	7812      	ldrb	r2, [r2, #0]
 8001b44:	4611      	mov	r1, r2
 8001b46:	483a      	ldr	r0, [pc, #232]	; (8001c30 <calendario+0xac8>)
 8001b48:	4798      	blx	r3
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2110      	movs	r1, #16
 8001b4e:	4618      	mov	r0, r3
 8001b50:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b52:	4b2c      	ldr	r3, [pc, #176]	; (8001c04 <calendario+0xa9c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b0a      	cmp	r3, #10
 8001b58:	d915      	bls.n	8001b86 <calendario+0xa1e>
 8001b5a:	4b2a      	ldr	r3, [pc, #168]	; (8001c04 <calendario+0xa9c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b13      	cmp	r3, #19
 8001b60:	d811      	bhi.n	8001b86 <calendario+0xa1e>
				lcd.gotoxy(2,0);
 8001b62:	4b23      	ldr	r3, [pc, #140]	; (8001bf0 <calendario+0xa88>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	2100      	movs	r1, #0
 8001b68:	2002      	movs	r0, #2
 8001b6a:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b6c:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <calendario+0xa88>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	2110      	movs	r1, #16
 8001b72:	4828      	ldr	r0, [pc, #160]	; (8001c14 <calendario+0xaac>)
 8001b74:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001b76:	4b28      	ldr	r3, [pc, #160]	; (8001c18 <calendario+0xab0>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	492a      	ldr	r1, [pc, #168]	; (8001c24 <calendario+0xabc>)
 8001b7c:	4826      	ldr	r0, [pc, #152]	; (8001c18 <calendario+0xab0>)
 8001b7e:	4798      	blx	r3
				choice = 2;
 8001b80:	4b27      	ldr	r3, [pc, #156]	; (8001c20 <calendario+0xab8>)
 8001b82:	2202      	movs	r2, #2
 8001b84:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001b86:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <calendario+0xa9c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2b13      	cmp	r3, #19
 8001b8c:	d92b      	bls.n	8001be6 <calendario+0xa7e>
				lcd.gotoxy(2,0);
 8001b8e:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <calendario+0xa88>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	2100      	movs	r1, #0
 8001b94:	2002      	movs	r0, #2
 8001b96:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b98:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <calendario+0xa88>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	2110      	movs	r1, #16
 8001b9e:	481d      	ldr	r0, [pc, #116]	; (8001c14 <calendario+0xaac>)
 8001ba0:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <calendario+0xab0>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	491f      	ldr	r1, [pc, #124]	; (8001c24 <calendario+0xabc>)
 8001ba8:	481b      	ldr	r0, [pc, #108]	; (8001c18 <calendario+0xab0>)
 8001baa:	4798      	blx	r3
				choice = 2;
 8001bac:	4b1c      	ldr	r3, [pc, #112]	; (8001c20 <calendario+0xab8>)
 8001bae:	2202      	movs	r2, #2
 8001bb0:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001bb2:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <calendario+0xa90>)
 8001bb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bb8:	4a1c      	ldr	r2, [pc, #112]	; (8001c2c <calendario+0xac4>)
 8001bba:	7812      	ldrb	r2, [r2, #0]
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4798      	blx	r3
			}
			break;
 8001bc0:	e011      	b.n	8001be6 <calendario+0xa7e>
		default:
			break;
 8001bc2:	bf00      	nop
 8001bc4:	e010      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bc6:	bf00      	nop
 8001bc8:	e00e      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bca:	bf00      	nop
 8001bcc:	e00c      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bce:	bf00      	nop
 8001bd0:	e00a      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bd2:	bf00      	nop
 8001bd4:	e008      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bd6:	bf00      	nop
 8001bd8:	e006      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bda:	bf00      	nop
 8001bdc:	e004      	b.n	8001be8 <calendario+0xa80>
			break;
 8001bde:	bf00      	nop
 8001be0:	e002      	b.n	8001be8 <calendario+0xa80>
			break;
 8001be2:	bf00      	nop
 8001be4:	e000      	b.n	8001be8 <calendario+0xa80>
			break;
 8001be6:	bf00      	nop
	}
}
 8001be8:	bf00      	nop
 8001bea:	3704      	adds	r7, #4
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bf0:	20000374 	.word	0x20000374
 8001bf4:	08008dec 	.word	0x08008dec
 8001bf8:	20000084 	.word	0x20000084
 8001bfc:	2000034c 	.word	0x2000034c
 8001c00:	200003f6 	.word	0x200003f6
 8001c04:	200003f0 	.word	0x200003f0
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	20000284 	.word	0x20000284
 8001c10:	08008df8 	.word	0x08008df8
 8001c14:	08008d30 	.word	0x08008d30
 8001c18:	200003a0 	.word	0x200003a0
 8001c1c:	08008e00 	.word	0x08008e00
 8001c20:	200003e8 	.word	0x200003e8
 8001c24:	08008de4 	.word	0x08008de4
 8001c28:	08008e10 	.word	0x08008e10
 8001c2c:	20000001 	.word	0x20000001
 8001c30:	08008e1c 	.word	0x08008e1c

08001c34 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c38:	4b36      	ldr	r3, [pc, #216]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c3a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d050      	beq.n	8001cea <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c48:	4b32      	ldr	r3, [pc, #200]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c4a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c52:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c5c:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01e      	beq.n	8001ca2 <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c64:	4b2b      	ldr	r3, [pc, #172]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c68:	2020      	movs	r0, #32
 8001c6a:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	4a2b      	ldr	r2, [pc, #172]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c72:	f992 1000 	ldrsb.w	r1, [r2]
 8001c76:	b2ca      	uxtb	r2, r1
 8001c78:	3a01      	subs	r2, #1
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	b250      	sxtb	r0, r2
 8001c7e:	4a28      	ldr	r2, [pc, #160]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c80:	7010      	strb	r0, [r2, #0]
 8001c82:	2201      	movs	r2, #1
 8001c84:	408a      	lsls	r2, r1
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	43d2      	mvns	r2, r2
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4798      	blx	r3
			if(count1 < 0)
 8001c90:	4b23      	ldr	r3, [pc, #140]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c92:	f993 3000 	ldrsb.w	r3, [r3]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	da21      	bge.n	8001cde <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
 8001ca0:	e01d      	b.n	8001cde <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ca6:	2020      	movs	r0, #32
 8001ca8:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a1c      	ldr	r2, [pc, #112]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cb0:	f992 1000 	ldrsb.w	r1, [r2]
 8001cb4:	b2ca      	uxtb	r2, r1
 8001cb6:	3201      	adds	r2, #1
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	b250      	sxtb	r0, r2
 8001cbc:	4a18      	ldr	r2, [pc, #96]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cbe:	7010      	strb	r0, [r2, #0]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	408a      	lsls	r2, r1
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	43d2      	mvns	r2, r2
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4798      	blx	r3
			if(count1 > 7)
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd4:	2b07      	cmp	r3, #7
 8001cd6:	dd02      	ble.n	8001cde <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001cd8:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001ce0:	881b      	ldrh	r3, [r3, #0]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001ce8:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cec:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d009      	beq.n	8001d0e <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cfc:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001d00:	691a      	ldr	r2, [r3, #16]
 8001d02:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d04:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001d08:	f022 0202 	bic.w	r2, r2, #2
 8001d0c:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000084 	.word	0x20000084
 8001d18:	200003f8 	.word	0x200003f8
 8001d1c:	20000368 	.word	0x20000368
 8001d20:	200003f4 	.word	0x200003f4
 8001d24:	200003f6 	.word	0x200003f6

08001d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d30:	4a14      	ldr	r2, [pc, #80]	; (8001d84 <_sbrk+0x5c>)
 8001d32:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <_sbrk+0x60>)
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d3c:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <_sbrk+0x64>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d102      	bne.n	8001d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <_sbrk+0x64>)
 8001d46:	4a12      	ldr	r2, [pc, #72]	; (8001d90 <_sbrk+0x68>)
 8001d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d4a:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <_sbrk+0x64>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d207      	bcs.n	8001d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d58:	f005 faf2 	bl	8007340 <__errno>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	220c      	movs	r2, #12
 8001d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295
 8001d66:	e009      	b.n	8001d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <_sbrk+0x64>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6e:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <_sbrk+0x64>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	4a05      	ldr	r2, [pc, #20]	; (8001d8c <_sbrk+0x64>)
 8001d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20020000 	.word	0x20020000
 8001d88:	00000400 	.word	0x00000400
 8001d8c:	2000040c 	.word	0x2000040c
 8001d90:	200008f0 	.word	0x200008f0

08001d94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <SystemInit+0x20>)
 8001d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d9e:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <SystemInit+0x20>)
 8001da0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001da4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001df0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dbc:	480d      	ldr	r0, [pc, #52]	; (8001df4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dbe:	490e      	ldr	r1, [pc, #56]	; (8001df8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc4:	e002      	b.n	8001dcc <LoopCopyDataInit>

08001dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dca:	3304      	adds	r3, #4

08001dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd0:	d3f9      	bcc.n	8001dc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd2:	4a0b      	ldr	r2, [pc, #44]	; (8001e00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dd4:	4c0b      	ldr	r4, [pc, #44]	; (8001e04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd8:	e001      	b.n	8001dde <LoopFillZerobss>

08001dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ddc:	3204      	adds	r2, #4

08001dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de0:	d3fb      	bcc.n	8001dda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001de2:	f7ff ffd7 	bl	8001d94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001de6:	f005 fab1 	bl	800734c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dea:	f7fe ff1d 	bl	8000c28 <main>
  bx  lr    
 8001dee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001df0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001dfc:	08008ef8 	.word	0x08008ef8
  ldr r2, =_sbss
 8001e00:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001e04:	200008ec 	.word	0x200008ec

08001e08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e08:	e7fe      	b.n	8001e08 <ADC_IRQHandler>
	...

08001e0c <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001e0c:	b490      	push	{r4, r7}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001e1a:	4a38      	ldr	r2, [pc, #224]	; (8001efc <HC595enable+0xf0>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001e20:	4a37      	ldr	r2, [pc, #220]	; (8001f00 <HC595enable+0xf4>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001e26:	4a37      	ldr	r2, [pc, #220]	; (8001f04 <HC595enable+0xf8>)
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001e2c:	4a36      	ldr	r2, [pc, #216]	; (8001f08 <HC595enable+0xfc>)
 8001e2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e32:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001e34:	4a35      	ldr	r2, [pc, #212]	; (8001f0c <HC595enable+0x100>)
 8001e36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e3a:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001e3c:	4b2f      	ldr	r3, [pc, #188]	; (8001efc <HC595enable+0xf0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	78fb      	ldrb	r3, [r7, #3]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	2103      	movs	r1, #3
 8001e48:	4099      	lsls	r1, r3
 8001e4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	2003      	movs	r0, #3
 8001e52:	fa00 f303 	lsl.w	r3, r0, r3
 8001e56:	4319      	orrs	r1, r3
 8001e58:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	2003      	movs	r0, #3
 8001e60:	fa00 f303 	lsl.w	r3, r0, r3
 8001e64:	430b      	orrs	r3, r1
 8001e66:	43db      	mvns	r3, r3
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <HC595enable+0xf0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	400a      	ands	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001e72:	4b22      	ldr	r3, [pc, #136]	; (8001efc <HC595enable+0xf0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	78fb      	ldrb	r3, [r7, #3]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4099      	lsls	r1, r3
 8001e80:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	2001      	movs	r0, #1
 8001e88:	fa00 f303 	lsl.w	r3, r0, r3
 8001e8c:	4319      	orrs	r1, r3
 8001e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	2001      	movs	r0, #1
 8001e96:	fa00 f303 	lsl.w	r3, r0, r3
 8001e9a:	430b      	orrs	r3, r1
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4b17      	ldr	r3, [pc, #92]	; (8001efc <HC595enable+0xf0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001ea6:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <HC595enable+0xf4>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	2101      	movs	r1, #1
 8001eb0:	4099      	lsls	r1, r3
 8001eb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	fa00 f303 	lsl.w	r3, r0, r3
 8001ebc:	4319      	orrs	r1, r3
 8001ebe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	fa00 f303 	lsl.w	r3, r0, r3
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <HC595enable+0xf4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <HC595enable+0x104>)
 8001ed8:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HC595enable+0x108>)
 8001edc:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <HC595enable+0x10c>)
 8001ee0:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	461c      	mov	r4, r3
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001eee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	3720      	adds	r7, #32
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc90      	pop	{r4, r7}
 8001efa:	4770      	bx	lr
 8001efc:	20000410 	.word	0x20000410
 8001f00:	20000414 	.word	0x20000414
 8001f04:	20000418 	.word	0x20000418
 8001f08:	20000419 	.word	0x20000419
 8001f0c:	2000041a 	.word	0x2000041a
 8001f10:	08001f1d 	.word	0x08001f1d
 8001f14:	08001fb5 	.word	0x08001fb5
 8001f18:	08001ff9 	.word	0x08001ff9

08001f1c <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00d      	beq.n	8001f48 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8001f2c:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	4b1e      	ldr	r3, [pc, #120]	; (8001fac <HC595_shift_bit+0x90>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	4619      	mov	r1, r3
 8001f38:	2301      	movs	r3, #1
 8001f3a:	408b      	lsls	r3, r1
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4b1a      	ldr	r3, [pc, #104]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	e00d      	b.n	8001f64 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HC595_shift_bit+0x90>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	2301      	movs	r3, #1
 8001f56:	408b      	lsls	r3, r1
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	400a      	ands	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8001f64:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <HC595_shift_bit+0x94>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	2301      	movs	r3, #1
 8001f72:	408b      	lsls	r3, r1
 8001f74:	4619      	mov	r1, r3
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 8001f7e:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b0a      	ldr	r3, [pc, #40]	; (8001fb0 <HC595_shift_bit+0x94>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	408b      	lsls	r3, r1
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	4619      	mov	r1, r3
 8001f92:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HC595_shift_bit+0x8c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	400a      	ands	r2, r1
 8001f98:	601a      	str	r2, [r3, #0]
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000414 	.word	0x20000414
 8001fac:	20000418 	.word	0x20000418
 8001fb0:	20000419 	.word	0x20000419

08001fb4 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	73fb      	strb	r3, [r7, #15]
 8001fc2:	e00f      	b.n	8001fe4 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	b25a      	sxtb	r2, r3
 8001fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	b25b      	sxtb	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff9f 	bl	8001f1c <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	73fb      	strb	r3, [r7, #15]
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	2b07      	cmp	r3, #7
 8001fe8:	d9ec      	bls.n	8001fc4 <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001fea:	f000 f805 	bl	8001ff8 <HC595_shift_out>
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	; (800203c <HC595_shift_out+0x44>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <HC595_shift_out+0x48>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	4619      	mov	r1, r3
 8002008:	2301      	movs	r3, #1
 800200a:	408b      	lsls	r3, r1
 800200c:	4619      	mov	r1, r3
 800200e:	4b0b      	ldr	r3, [pc, #44]	; (800203c <HC595_shift_out+0x44>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <HC595_shift_out+0x44>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HC595_shift_out+0x48>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4619      	mov	r1, r3
 8002022:	2301      	movs	r3, #1
 8002024:	408b      	lsls	r3, r1
 8002026:	43db      	mvns	r3, r3
 8002028:	4619      	mov	r1, r3
 800202a:	4b04      	ldr	r3, [pc, #16]	; (800203c <HC595_shift_out+0x44>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	400a      	ands	r2, r1
 8002030:	601a      	str	r2, [r3, #0]
}
 8002032:	bf00      	nop
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	20000414 	.word	0x20000414
 8002040:	2000041a 	.word	0x2000041a

08002044 <CIRCBUFFenable>:
void CIRC_freset(void);
void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 8002044:	b4b0      	push	{r4, r5, r7}
 8002046:	b08f      	sub	sp, #60	; 0x3c
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	460b      	mov	r3, r1
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <CIRCBUFFenable+0x5c>)
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	61fb      	str	r3, [r7, #28]
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 8002068:	7afb      	ldrb	r3, [r7, #11]
 800206a:	3b01      	subs	r3, #1
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	4413      	add	r3, r2
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <CIRCBUFFenable+0x60>)
 8002074:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 8002076:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <CIRCBUFFenable+0x64>)
 8002078:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.putstr = CIRC_putstr;
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <CIRCBUFFenable+0x68>)
 800207c:	633b      	str	r3, [r7, #48]	; 0x30
	circ.getstr = CIRC_getstr;
 800207e:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <CIRCBUFFenable+0x6c>)
 8002080:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	461d      	mov	r5, r3
 8002086:	f107 0414 	add.w	r4, r7, #20
 800208a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	602b      	str	r3, [r5, #0]
}
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	373c      	adds	r7, #60	; 0x3c
 800209a:	46bd      	mov	sp, r7
 800209c:	bcb0      	pop	{r4, r5, r7}
 800209e:	4770      	bx	lr
 80020a0:	2000041b 	.word	0x2000041b
 80020a4:	080020b5 	.word	0x080020b5
 80020a8:	08002107 	.word	0x08002107
 80020ac:	08002153 	.word	0x08002153
 80020b0:	08002193 	.word	0x08002193

080020b4 <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d103      	bne.n	80020d4 <CIRC_get+0x20>
		next = circ->orig;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	e002      	b.n	80020da <CIRC_get+0x26>
	}else{
		next = tail + 1;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	3301      	adds	r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
	}

	if( tail == circ->head ){
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d103      	bne.n	80020ec <CIRC_get+0x38>
		*tail = 0; // flag null
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	701a      	strb	r2, [r3, #0]
 80020ea:	e004      	b.n	80020f6 <CIRC_get+0x42>
	}else{
		circ->tail = next;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	601a      	str	r2, [r3, #0]
		tail = next;
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	781b      	ldrb	r3, [r3, #0]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 8002106:	b480      	push	{r7}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	460b      	mov	r3, r1
 8002110:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	429a      	cmp	r2, r3
 8002120:	d103      	bne.n	800212a <CIRC_put+0x24>
		next = circ->orig;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	e002      	b.n	8002130 <CIRC_put+0x2a>
	}else{
		next = head + 1;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	3301      	adds	r3, #1
 800212e:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	429a      	cmp	r2, r3
 8002138:	d005      	beq.n	8002146 <CIRC_put+0x40>
		;
	}else{
		*next = data;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	605a      	str	r2, [r3, #4]
	}
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <CIRC_putstr>:

void CIRC_putstr(struct circ_buf_template* circ, const char* str){
 8002152:	b590      	push	{r4, r7, lr}
 8002154:	b085      	sub	sp, #20
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; ){
 800215c:	2300      	movs	r3, #0
 800215e:	73fb      	strb	r3, [r7, #15]
 8002160:	e00a      	b.n	8002178 <CIRC_putstr+0x26>
		CIRC_put(circ, str[i++]);
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	1c5a      	adds	r2, r3, #1
 8002166:	73fa      	strb	r2, [r7, #15]
 8002168:	461a      	mov	r2, r3
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	4413      	add	r3, r2
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	4619      	mov	r1, r3
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ffc7 	bl	8002106 <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; ){
 8002178:	7bfc      	ldrb	r4, [r7, #15]
 800217a:	6838      	ldr	r0, [r7, #0]
 800217c:	f7fe f848 	bl	8000210 <strlen>
 8002180:	4603      	mov	r3, r0
 8002182:	3301      	adds	r3, #1
 8002184:	429c      	cmp	r4, r3
 8002186:	d3ec      	bcc.n	8002162 <CIRC_putstr+0x10>
	}
}
 8002188:	bf00      	nop
 800218a:	bf00      	nop
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	bd90      	pop	{r4, r7, pc}

08002192 <CIRC_getstr>:

void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str){
 8002192:	b590      	push	{r4, r7, lr}
 8002194:	b085      	sub	sp, #20
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; (str[i++] = CIRC_get(circ))  ; );
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	bf00      	nop
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	1c5a      	adds	r2, r3, #1
 80021a6:	73fa      	strb	r2, [r7, #15]
 80021a8:	461a      	mov	r2, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	189c      	adds	r4, r3, r2
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff ff80 	bl	80020b4 <CIRC_get>
 80021b4:	4603      	mov	r3, r0
 80021b6:	7023      	strb	r3, [r4, #0]
 80021b8:	7823      	ldrb	r3, [r4, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f1      	bne.n	80021a2 <CIRC_getstr+0x10>
}
 80021be:	bf00      	nop
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd90      	pop	{r4, r7, pc}

080021c8 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 80021c8:	b4b0      	push	{r4, r5, r7}
 80021ca:	b08b      	sub	sp, #44	; 0x2c
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 80021d4:	2300      	movs	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 80021d8:	4b08      	ldr	r3, [pc, #32]	; (80021fc <EXPLODEenable+0x34>)
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	461d      	mov	r5, r3
 80021e0:	f107 040c 	add.w	r4, r7, #12
 80021e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80021ec:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	372c      	adds	r7, #44	; 0x2c
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bcb0      	pop	{r4, r5, r7}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	08002201 	.word	0x08002201

08002200 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	601a      	str	r2, [r3, #0]
	self->XF = x;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f819 	bl	8002250 <EXPLODEhh>
 800221e:	4602      	mov	r2, r0
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 f824 	bl	8002272 <EXPLODEll>
 800222a:	4602      	mov	r2, r0
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 f830 	bl	8002296 <EXPLODElh>
 8002236:	4602      	mov	r2, r0
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 f840 	bl	80022c2 <EXPLODEhl>
 8002242:	4602      	mov	r2, r0
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	615a      	str	r2, [r3, #20]
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4013      	ands	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]
	return i;
 8002264:	68fb      	ldr	r3, [r7, #12]
}
 8002266:	4618      	mov	r0, r3
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 8002272:	b480      	push	{r7}
 8002274:	b085      	sub	sp, #20
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
	return ~i;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	43db      	mvns	r3, r3
}
 800228a:	4618      	mov	r0, r3
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8002296:	b480      	push	{r7}
 8002298:	b085      	sub	sp, #20
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	4053      	eors	r3, r2
 80022a8:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4013      	ands	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
	return i;
 80022b4:	68fb      	ldr	r3, [r7, #12]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b085      	sub	sp, #20
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4053      	eors	r3, r2
 80022d4:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	4013      	ands	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]
	return i;
 80022e0:	68fb      	ldr	r3, [r7, #12]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0a6      	sub	sp, #152	; 0x98
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022f8:	4b2e      	ldr	r3, [pc, #184]	; (80023b4 <FUNCenable+0xc4>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <FUNCenable+0xc8>)
 8002302:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <FUNCenable+0xcc>)
 8002306:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <FUNCenable+0xd0>)
 800230a:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 800230c:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <FUNCenable+0xd4>)
 800230e:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <FUNCenable+0xd8>)
 8002312:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 8002314:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <FUNCenable+0xdc>)
 8002316:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 8002318:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <FUNCenable+0xe0>)
 800231a:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <FUNCenable+0xe4>)
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <FUNCenable+0xe8>)
 8002322:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <FUNCenable+0xec>)
 8002326:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 8002328:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <FUNCenable+0xf0>)
 800232a:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <FUNCenable+0xf4>)
 800232e:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 8002330:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <FUNCenable+0xf8>)
 8002332:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <FUNCenable+0xfc>)
 8002336:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <FUNCenable+0x100>)
 800233a:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <FUNCenable+0x104>)
 800233e:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 8002340:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <FUNCenable+0x108>)
 8002342:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 8002344:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <FUNCenable+0x10c>)
 8002346:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 8002348:	4b2d      	ldr	r3, [pc, #180]	; (8002400 <FUNCenable+0x110>)
 800234a:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <FUNCenable+0x114>)
 800234e:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 8002350:	4b2d      	ldr	r3, [pc, #180]	; (8002408 <FUNCenable+0x118>)
 8002352:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 8002354:	4b2d      	ldr	r3, [pc, #180]	; (800240c <FUNCenable+0x11c>)
 8002356:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 8002358:	4b2d      	ldr	r3, [pc, #180]	; (8002410 <FUNCenable+0x120>)
 800235a:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 800235c:	4b2d      	ldr	r3, [pc, #180]	; (8002414 <FUNCenable+0x124>)
 800235e:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <FUNCenable+0x128>)
 8002362:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 8002364:	4b2d      	ldr	r3, [pc, #180]	; (800241c <FUNCenable+0x12c>)
 8002366:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 8002368:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <FUNCenable+0x130>)
 800236a:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 800236c:	4b2d      	ldr	r3, [pc, #180]	; (8002424 <FUNCenable+0x134>)
 800236e:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 8002370:	4b2d      	ldr	r3, [pc, #180]	; (8002428 <FUNCenable+0x138>)
 8002372:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 8002374:	4b2d      	ldr	r3, [pc, #180]	; (800242c <FUNCenable+0x13c>)
 8002376:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 8002378:	4b2d      	ldr	r3, [pc, #180]	; (8002430 <FUNCenable+0x140>)
 800237a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 800237e:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <FUNCenable+0x144>)
 8002380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 8002384:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <FUNCenable+0x148>)
 8002386:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 800238a:	4b2c      	ldr	r3, [pc, #176]	; (800243c <FUNCenable+0x14c>)
 800238c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 8002390:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <FUNCenable+0x150>)
 8002392:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 8002396:	4b2b      	ldr	r3, [pc, #172]	; (8002444 <FUNCenable+0x154>)
 8002398:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4618      	mov	r0, r3
 80023a0:	f107 0308 	add.w	r3, r7, #8
 80023a4:	2290      	movs	r2, #144	; 0x90
 80023a6:	4619      	mov	r1, r3
 80023a8:	f004 fff4 	bl	8007394 <memcpy>
}
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	3798      	adds	r7, #152	; 0x98
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	2000041c 	.word	0x2000041c
 80023b8:	08002b7d 	.word	0x08002b7d
 80023bc:	08002bab 	.word	0x08002bab
 80023c0:	08002449 	.word	0x08002449
 80023c4:	080024cd 	.word	0x080024cd
 80023c8:	080024f7 	.word	0x080024f7
 80023cc:	08002531 	.word	0x08002531
 80023d0:	08002593 	.word	0x08002593
 80023d4:	080026d9 	.word	0x080026d9
 80023d8:	0800277d 	.word	0x0800277d
 80023dc:	08002645 	.word	0x08002645
 80023e0:	08002815 	.word	0x08002815
 80023e4:	08002875 	.word	0x08002875
 80023e8:	0800289f 	.word	0x0800289f
 80023ec:	080028d9 	.word	0x080028d9
 80023f0:	08002935 	.word	0x08002935
 80023f4:	08002959 	.word	0x08002959
 80023f8:	08002983 	.word	0x08002983
 80023fc:	080029c5 	.word	0x080029c5
 8002400:	08002a09 	.word	0x08002a09
 8002404:	08002a59 	.word	0x08002a59
 8002408:	08002a9d 	.word	0x08002a9d
 800240c:	08002ad1 	.word	0x08002ad1
 8002410:	08002b45 	.word	0x08002b45
 8002414:	08002c07 	.word	0x08002c07
 8002418:	08002c39 	.word	0x08002c39
 800241c:	08002c7d 	.word	0x08002c7d
 8002420:	08002ccb 	.word	0x08002ccb
 8002424:	08002d05 	.word	0x08002d05
 8002428:	08002e29 	.word	0x08002e29
 800242c:	08002fa5 	.word	0x08002fa5
 8002430:	08003031 	.word	0x08003031
 8002434:	08003055 	.word	0x08003055
 8002438:	08003079 	.word	0x08003079
 800243c:	080030b1 	.word	0x080030b1
 8002440:	080030e9 	.word	0x080030e9
 8002444:	08003111 	.word	0x08003111

08002448 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	4613      	mov	r3, r2
 8002454:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe f873 	bl	8000544 <__aeabi_ui2d>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	ec43 2b11 	vmov	d1, r2, r3
 8002466:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80024c0 <FUNCmayia+0x78>
 800246a:	f005 fcdd 	bl	8007e28 <pow>
 800246e:	ec51 0b10 	vmov	r0, r1, d0
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <FUNCmayia+0x80>)
 8002478:	f7fd ff26 	bl	80002c8 <__aeabi_dsub>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	f7fe fbb0 	bl	8000be8 <__aeabi_d2uiz>
 8002488:	4603      	mov	r3, r0
 800248a:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	4013      	ands	r3, r2
 8002492:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	4013      	ands	r3, r2
 800249a:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4053      	eors	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	4013      	ands	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	409a      	lsls	r2, r3
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	00000000 	.word	0x00000000
 80024c4:	40000000 	.word	0x40000000
 80024c8:	3ff00000 	.word	0x3ff00000

080024cc <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60fb      	str	r3, [r7, #12]
	*px = *py;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	601a      	str	r2, [r3, #0]
	*py = temp;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	601a      	str	r2, [r3, #0]
}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8002504:	e002      	b.n	800250c <FUNCcopy+0x16>
		++i;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3301      	adds	r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	441a      	add	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	440b      	add	r3, r1
 8002518:	7812      	ldrb	r2, [r2, #0]
 800251a:	701a      	strb	r2, [r3, #0]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f1      	bne.n	8002506 <FUNCcopy+0x10>
}
 8002522:	bf00      	nop
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	e015      	b.n	8002570 <FUNCsqueeze+0x40>
		if (s[i] != c)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4293      	cmp	r3, r2
 8002552:	d00a      	beq.n	800256a <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	441a      	add	r2, r3
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1c59      	adds	r1, r3, #1
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	4619      	mov	r1, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	440b      	add	r3, r1
 8002566:	7812      	ldrb	r2, [r2, #0]
 8002568:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	3301      	adds	r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e3      	bne.n	8002544 <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	2200      	movs	r2, #0
 8002584:	701a      	strb	r2, [r3, #0]
}
 8002586:	bf00      	nop
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 8002592:	b480      	push	{r7}
 8002594:	b087      	sub	sp, #28
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	0fda      	lsrs	r2, r3, #31
 80025a0:	4413      	add	r3, r2
 80025a2:	105b      	asrs	r3, r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	e042      	b.n	800262e <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	e036      	b.n	800261c <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	e01d      	b.n	80025f4 <FUNCshellsort+0x62>
				temp = v[j];
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	4413      	add	r3, r2
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	4413      	add	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	441a      	add	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	440b      	add	r3, r1
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	4413      	add	r3, r2
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	db0d      	blt.n	8002616 <FUNCshellsort+0x84>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68f9      	ldr	r1, [r7, #12]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	440b      	add	r3, r1
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	440b      	add	r3, r1
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	429a      	cmp	r2, r3
 8002614:	dcd0      	bgt.n	80025b8 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	3301      	adds	r3, #1
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	dbc4      	blt.n	80025ae <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	0fda      	lsrs	r2, r3, #31
 8002628:	4413      	add	r3, r2
 800262a:	105b      	asrs	r3, r3, #1
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	dcb9      	bgt.n	80025a8 <FUNCshellsort+0x16>
			}
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	da02      	bge.n	800265c <FUNCi32toa+0x18>
	n = -n; // make n positive
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	425b      	negs	r3, r3
 800265a:	607b      	str	r3, [r7, #4]
	i = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <FUNCi32toa+0x8c>)
 8002664:	fb83 1302 	smull	r1, r3, r3, r2
 8002668:	1099      	asrs	r1, r3, #2
 800266a:	17d3      	asrs	r3, r2, #31
 800266c:	1ac9      	subs	r1, r1, r3
 800266e:	460b      	mov	r3, r1
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	1ad1      	subs	r1, r2, r3
 8002678:	b2ca      	uxtb	r2, r1
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	1c59      	adds	r1, r3, #1
 800267e:	73f9      	strb	r1, [r7, #15]
 8002680:	4619      	mov	r1, r3
 8002682:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002686:	b2da      	uxtb	r2, r3
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <FUNCi32toa+0x90>)
 800268a:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a10      	ldr	r2, [pc, #64]	; (80026d0 <FUNCi32toa+0x8c>)
 8002690:	fb82 1203 	smull	r1, r2, r2, r3
 8002694:	1092      	asrs	r2, r2, #2
 8002696:	17db      	asrs	r3, r3, #31
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	dcde      	bgt.n	8002660 <FUNCi32toa+0x1c>
	if (sign < 0)
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da06      	bge.n	80026b6 <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	73fa      	strb	r2, [r7, #15]
 80026ae:	461a      	mov	r2, r3
 80026b0:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <FUNCi32toa+0x90>)
 80026b2:	212d      	movs	r1, #45	; 0x2d
 80026b4:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	4a06      	ldr	r2, [pc, #24]	; (80026d4 <FUNCi32toa+0x90>)
 80026ba:	2100      	movs	r1, #0
 80026bc:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80026be:	4805      	ldr	r0, [pc, #20]	; (80026d4 <FUNCi32toa+0x90>)
 80026c0:	f000 fa73 	bl	8002baa <Reverse>
	return FUNCstr;
 80026c4:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <FUNCi32toa+0x90>)
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	66666667 	.word	0x66666667
 80026d4:	2000041c 	.word	0x2000041c

080026d8 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	81bb      	strh	r3, [r7, #12]
 80026e6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	da03      	bge.n	80026f6 <FUNCi16toa+0x1e>
		n = -n; // make n positive
 80026ee:	88fb      	ldrh	r3, [r7, #6]
 80026f0:	425b      	negs	r3, r3
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	80fb      	strh	r3, [r7, #6]
	i = 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 80026fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026fe:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <FUNCi16toa+0x9c>)
 8002700:	fb83 1302 	smull	r1, r3, r3, r2
 8002704:	1099      	asrs	r1, r3, #2
 8002706:	17d3      	asrs	r3, r2, #31
 8002708:	1ac9      	subs	r1, r1, r3
 800270a:	460b      	mov	r3, r1
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	b21b      	sxth	r3, r3
 8002716:	b2da      	uxtb	r2, r3
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	1c59      	adds	r1, r3, #1
 800271c:	73f9      	strb	r1, [r7, #15]
 800271e:	4619      	mov	r1, r3
 8002720:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4b14      	ldr	r3, [pc, #80]	; (8002778 <FUNCi16toa+0xa0>)
 8002728:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 800272a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800272e:	4a11      	ldr	r2, [pc, #68]	; (8002774 <FUNCi16toa+0x9c>)
 8002730:	fb82 1203 	smull	r1, r2, r2, r3
 8002734:	1092      	asrs	r2, r2, #2
 8002736:	17db      	asrs	r3, r3, #31
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	80fb      	strh	r3, [r7, #6]
 800273c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002740:	2b00      	cmp	r3, #0
 8002742:	dcda      	bgt.n	80026fa <FUNCi16toa+0x22>
	if (sign < 0)
 8002744:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002748:	2b00      	cmp	r3, #0
 800274a:	da06      	bge.n	800275a <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	73fa      	strb	r2, [r7, #15]
 8002752:	461a      	mov	r2, r3
 8002754:	4b08      	ldr	r3, [pc, #32]	; (8002778 <FUNCi16toa+0xa0>)
 8002756:	212d      	movs	r1, #45	; 0x2d
 8002758:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 800275a:	7bfb      	ldrb	r3, [r7, #15]
 800275c:	4a06      	ldr	r2, [pc, #24]	; (8002778 <FUNCi16toa+0xa0>)
 800275e:	2100      	movs	r1, #0
 8002760:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8002762:	4805      	ldr	r0, [pc, #20]	; (8002778 <FUNCi16toa+0xa0>)
 8002764:	f000 fa21 	bl	8002baa <Reverse>
	return FUNCstr;
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <FUNCi16toa+0xa0>)
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	66666667 	.word	0x66666667
 8002778:	2000041c 	.word	0x2000041c

0800277c <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 8002786:	2300      	movs	r3, #0
 8002788:	73fb      	strb	r3, [r7, #15]
 800278a:	88fa      	ldrh	r2, [r7, #6]
 800278c:	4b1f      	ldr	r3, [pc, #124]	; (800280c <FUNCui16toa+0x90>)
 800278e:	fba3 1302 	umull	r1, r3, r3, r2
 8002792:	08d9      	lsrs	r1, r3, #3
 8002794:	460b      	mov	r3, r1
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	b29b      	uxth	r3, r3
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	1c59      	adds	r1, r3, #1
 80027a6:	73f9      	strb	r1, [r7, #15]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	4b17      	ldr	r3, [pc, #92]	; (8002810 <FUNCui16toa+0x94>)
 80027b2:	545a      	strb	r2, [r3, r1]
 80027b4:	e014      	b.n	80027e0 <FUNCui16toa+0x64>
 80027b6:	88fa      	ldrh	r2, [r7, #6]
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <FUNCui16toa+0x90>)
 80027ba:	fba3 1302 	umull	r1, r3, r3, r2
 80027be:	08d9      	lsrs	r1, r3, #3
 80027c0:	460b      	mov	r3, r1
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	1c59      	adds	r1, r3, #1
 80027d2:	73f9      	strb	r1, [r7, #15]
 80027d4:	4619      	mov	r1, r3
 80027d6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <FUNCui16toa+0x94>)
 80027de:	545a      	strb	r2, [r3, r1]
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	4a0a      	ldr	r2, [pc, #40]	; (800280c <FUNCui16toa+0x90>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	08db      	lsrs	r3, r3, #3
 80027ea:	80fb      	strh	r3, [r7, #6]
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1e1      	bne.n	80027b6 <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	4a06      	ldr	r2, [pc, #24]	; (8002810 <FUNCui16toa+0x94>)
 80027f6:	2100      	movs	r1, #0
 80027f8:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80027fa:	4805      	ldr	r0, [pc, #20]	; (8002810 <FUNCui16toa+0x94>)
 80027fc:	f000 f9d5 	bl	8002baa <Reverse>
	return FUNCstr;
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <FUNCui16toa+0x94>)
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	cccccccd 	.word	0xcccccccd
 8002810:	2000041c 	.word	0x2000041c

08002814 <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f9ad 	bl	8002b7c <StringLength>
 8002822:	4603      	mov	r3, r0
 8002824:	3b01      	subs	r3, #1
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	e014      	b.n	8002854 <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	4413      	add	r3, r2
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b20      	cmp	r3, #32
 8002834:	d00b      	beq.n	800284e <FUNCtrim+0x3a>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b09      	cmp	r3, #9
 8002840:	d005      	beq.n	800284e <FUNCtrim+0x3a>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b0a      	cmp	r3, #10
 800284c:	d106      	bne.n	800285c <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3b01      	subs	r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	dae7      	bge.n	800282a <FUNCtrim+0x16>
 800285a:	e000      	b.n	800285e <FUNCtrim+0x4a>
			break;
 800285c:	bf00      	nop
	s[n + 1] = '\0';
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3301      	adds	r3, #1
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	2200      	movs	r2, #0
 8002868:	701a      	strb	r2, [r3, #0]
	return n;
 800286a:	68fb      	ldr	r3, [r7, #12]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	dd02      	ble.n	800288c <FUNCpmax+0x18>
		biggest = a1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	e001      	b.n	8002890 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8002890:	68fb      	ldr	r3, [r7, #12]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 800289e:	b480      	push	{r7}
 80028a0:	b085      	sub	sp, #20
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 80028a8:	e00c      	b.n	80028c4 <FUNCgcd+0x26>
		temp = u % v;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	fb93 f2f2 	sdiv	r2, r3, r2
 80028b2:	6839      	ldr	r1, [r7, #0]
 80028b4:	fb01 f202 	mul.w	r2, r1, r2
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
		u = v;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	607b      	str	r3, [r7, #4]
		v = temp;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ef      	bne.n	80028aa <FUNCgcd+0xc>
	}
	return u;
 80028ca:	687b      	ldr	r3, [r7, #4]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	e011      	b.n	800290e <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	4413      	add	r3, r2
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	3b30      	subs	r3, #48	; 0x30
 80028f4:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	461a      	mov	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	4413      	add	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	3301      	adds	r3, #1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	4413      	add	r3, r2
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b2f      	cmp	r3, #47	; 0x2f
 8002918:	d905      	bls.n	8002926 <FUNCstrToInt+0x4e>
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	4413      	add	r3, r2
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b39      	cmp	r3, #57	; 0x39
 8002924:	d9e1      	bls.n	80028ea <FUNCstrToInt+0x12>
	}
	return result;
 8002926:	693b      	ldr	r3, [r7, #16]
}
 8002928:	4618      	mov	r0, r3
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	460a      	mov	r2, r1
 800293e:	71fb      	strb	r3, [r7, #7]
 8002940:	4613      	mov	r3, r2
 8002942:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 8002944:	79fa      	ldrb	r2, [r7, #7]
 8002946:	79bb      	ldrb	r3, [r7, #6]
 8002948:	4013      	ands	r3, r2
 800294a:	b2db      	uxtb	r3, r3
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	e002      	b.n	800296c <FUNCticks+0x14>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3301      	adds	r3, #1
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	d3f8      	bcc.n	8002966 <FUNCticks+0xe>
	return count;
 8002974:	68fb      	ldr	r3, [r7, #12]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 8002982:	b480      	push	{r7}
 8002984:	b085      	sub	sp, #20
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	425b      	negs	r3, r3
 8002998:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	425b      	negs	r3, r3
 80029a4:	60fb      	str	r3, [r7, #12]
    return value;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	e006      	b.n	80029b8 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029b0:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]
    return value;
 80029b6:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00b      	beq.n	80029ee <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	425b      	negs	r3, r3
 80029da:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029e2:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	425b      	negs	r3, r3
 80029e8:	60fb      	str	r3, [r7, #12]
    return value;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	e006      	b.n	80029fc <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f4:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60fb      	str	r3, [r7, #12]
    return value;
 80029fa:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	2201      	movs	r2, #1
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4013      	ands	r3, r2
 8002a36:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	e003      	b.n	8002a4a <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	4013      	ands	r3, r2
 8002a48:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4a0c      	ldr	r2, [pc, #48]	; (8002a98 <FUNCdec2bcd+0x40>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	08db      	lsrs	r3, r3, #3
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	b2d8      	uxtb	r0, r3
 8002a72:	79fa      	ldrb	r2, [r7, #7]
 8002a74:	4b08      	ldr	r3, [pc, #32]	; (8002a98 <FUNCdec2bcd+0x40>)
 8002a76:	fba3 1302 	umull	r1, r3, r3, r2
 8002a7a:	08d9      	lsrs	r1, r3, #3
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4403      	add	r3, r0
 8002a8a:	b2db      	uxtb	r3, r3
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	cccccccd 	.word	0xcccccccd

08002a9c <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	091b      	lsrs	r3, r3, #4
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	0092      	lsls	r2, r2, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	4413      	add	r3, r2
 8002ac0:	b2db      	uxtb	r3, r3
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8002ada:	4a19      	ldr	r2, [pc, #100]	; (8002b40 <FUNCresizestr+0x70>)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e01f      	b.n	8002b2a <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10d      	bne.n	8002b12 <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002af6:	e007      	b.n	8002b08 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002af8:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <FUNCresizestr+0x70>)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4413      	add	r3, r2
 8002afe:	2220      	movs	r2, #32
 8002b00:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	dbf3      	blt.n	8002af8 <FUNCresizestr+0x28>
			}
			break;
 8002b10:	e00f      	b.n	8002b32 <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	4413      	add	r3, r2
 8002b18:	7819      	ldrb	r1, [r3, #0]
 8002b1a:	4a09      	ldr	r2, [pc, #36]	; (8002b40 <FUNCresizestr+0x70>)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	4413      	add	r3, r2
 8002b20:	460a      	mov	r2, r1
 8002b22:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3301      	adds	r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	dbdb      	blt.n	8002aea <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 8002b32:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <FUNCresizestr+0x70>)
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	2000041c 	.word	0x2000041c

08002b44 <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	69b9      	ldr	r1, [r7, #24]
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	1a8a      	subs	r2, r1, r2
 8002b5e:	fb03 f202 	mul.w	r2, r3, r2
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	1acb      	subs	r3, r1, r3
 8002b68:	fb92 f2f3 	sdiv	r2, r2, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	4413      	add	r3, r2
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	e002      	b.n	8002b90 <StringLength+0x14>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	4413      	add	r3, r2
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1f6      	bne.n	8002b8a <StringLength+0xe>
	return count;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ffe0 	bl	8002b7c <StringLength>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	e017      	b.n	8002bf4 <Reverse+0x4a>
		c = s[i];
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	441a      	add	r2, r3
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	440b      	add	r3, r1
 8002bda:	7812      	ldrb	r2, [r2, #0]
 8002bdc:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	4413      	add	r3, r2
 8002be4:	7bfa      	ldrb	r2, [r7, #15]
 8002be6:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3301      	adds	r3, #1
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	dbe3      	blt.n	8002bc4 <Reverse+0x1a>
	}
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	091b      	lsrs	r3, r3, #4
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4619      	mov	r1, r3
 8002c20:	0089      	lsls	r1, r1, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	b2db      	uxtb	r3, r3
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a0d      	ldr	r2, [pc, #52]	; (8002c78 <FUNCbin2bcd+0x40>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	08db      	lsrs	r3, r3, #3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	b2d8      	uxtb	r0, r3
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <FUNCbin2bcd+0x40>)
 8002c54:	fba3 2301 	umull	r2, r3, r3, r1
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	1aca      	subs	r2, r1, r3
 8002c64:	b2d3      	uxtb	r3, r2
 8002c66:	4403      	add	r3, r0
 8002c68:	b2db      	uxtb	r3, r3
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	cccccccd 	.word	0xcccccccd

08002c7c <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	da05      	bge.n	8002c9a <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 8002c8e:	463a      	mov	r2, r7
 8002c90:	1d3b      	adds	r3, r7, #4
 8002c92:	4611      	mov	r1, r2
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fc19 	bl	80024cc <FUNCswap>
	if (!b){
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002ca0:	e003      	b.n	8002caa <FUNCgcd1+0x2e>
			a = b;
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	607b      	str	r3, [r7, #4]
			b = r;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	fb93 f1f2 	sdiv	r1, r3, r2
 8002cb2:	fb01 f202 	mul.w	r2, r1, r2
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1f0      	bne.n	8002ca2 <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002cc0:	683b      	ldr	r3, [r7, #0]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b085      	sub	sp, #20
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	460a      	mov	r2, r1
 8002cd4:	71fb      	strb	r3, [r7, #7]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 8002cda:	79fa      	ldrb	r2, [r7, #7]
 8002cdc:	79bb      	ldrb	r3, [r7, #6]
 8002cde:	fa42 f303 	asr.w	r3, r2, r3
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <FUNCpincheck+0x26>
		lh = 1;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
 8002cee:	e001      	b.n	8002cf4 <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3714      	adds	r7, #20
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
	...

08002d04 <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	2201      	movs	r2, #1
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	e015      	b.n	8002d4c <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <FUNCprint_binary+0x32>
 8002d2a:	4a10      	ldr	r2, [pc, #64]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4413      	add	r3, r2
 8002d30:	2231      	movs	r2, #49	; 0x31
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e004      	b.n	8002d40 <FUNCprint_binary+0x3c>
 8002d36:	4a0d      	ldr	r2, [pc, #52]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	2230      	movs	r2, #48	; 0x30
 8002d3e:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1e6      	bne.n	8002d20 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 8002d52:	4a06      	ldr	r2, [pc, #24]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4413      	add	r3, r2
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002d5c:	4b03      	ldr	r3, [pc, #12]	; (8002d6c <FUNCprint_binary+0x68>)
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	2000041c 	.word	0x2000041c

08002d70 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	4b27      	ldr	r3, [pc, #156]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002d86:	fb83 1302 	smull	r1, r3, r3, r2
 8002d8a:	1099      	asrs	r1, r3, #2
 8002d8c:	17d3      	asrs	r3, r2, #31
 8002d8e:	1ac9      	subs	r1, r1, r3
 8002d90:	460b      	mov	r3, r1
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	1ad1      	subs	r1, r2, r3
 8002d9a:	b2ca      	uxtb	r2, r1
 8002d9c:	7dfb      	ldrb	r3, [r7, #23]
 8002d9e:	1c59      	adds	r1, r3, #1
 8002da0:	75f9      	strb	r1, [r7, #23]
 8002da2:	4619      	mov	r1, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	440b      	add	r3, r1
 8002da8:	3230      	adds	r2, #48	; 0x30
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	701a      	strb	r2, [r3, #0]
 8002dae:	e015      	b.n	8002ddc <FUNCintinvstr+0x6c>
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	4b1c      	ldr	r3, [pc, #112]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002db4:	fb83 1302 	smull	r1, r3, r3, r2
 8002db8:	1099      	asrs	r1, r3, #2
 8002dba:	17d3      	asrs	r3, r2, #31
 8002dbc:	1ac9      	subs	r1, r1, r3
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	1ad1      	subs	r1, r2, r3
 8002dc8:	b2ca      	uxtb	r2, r1
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	1c59      	adds	r1, r3, #1
 8002dce:	75f9      	strb	r1, [r7, #23]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3230      	adds	r2, #48	; 0x30
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4a11      	ldr	r2, [pc, #68]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002de0:	fb82 1203 	smull	r1, r2, r2, r3
 8002de4:	1092      	asrs	r2, r2, #2
 8002de6:	17db      	asrs	r3, r3, #31
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	dcde      	bgt.n	8002db0 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002df2:	e007      	b.n	8002e04 <FUNCintinvstr+0x94>
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	75fa      	strb	r2, [r7, #23]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4413      	add	r3, r2
 8002e00:	2230      	movs	r2, #48	; 0x30
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	7dfa      	ldrb	r2, [r7, #23]
 8002e06:	79fb      	ldrb	r3, [r7, #7]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d3f3      	bcc.n	8002df4 <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	4413      	add	r3, r2
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
	return k;
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	66666667 	.word	0x66666667

08002e28 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002e28:	b5b0      	push	{r4, r5, r7, lr}
 8002e2a:	b08a      	sub	sp, #40	; 0x28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e48:	f7fd fe68 	bl	8000b1c <__aeabi_dcmplt>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d008      	beq.n	8002e64 <FUNCftoa+0x3c>
		n = -num; sign = -1;
 8002e52:	68bc      	ldr	r4, [r7, #8]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002e5a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002e5e:	23ff      	movs	r3, #255	; 0xff
 8002e60:	77bb      	strb	r3, [r7, #30]
 8002e62:	e005      	b.n	8002e70 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 8002e64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e68:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e74:	f7fd feb8 	bl	8000be8 <__aeabi_d2uiz>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	61bb      	str	r3, [r7, #24]
 8002e7c:	69b8      	ldr	r0, [r7, #24]
 8002e7e:	f7fd fb61 	bl	8000544 <__aeabi_ui2d>
 8002e82:	4602      	mov	r2, r0
 8002e84:	460b      	mov	r3, r1
 8002e86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e8a:	f7fd fa1d 	bl	80002c8 <__aeabi_dsub>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff ff67 	bl	8002d70 <FUNCintinvstr>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8002ea6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	da08      	bge.n	8002ec0 <FUNCftoa+0x98>
 8002eae:	7ffb      	ldrb	r3, [r7, #31]
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	77fa      	strb	r2, [r7, #31]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	222d      	movs	r2, #45	; 0x2d
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e007      	b.n	8002ed0 <FUNCftoa+0xa8>
 8002ec0:	7ffb      	ldrb	r3, [r7, #31]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	77fa      	strb	r2, [r7, #31]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4413      	add	r3, r2
 8002ecc:	2220      	movs	r2, #32
 8002ece:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002ed0:	7ffb      	ldrb	r3, [r7, #31]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff fe65 	bl	8002baa <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d030      	beq.n	8002f48 <FUNCftoa+0x120>
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	2b06      	cmp	r3, #6
 8002eea:	d82d      	bhi.n	8002f48 <FUNCftoa+0x120>
		res[k++] = '.';
 8002eec:	7ffb      	ldrb	r3, [r7, #31]
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	77fa      	strb	r2, [r7, #31]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	222e      	movs	r2, #46	; 0x2e
 8002efa:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8002efc:	78fb      	ldrb	r3, [r7, #3]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd fb20 	bl	8000544 <__aeabi_ui2d>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	ec43 2b11 	vmov	d1, r2, r3
 8002f0c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002f98 <FUNCftoa+0x170>
 8002f10:	f004 ff8a 	bl	8007e28 <pow>
 8002f14:	ec51 0b10 	vmov	r0, r1, d0
 8002f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f1c:	f7fd fb8c 	bl	8000638 <__aeabi_dmul>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	f7fd fe36 	bl	8000b98 <__aeabi_d2iz>
 8002f2c:	7ffb      	ldrb	r3, [r7, #31]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	4413      	add	r3, r2
 8002f32:	78fa      	ldrb	r2, [r7, #3]
 8002f34:	4619      	mov	r1, r3
 8002f36:	f7ff ff1b 	bl	8002d70 <FUNCintinvstr>
		Reverse(res + k);
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fe32 	bl	8002baa <Reverse>
 8002f46:	e021      	b.n	8002f8c <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002f48:	7ffb      	ldrb	r3, [r7, #31]
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	77fa      	strb	r2, [r7, #31]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4413      	add	r3, r2
 8002f54:	222e      	movs	r2, #46	; 0x2e
 8002f56:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002f58:	f04f 0200 	mov.w	r2, #0
 8002f5c:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <FUNCftoa+0x178>)
 8002f5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f62:	f7fd fb69 	bl	8000638 <__aeabi_dmul>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f7fd fe13 	bl	8000b98 <__aeabi_d2iz>
 8002f72:	7ffb      	ldrb	r3, [r7, #31]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	2202      	movs	r2, #2
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f7ff fef8 	bl	8002d70 <FUNCintinvstr>
		Reverse(res + k);
 8002f80:	7ffb      	ldrb	r3, [r7, #31]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fe0f 	bl	8002baa <Reverse>
	}
	return res;
 8002f8c:	687b      	ldr	r3, [r7, #4]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3728      	adds	r7, #40	; 0x28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bdb0      	pop	{r4, r5, r7, pc}
 8002f96:	bf00      	nop
 8002f98:	00000000 	.word	0x00000000
 8002f9c:	40240000 	.word	0x40240000
 8002fa0:	40590000 	.word	0x40590000

08002fa4 <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	4a1e      	ldr	r2, [pc, #120]	; (800302c <FUNCdectohex+0x88>)
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	54d1      	strb	r1, [r2, r3]
 8002fb8:	e02c      	b.n	8003014 <FUNCdectohex+0x70>
		remainder = num % 16;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	425a      	negs	r2, r3
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	f002 020f 	and.w	r2, r2, #15
 8002fc6:	bf58      	it	pl
 8002fc8:	4253      	negpl	r3, r2
 8002fca:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b09      	cmp	r3, #9
 8002fd0:	dc0b      	bgt.n	8002fea <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	1c59      	adds	r1, r3, #1
 8002fda:	73f9      	strb	r1, [r7, #15]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	4b11      	ldr	r3, [pc, #68]	; (800302c <FUNCdectohex+0x88>)
 8002fe6:	545a      	strb	r2, [r3, r1]
 8002fe8:	e00a      	b.n	8003000 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	1c59      	adds	r1, r3, #1
 8002ff2:	73f9      	strb	r1, [r7, #15]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <FUNCdectohex+0x88>)
 8002ffe:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	4a0a      	ldr	r2, [pc, #40]	; (800302c <FUNCdectohex+0x88>)
 8003004:	2100      	movs	r1, #0
 8003006:	54d1      	strb	r1, [r2, r3]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	da00      	bge.n	8003010 <FUNCdectohex+0x6c>
 800300e:	330f      	adds	r3, #15
 8003010:	111b      	asrs	r3, r3, #4
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1cf      	bne.n	8002fba <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 800301a:	4804      	ldr	r0, [pc, #16]	; (800302c <FUNCdectohex+0x88>)
 800301c:	f7ff fdc5 	bl	8002baa <Reverse>
	return FUNCstr;
 8003020:	4b02      	ldr	r3, [pc, #8]	; (800302c <FUNCdectohex+0x88>)
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	2000041c 	.word	0x2000041c

08003030 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8003038:	793b      	ldrb	r3, [r7, #4]
 800303a:	b29b      	uxth	r3, r3
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	b29a      	uxth	r2, r3
 8003040:	797b      	ldrb	r3, [r7, #5]
 8003042:	b29b      	uxth	r3, r3
 8003044:	4313      	orrs	r3, r2
 8003046:	b29b      	uxth	r3, r3
}
 8003048:	4618      	mov	r0, r3
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 800305c:	797b      	ldrb	r3, [r7, #5]
 800305e:	b29b      	uxth	r3, r3
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	b29a      	uxth	r2, r3
 8003064:	793b      	ldrb	r3, [r7, #4]
 8003066:	b29b      	uxth	r3, r3
 8003068:	4313      	orrs	r3, r2
 800306a:	b29b      	uxth	r3, r3
}
 800306c:	4618      	mov	r0, r3
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	b29b      	uxth	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	723b      	strb	r3, [r7, #8]
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	727b      	strb	r3, [r7, #9]
	return reg;
 8003092:	893b      	ldrh	r3, [r7, #8]
 8003094:	81bb      	strh	r3, [r7, #12]
 8003096:	2300      	movs	r3, #0
 8003098:	7b3a      	ldrb	r2, [r7, #12]
 800309a:	f362 0307 	bfi	r3, r2, #0, #8
 800309e:	7b7a      	ldrb	r2, [r7, #13]
 80030a0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	b29b      	uxth	r3, r3
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	727b      	strb	r3, [r7, #9]
 80030c4:	88fb      	ldrh	r3, [r7, #6]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	723b      	strb	r3, [r7, #8]
	return reg;
 80030ca:	893b      	ldrh	r3, [r7, #8]
 80030cc:	81bb      	strh	r3, [r7, #12]
 80030ce:	2300      	movs	r3, #0
 80030d0:	7b3a      	ldrb	r2, [r7, #12]
 80030d2:	f362 0307 	bfi	r3, r2, #0, #8
 80030d6:	7b7a      	ldrb	r2, [r7, #13]
 80030d8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	021b      	lsls	r3, r3, #8
 80030f6:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	89fb      	ldrh	r3, [r7, #14]
 8003100:	4313      	orrs	r3, r2
 8003102:	b29b      	uxth	r3, r3
}
 8003104:	4618      	mov	r0, r3
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 8003110:	b40f      	push	{r0, r1, r2, r3}
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 8003118:	f107 0314 	add.w	r3, r7, #20
 800311c:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	215f      	movs	r1, #95	; 0x5f
 8003124:	4808      	ldr	r0, [pc, #32]	; (8003148 <FUNCprint+0x38>)
 8003126:	f004 f9c1 	bl	80074ac <vsniprintf>
 800312a:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	da01      	bge.n	8003136 <FUNCprint+0x26>
		return NULL;
 8003132:	2300      	movs	r3, #0
 8003134:	e000      	b.n	8003138 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 8003136:	4b04      	ldr	r3, [pc, #16]	; (8003148 <FUNCprint+0x38>)
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003142:	b004      	add	sp, #16
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	2000041c 	.word	0x2000041c

0800314c <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 800314c:	b5b0      	push	{r4, r5, r7, lr}
 800314e:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8003152:	af00      	add	r7, sp, #0
 8003154:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
 8003158:	f8c7 1200 	str.w	r1, [r7, #512]	; 0x200
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 800315c:	4c24      	ldr	r4, [pc, #144]	; (80031f0 <LCD0enable+0xa4>)
 800315e:	463b      	mov	r3, r7
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fc49 	bl	80039f8 <STM32446enable>
 8003166:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800316a:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 800316e:	4620      	mov	r0, r4
 8003170:	4619      	mov	r1, r3
 8003172:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003176:	461a      	mov	r2, r3
 8003178:	f004 f90c 	bl	8007394 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 800317c:	4a1d      	ldr	r2, [pc, #116]	; (80031f4 <LCD0enable+0xa8>)
 800317e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003182:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 8003184:	4b1c      	ldr	r3, [pc, #112]	; (80031f8 <LCD0enable+0xac>)
 8003186:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
	lcd0.read = LCD0_read;
 800318a:	4b1c      	ldr	r3, [pc, #112]	; (80031fc <LCD0enable+0xb0>)
 800318c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	lcd0.BF = LCD0_BF;
 8003190:	4b1b      	ldr	r3, [pc, #108]	; (8003200 <LCD0enable+0xb4>)
 8003192:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	lcd0.putch = LCD0_putch;
 8003196:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <LCD0enable+0xb8>)
 8003198:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	lcd0.getch = LCD0_getch;
 800319c:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <LCD0enable+0xbc>)
 800319e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
	lcd0.string = LCD0_string; // RAW
 80031a2:	4b1a      	ldr	r3, [pc, #104]	; (800320c <LCD0enable+0xc0>)
 80031a4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	lcd0.string_size = LCD0_string_size; // RAW
 80031a8:	4b19      	ldr	r3, [pc, #100]	; (8003210 <LCD0enable+0xc4>)
 80031aa:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	lcd0.hspace = LCD0_hspace;
 80031ae:	4b19      	ldr	r3, [pc, #100]	; (8003214 <LCD0enable+0xc8>)
 80031b0:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
	lcd0.clear = LCD0_clear;
 80031b4:	4b18      	ldr	r3, [pc, #96]	; (8003218 <LCD0enable+0xcc>)
 80031b6:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	lcd0.gotoxy = LCD0_gotoxy;
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <LCD0enable+0xd0>)
 80031bc:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
	lcd0.reboot = LCD0_reboot;
 80031c0:	4b17      	ldr	r3, [pc, #92]	; (8003220 <LCD0enable+0xd4>)
 80031c2:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
	//LCD INIC
	LCD0_inic();
 80031c6:	f000 f82d 	bl	8003224 <LCD0_inic>
	//
	return lcd0;
 80031ca:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80031ce:	461d      	mov	r5, r3
 80031d0:	f507 7403 	add.w	r4, r7, #524	; 0x20c
 80031d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031dc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031e0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80031e4:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 80031e8:	f507 770e 	add.w	r7, r7, #568	; 0x238
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bdb0      	pop	{r4, r5, r7, pc}
 80031f0:	2000047c 	.word	0x2000047c
 80031f4:	2000067c 	.word	0x2000067c
 80031f8:	080033bd 	.word	0x080033bd
 80031fc:	0800360d 	.word	0x0800360d
 8003200:	080037e1 	.word	0x080037e1
 8003204:	08003839 	.word	0x08003839
 8003208:	0800381b 	.word	0x0800381b
 800320c:	08003859 	.word	0x08003859
 8003210:	08003887 	.word	0x08003887
 8003214:	080038e3 	.word	0x080038e3
 8003218:	08003909 	.word	0x08003909
 800321c:	08003929 	.word	0x08003929
 8003220:	080039b5 	.word	0x080039b5

08003224 <LCD0_inic>:
void LCD0_inic(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 800322a:	4b61      	ldr	r3, [pc, #388]	; (80033b0 <LCD0_inic+0x18c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4b5f      	ldr	r3, [pc, #380]	; (80033b0 <LCD0_inic+0x18c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003238:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 800323a:	4b5d      	ldr	r3, [pc, #372]	; (80033b0 <LCD0_inic+0x18c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b5b      	ldr	r3, [pc, #364]	; (80033b0 <LCD0_inic+0x18c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f042 0215 	orr.w	r2, r2, #21
 8003248:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 800324a:	4b59      	ldr	r3, [pc, #356]	; (80033b0 <LCD0_inic+0x18c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	4b57      	ldr	r3, [pc, #348]	; (80033b0 <LCD0_inic+0x18c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003258:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 800325a:	4b55      	ldr	r3, [pc, #340]	; (80033b0 <LCD0_inic+0x18c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	4b53      	ldr	r3, [pc, #332]	; (80033b0 <LCD0_inic+0x18c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003268:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 800326a:	4b51      	ldr	r3, [pc, #324]	; (80033b0 <LCD0_inic+0x18c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b4f      	ldr	r3, [pc, #316]	; (80033b0 <LCD0_inic+0x18c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003278:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 800327a:	4b4d      	ldr	r3, [pc, #308]	; (80033b0 <LCD0_inic+0x18c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	4b4b      	ldr	r3, [pc, #300]	; (80033b0 <LCD0_inic+0x18c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003288:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 800328a:	4b49      	ldr	r3, [pc, #292]	; (80033b0 <LCD0_inic+0x18c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	4b47      	ldr	r3, [pc, #284]	; (80033b0 <LCD0_inic+0x18c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003298:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 800329a:	4b45      	ldr	r3, [pc, #276]	; (80033b0 <LCD0_inic+0x18c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	4a43      	ldr	r2, [pc, #268]	; (80033b0 <LCD0_inic+0x18c>)
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032ac:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80032ae:	4b40      	ldr	r3, [pc, #256]	; (80033b0 <LCD0_inic+0x18c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	4a3e      	ldr	r2, [pc, #248]	; (80033b0 <LCD0_inic+0x18c>)
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 80032bc:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80032c0:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 80032c2:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <LCD0_inic+0x18c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	4a39      	ldr	r2, [pc, #228]	; (80033b4 <LCD0_inic+0x190>)
 80032ce:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 80032d0:	4b39      	ldr	r3, [pc, #228]	; (80033b8 <LCD0_inic+0x194>)
 80032d2:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 80032d6:	2014      	movs	r0, #20
 80032d8:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032da:	2100      	movs	r1, #0
 80032dc:	2038      	movs	r0, #56	; 0x38
 80032de:	f000 f86d 	bl	80033bc <LCD0_write>
	stm.systick.delay_10us(4);
 80032e2:	4b35      	ldr	r3, [pc, #212]	; (80033b8 <LCD0_inic+0x194>)
 80032e4:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80032e8:	2004      	movs	r0, #4
 80032ea:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032ec:	2100      	movs	r1, #0
 80032ee:	2038      	movs	r0, #56	; 0x38
 80032f0:	f000 f864 	bl	80033bc <LCD0_write>
	stm.systick.delay_10us(10);
 80032f4:	4b30      	ldr	r3, [pc, #192]	; (80033b8 <LCD0_inic+0x194>)
 80032f6:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80032fa:	200a      	movs	r0, #10
 80032fc:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032fe:	2100      	movs	r1, #0
 8003300:	2038      	movs	r0, #56	; 0x38
 8003302:	f000 f85b 	bl	80033bc <LCD0_write>
	stm.systick.delay_10us(4);
 8003306:	4b2c      	ldr	r3, [pc, #176]	; (80033b8 <LCD0_inic+0x194>)
 8003308:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800330c:	2004      	movs	r0, #4
 800330e:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 8003310:	2100      	movs	r1, #0
 8003312:	2028      	movs	r0, #40	; 0x28
 8003314:	f000 f852 	bl	80033bc <LCD0_write>
	stm.systick.delay_10us(4);
 8003318:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <LCD0_inic+0x194>)
 800331a:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800331e:	2004      	movs	r0, #4
 8003320:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 8003322:	2100      	movs	r1, #0
 8003324:	2028      	movs	r0, #40	; 0x28
 8003326:	f000 f849 	bl	80033bc <LCD0_write>
	stm.systick.delay_10us(4);
 800332a:	4b23      	ldr	r3, [pc, #140]	; (80033b8 <LCD0_inic+0x194>)
 800332c:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8003330:	2004      	movs	r0, #4
 8003332:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 8003334:	2302      	movs	r3, #2
 8003336:	71fb      	strb	r3, [r7, #7]
 8003338:	e032      	b.n	80033a0 <LCD0_inic+0x17c>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 800333a:	2100      	movs	r1, #0
 800333c:	2028      	movs	r0, #40	; 0x28
 800333e:	f000 f83d 	bl	80033bc <LCD0_write>
		LCD0_BF();
 8003342:	f000 fa4d 	bl	80037e0 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 8003346:	2100      	movs	r1, #0
 8003348:	2028      	movs	r0, #40	; 0x28
 800334a:	f000 f837 	bl	80033bc <LCD0_write>
		LCD0_BF();
 800334e:	f000 fa47 	bl	80037e0 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 8003352:	2100      	movs	r1, #0
 8003354:	200c      	movs	r0, #12
 8003356:	f000 f831 	bl	80033bc <LCD0_write>
		LCD0_BF();
 800335a:	f000 fa41 	bl	80037e0 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 800335e:	2100      	movs	r1, #0
 8003360:	200c      	movs	r0, #12
 8003362:	f000 f82b 	bl	80033bc <LCD0_write>
		LCD0_BF();
 8003366:	f000 fa3b 	bl	80037e0 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 800336a:	2100      	movs	r1, #0
 800336c:	2001      	movs	r0, #1
 800336e:	f000 f825 	bl	80033bc <LCD0_write>
		LCD0_BF();
 8003372:	f000 fa35 	bl	80037e0 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 8003376:	2100      	movs	r1, #0
 8003378:	2001      	movs	r0, #1
 800337a:	f000 f81f 	bl	80033bc <LCD0_write>
		LCD0_BF();
 800337e:	f000 fa2f 	bl	80037e0 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8003382:	2100      	movs	r1, #0
 8003384:	2006      	movs	r0, #6
 8003386:	f000 f819 	bl	80033bc <LCD0_write>
		LCD0_BF();
 800338a:	f000 fa29 	bl	80037e0 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 800338e:	2100      	movs	r1, #0
 8003390:	2006      	movs	r0, #6
 8003392:	f000 f813 	bl	80033bc <LCD0_write>
		LCD0_BF();
 8003396:	f000 fa23 	bl	80037e0 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	3b01      	subs	r3, #1
 800339e:	71fb      	strb	r3, [r7, #7]
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1c9      	bne.n	800333a <LCD0_inic+0x116>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 80033a6:	bf00      	nop
 80033a8:	bf00      	nop
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	2000067c 	.word	0x2000067c
 80033b4:	20000680 	.word	0x20000680
 80033b8:	2000047c 	.word	0x2000047c

080033bc <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	460a      	mov	r2, r1
 80033c6:	71fb      	strb	r3, [r7, #7]
 80033c8:	4613      	mov	r3, r2
 80033ca:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 80033cc:	4b8d      	ldr	r3, [pc, #564]	; (8003604 <LCD0_write+0x248>)
 80033ce:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80033d2:	4a8d      	ldr	r2, [pc, #564]	; (8003608 <LCD0_write+0x24c>)
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	2101      	movs	r1, #1
 80033d8:	4610      	mov	r0, r2
 80033da:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80033dc:	88bb      	ldrh	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d008      	beq.n	80033f4 <LCD0_write+0x38>
 80033e2:	4b88      	ldr	r3, [pc, #544]	; (8003604 <LCD0_write+0x248>)
 80033e4:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 80033e8:	4a87      	ldr	r2, [pc, #540]	; (8003608 <LCD0_write+0x24c>)
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	2100      	movs	r1, #0
 80033ee:	4610      	mov	r0, r2
 80033f0:	4798      	blx	r3
 80033f2:	e007      	b.n	8003404 <LCD0_write+0x48>
 80033f4:	4b83      	ldr	r3, [pc, #524]	; (8003604 <LCD0_write+0x248>)
 80033f6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80033fa:	4a83      	ldr	r2, [pc, #524]	; (8003608 <LCD0_write+0x24c>)
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	2100      	movs	r1, #0
 8003400:	4610      	mov	r0, r2
 8003402:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 8003404:	4b80      	ldr	r3, [pc, #512]	; (8003608 <LCD0_write+0x24c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	4b7f      	ldr	r3, [pc, #508]	; (8003608 <LCD0_write+0x24c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003412:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8003414:	4b7c      	ldr	r3, [pc, #496]	; (8003608 <LCD0_write+0x24c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	4b7b      	ldr	r3, [pc, #492]	; (8003608 <LCD0_write+0x24c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003422:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8003424:	4b77      	ldr	r3, [pc, #476]	; (8003604 <LCD0_write+0x248>)
 8003426:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800342a:	4a77      	ldr	r2, [pc, #476]	; (8003608 <LCD0_write+0x24c>)
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	2102      	movs	r1, #2
 8003430:	4610      	mov	r0, r2
 8003432:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8003434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003438:	2b00      	cmp	r3, #0
 800343a:	da08      	bge.n	800344e <LCD0_write+0x92>
 800343c:	4b71      	ldr	r3, [pc, #452]	; (8003604 <LCD0_write+0x248>)
 800343e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003442:	4a71      	ldr	r2, [pc, #452]	; (8003608 <LCD0_write+0x24c>)
 8003444:	6812      	ldr	r2, [r2, #0]
 8003446:	2107      	movs	r1, #7
 8003448:	4610      	mov	r0, r2
 800344a:	4798      	blx	r3
 800344c:	e007      	b.n	800345e <LCD0_write+0xa2>
 800344e:	4b6d      	ldr	r3, [pc, #436]	; (8003604 <LCD0_write+0x248>)
 8003450:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003454:	4a6c      	ldr	r2, [pc, #432]	; (8003608 <LCD0_write+0x24c>)
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	2107      	movs	r1, #7
 800345a:	4610      	mov	r0, r2
 800345c:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003464:	2b00      	cmp	r3, #0
 8003466:	d008      	beq.n	800347a <LCD0_write+0xbe>
 8003468:	4b66      	ldr	r3, [pc, #408]	; (8003604 <LCD0_write+0x248>)
 800346a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800346e:	4a66      	ldr	r2, [pc, #408]	; (8003608 <LCD0_write+0x24c>)
 8003470:	6812      	ldr	r2, [r2, #0]
 8003472:	2106      	movs	r1, #6
 8003474:	4610      	mov	r0, r2
 8003476:	4798      	blx	r3
 8003478:	e007      	b.n	800348a <LCD0_write+0xce>
 800347a:	4b62      	ldr	r3, [pc, #392]	; (8003604 <LCD0_write+0x248>)
 800347c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003480:	4a61      	ldr	r2, [pc, #388]	; (8003608 <LCD0_write+0x24c>)
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	2106      	movs	r1, #6
 8003486:	4610      	mov	r0, r2
 8003488:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	2b00      	cmp	r3, #0
 8003492:	d008      	beq.n	80034a6 <LCD0_write+0xea>
 8003494:	4b5b      	ldr	r3, [pc, #364]	; (8003604 <LCD0_write+0x248>)
 8003496:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800349a:	4a5b      	ldr	r2, [pc, #364]	; (8003608 <LCD0_write+0x24c>)
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	2105      	movs	r1, #5
 80034a0:	4610      	mov	r0, r2
 80034a2:	4798      	blx	r3
 80034a4:	e007      	b.n	80034b6 <LCD0_write+0xfa>
 80034a6:	4b57      	ldr	r3, [pc, #348]	; (8003604 <LCD0_write+0x248>)
 80034a8:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80034ac:	4a56      	ldr	r2, [pc, #344]	; (8003608 <LCD0_write+0x24c>)
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	2105      	movs	r1, #5
 80034b2:	4610      	mov	r0, r2
 80034b4:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	f003 0310 	and.w	r3, r3, #16
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d008      	beq.n	80034d2 <LCD0_write+0x116>
 80034c0:	4b50      	ldr	r3, [pc, #320]	; (8003604 <LCD0_write+0x248>)
 80034c2:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 80034c6:	4a50      	ldr	r2, [pc, #320]	; (8003608 <LCD0_write+0x24c>)
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	2104      	movs	r1, #4
 80034cc:	4610      	mov	r0, r2
 80034ce:	4798      	blx	r3
 80034d0:	e007      	b.n	80034e2 <LCD0_write+0x126>
 80034d2:	4b4c      	ldr	r3, [pc, #304]	; (8003604 <LCD0_write+0x248>)
 80034d4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80034d8:	4a4b      	ldr	r2, [pc, #300]	; (8003608 <LCD0_write+0x24c>)
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	2104      	movs	r1, #4
 80034de:	4610      	mov	r0, r2
 80034e0:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80034e2:	4b48      	ldr	r3, [pc, #288]	; (8003604 <LCD0_write+0x248>)
 80034e4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80034e8:	4a47      	ldr	r2, [pc, #284]	; (8003608 <LCD0_write+0x24c>)
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	2102      	movs	r1, #2
 80034ee:	4610      	mov	r0, r2
 80034f0:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 80034f2:	4b44      	ldr	r3, [pc, #272]	; (8003604 <LCD0_write+0x248>)
 80034f4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80034f8:	4a43      	ldr	r2, [pc, #268]	; (8003608 <LCD0_write+0x24c>)
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	2101      	movs	r1, #1
 80034fe:	4610      	mov	r0, r2
 8003500:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003502:	88bb      	ldrh	r3, [r7, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <LCD0_write+0x15e>
 8003508:	4b3e      	ldr	r3, [pc, #248]	; (8003604 <LCD0_write+0x248>)
 800350a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800350e:	4a3e      	ldr	r2, [pc, #248]	; (8003608 <LCD0_write+0x24c>)
 8003510:	6812      	ldr	r2, [r2, #0]
 8003512:	2100      	movs	r1, #0
 8003514:	4610      	mov	r0, r2
 8003516:	4798      	blx	r3
 8003518:	e007      	b.n	800352a <LCD0_write+0x16e>
 800351a:	4b3a      	ldr	r3, [pc, #232]	; (8003604 <LCD0_write+0x248>)
 800351c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003520:	4a39      	ldr	r2, [pc, #228]	; (8003608 <LCD0_write+0x24c>)
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	2100      	movs	r1, #0
 8003526:	4610      	mov	r0, r2
 8003528:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800352a:	4b36      	ldr	r3, [pc, #216]	; (8003604 <LCD0_write+0x248>)
 800352c:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003530:	4a35      	ldr	r2, [pc, #212]	; (8003608 <LCD0_write+0x24c>)
 8003532:	6812      	ldr	r2, [r2, #0]
 8003534:	2102      	movs	r1, #2
 8003536:	4610      	mov	r0, r2
 8003538:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <LCD0_write+0x19a>
 8003544:	4b2f      	ldr	r3, [pc, #188]	; (8003604 <LCD0_write+0x248>)
 8003546:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800354a:	4a2f      	ldr	r2, [pc, #188]	; (8003608 <LCD0_write+0x24c>)
 800354c:	6812      	ldr	r2, [r2, #0]
 800354e:	2107      	movs	r1, #7
 8003550:	4610      	mov	r0, r2
 8003552:	4798      	blx	r3
 8003554:	e007      	b.n	8003566 <LCD0_write+0x1aa>
 8003556:	4b2b      	ldr	r3, [pc, #172]	; (8003604 <LCD0_write+0x248>)
 8003558:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800355c:	4a2a      	ldr	r2, [pc, #168]	; (8003608 <LCD0_write+0x24c>)
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	2107      	movs	r1, #7
 8003562:	4610      	mov	r0, r2
 8003564:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <LCD0_write+0x1c6>
 8003570:	4b24      	ldr	r3, [pc, #144]	; (8003604 <LCD0_write+0x248>)
 8003572:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003576:	4a24      	ldr	r2, [pc, #144]	; (8003608 <LCD0_write+0x24c>)
 8003578:	6812      	ldr	r2, [r2, #0]
 800357a:	2106      	movs	r1, #6
 800357c:	4610      	mov	r0, r2
 800357e:	4798      	blx	r3
 8003580:	e007      	b.n	8003592 <LCD0_write+0x1d6>
 8003582:	4b20      	ldr	r3, [pc, #128]	; (8003604 <LCD0_write+0x248>)
 8003584:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003588:	4a1f      	ldr	r2, [pc, #124]	; (8003608 <LCD0_write+0x24c>)
 800358a:	6812      	ldr	r2, [r2, #0]
 800358c:	2106      	movs	r1, #6
 800358e:	4610      	mov	r0, r2
 8003590:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8003592:	79fb      	ldrb	r3, [r7, #7]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <LCD0_write+0x1f2>
 800359c:	4b19      	ldr	r3, [pc, #100]	; (8003604 <LCD0_write+0x248>)
 800359e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 80035a2:	4a19      	ldr	r2, [pc, #100]	; (8003608 <LCD0_write+0x24c>)
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	2105      	movs	r1, #5
 80035a8:	4610      	mov	r0, r2
 80035aa:	4798      	blx	r3
 80035ac:	e007      	b.n	80035be <LCD0_write+0x202>
 80035ae:	4b15      	ldr	r3, [pc, #84]	; (8003604 <LCD0_write+0x248>)
 80035b0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80035b4:	4a14      	ldr	r2, [pc, #80]	; (8003608 <LCD0_write+0x24c>)
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	2105      	movs	r1, #5
 80035ba:	4610      	mov	r0, r2
 80035bc:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <LCD0_write+0x21e>
 80035c8:	4b0e      	ldr	r3, [pc, #56]	; (8003604 <LCD0_write+0x248>)
 80035ca:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 80035ce:	4a0e      	ldr	r2, [pc, #56]	; (8003608 <LCD0_write+0x24c>)
 80035d0:	6812      	ldr	r2, [r2, #0]
 80035d2:	2104      	movs	r1, #4
 80035d4:	4610      	mov	r0, r2
 80035d6:	4798      	blx	r3
 80035d8:	e007      	b.n	80035ea <LCD0_write+0x22e>
 80035da:	4b0a      	ldr	r3, [pc, #40]	; (8003604 <LCD0_write+0x248>)
 80035dc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80035e0:	4a09      	ldr	r2, [pc, #36]	; (8003608 <LCD0_write+0x24c>)
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	2104      	movs	r1, #4
 80035e6:	4610      	mov	r0, r2
 80035e8:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80035ea:	4b06      	ldr	r3, [pc, #24]	; (8003604 <LCD0_write+0x248>)
 80035ec:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80035f0:	4a05      	ldr	r2, [pc, #20]	; (8003608 <LCD0_write+0x24c>)
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	2102      	movs	r1, #2
 80035f6:	4610      	mov	r0, r2
 80035f8:	4798      	blx	r3
}
 80035fa:	bf00      	nop
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	2000047c 	.word	0x2000047c
 8003608:	2000067c 	.word	0x2000067c

0800360c <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8003616:	2300      	movs	r3, #0
 8003618:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 800361e:	4b6e      	ldr	r3, [pc, #440]	; (80037d8 <LCD0_read+0x1cc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	4b6c      	ldr	r3, [pc, #432]	; (80037d8 <LCD0_read+0x1cc>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800362c:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 800362e:	4b6b      	ldr	r3, [pc, #428]	; (80037dc <LCD0_read+0x1d0>)
 8003630:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003634:	4a68      	ldr	r2, [pc, #416]	; (80037d8 <LCD0_read+0x1cc>)
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	2101      	movs	r1, #1
 800363a:	4610      	mov	r0, r2
 800363c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800363e:	88fb      	ldrh	r3, [r7, #6]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d008      	beq.n	8003656 <LCD0_read+0x4a>
 8003644:	4b65      	ldr	r3, [pc, #404]	; (80037dc <LCD0_read+0x1d0>)
 8003646:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800364a:	4a63      	ldr	r2, [pc, #396]	; (80037d8 <LCD0_read+0x1cc>)
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	2100      	movs	r1, #0
 8003650:	4610      	mov	r0, r2
 8003652:	4798      	blx	r3
 8003654:	e007      	b.n	8003666 <LCD0_read+0x5a>
 8003656:	4b61      	ldr	r3, [pc, #388]	; (80037dc <LCD0_read+0x1d0>)
 8003658:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800365c:	4a5e      	ldr	r2, [pc, #376]	; (80037d8 <LCD0_read+0x1cc>)
 800365e:	6812      	ldr	r2, [r2, #0]
 8003660:	2100      	movs	r1, #0
 8003662:	4610      	mov	r0, r2
 8003664:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8003666:	4b5d      	ldr	r3, [pc, #372]	; (80037dc <LCD0_read+0x1d0>)
 8003668:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800366c:	4a5a      	ldr	r2, [pc, #360]	; (80037d8 <LCD0_read+0x1cc>)
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	2102      	movs	r1, #2
 8003672:	4610      	mov	r0, r2
 8003674:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8003676:	4b58      	ldr	r3, [pc, #352]	; (80037d8 <LCD0_read+0x1cc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 800367e:	4b57      	ldr	r3, [pc, #348]	; (80037dc <LCD0_read+0x1d0>)
 8003680:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003684:	4a54      	ldr	r2, [pc, #336]	; (80037d8 <LCD0_read+0x1cc>)
 8003686:	6812      	ldr	r2, [r2, #0]
 8003688:	2102      	movs	r1, #2
 800368a:	4610      	mov	r0, r2
 800368c:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003694:	2b00      	cmp	r3, #0
 8003696:	d004      	beq.n	80036a2 <LCD0_read+0x96>
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800369e:	73fb      	strb	r3, [r7, #15]
 80036a0:	e003      	b.n	80036aa <LCD0_read+0x9e>
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036a8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d004      	beq.n	80036be <LCD0_read+0xb2>
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
 80036b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ba:	73fb      	strb	r3, [r7, #15]
 80036bc:	e003      	b.n	80036c6 <LCD0_read+0xba>
 80036be:	7bfb      	ldrb	r3, [r7, #15]
 80036c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036c4:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f003 0320 	and.w	r3, r3, #32
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d004      	beq.n	80036da <LCD0_read+0xce>
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	f043 0320 	orr.w	r3, r3, #32
 80036d6:	73fb      	strb	r3, [r7, #15]
 80036d8:	e003      	b.n	80036e2 <LCD0_read+0xd6>
 80036da:	7bfb      	ldrb	r3, [r7, #15]
 80036dc:	f023 0320 	bic.w	r3, r3, #32
 80036e0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f003 0310 	and.w	r3, r3, #16
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d004      	beq.n	80036f6 <LCD0_read+0xea>
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	f043 0310 	orr.w	r3, r3, #16
 80036f2:	73fb      	strb	r3, [r7, #15]
 80036f4:	e003      	b.n	80036fe <LCD0_read+0xf2>
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	f023 0310 	bic.w	r3, r3, #16
 80036fc:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 80036fe:	4b37      	ldr	r3, [pc, #220]	; (80037dc <LCD0_read+0x1d0>)
 8003700:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8003704:	4a34      	ldr	r2, [pc, #208]	; (80037d8 <LCD0_read+0x1cc>)
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	4610      	mov	r0, r2
 800370c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <LCD0_read+0x11a>
 8003714:	4b31      	ldr	r3, [pc, #196]	; (80037dc <LCD0_read+0x1d0>)
 8003716:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800371a:	4a2f      	ldr	r2, [pc, #188]	; (80037d8 <LCD0_read+0x1cc>)
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	2100      	movs	r1, #0
 8003720:	4610      	mov	r0, r2
 8003722:	4798      	blx	r3
 8003724:	e007      	b.n	8003736 <LCD0_read+0x12a>
 8003726:	4b2d      	ldr	r3, [pc, #180]	; (80037dc <LCD0_read+0x1d0>)
 8003728:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800372c:	4a2a      	ldr	r2, [pc, #168]	; (80037d8 <LCD0_read+0x1cc>)
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	2100      	movs	r1, #0
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8003736:	4b29      	ldr	r3, [pc, #164]	; (80037dc <LCD0_read+0x1d0>)
 8003738:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800373c:	4a26      	ldr	r2, [pc, #152]	; (80037d8 <LCD0_read+0x1cc>)
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	2102      	movs	r1, #2
 8003742:	4610      	mov	r0, r2
 8003744:	4798      	blx	r3
	data = ireg->IDR; // read data
 8003746:	4b24      	ldr	r3, [pc, #144]	; (80037d8 <LCD0_read+0x1cc>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 800374e:	4b23      	ldr	r3, [pc, #140]	; (80037dc <LCD0_read+0x1d0>)
 8003750:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003754:	4a20      	ldr	r2, [pc, #128]	; (80037d8 <LCD0_read+0x1cc>)
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	2102      	movs	r1, #2
 800375a:	4610      	mov	r0, r2
 800375c:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <LCD0_read+0x166>
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	f043 0308 	orr.w	r3, r3, #8
 800376e:	73fb      	strb	r3, [r7, #15]
 8003770:	e003      	b.n	800377a <LCD0_read+0x16e>
 8003772:	7bfb      	ldrb	r3, [r7, #15]
 8003774:	f023 0308 	bic.w	r3, r3, #8
 8003778:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d004      	beq.n	800378e <LCD0_read+0x182>
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	f043 0304 	orr.w	r3, r3, #4
 800378a:	73fb      	strb	r3, [r7, #15]
 800378c:	e003      	b.n	8003796 <LCD0_read+0x18a>
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	f023 0304 	bic.w	r3, r3, #4
 8003794:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	2b00      	cmp	r3, #0
 800379e:	d004      	beq.n	80037aa <LCD0_read+0x19e>
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
 80037a2:	f043 0302 	orr.w	r3, r3, #2
 80037a6:	73fb      	strb	r3, [r7, #15]
 80037a8:	e003      	b.n	80037b2 <LCD0_read+0x1a6>
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	f023 0302 	bic.w	r3, r3, #2
 80037b0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	f003 0310 	and.w	r3, r3, #16
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d004      	beq.n	80037c6 <LCD0_read+0x1ba>
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
 80037be:	f043 0301 	orr.w	r3, r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
 80037c4:	e003      	b.n	80037ce <LCD0_read+0x1c2>
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
 80037c8:	f023 0301 	bic.w	r3, r3, #1
 80037cc:	73fb      	strb	r3, [r7, #15]
	
	return c;
 80037ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	2000067c 	.word	0x2000067c
 80037dc:	2000047c 	.word	0x2000047c

080037e0 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
	uint8_t i;
	char inst = 0x80;
 80037e6:	2380      	movs	r3, #128	; 0x80
 80037e8:	71bb      	strb	r3, [r7, #6]
	for(i=0; 0x80 & inst; i++){
 80037ea:	2300      	movs	r3, #0
 80037ec:	71fb      	strb	r3, [r7, #7]
 80037ee:	e00a      	b.n	8003806 <LCD0_BF+0x26>
		inst = LCD0_read(INST);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7ff ff0b 	bl	800360c <LCD0_read>
 80037f6:	4603      	mov	r3, r0
 80037f8:	71bb      	strb	r3, [r7, #6]
		if(i > 1)
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d807      	bhi.n	8003810 <LCD0_BF+0x30>
	for(i=0; 0x80 & inst; i++){
 8003800:	79fb      	ldrb	r3, [r7, #7]
 8003802:	3301      	adds	r3, #1
 8003804:	71fb      	strb	r3, [r7, #7]
 8003806:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800380a:	2b00      	cmp	r3, #0
 800380c:	dbf0      	blt.n	80037f0 <LCD0_BF+0x10>
			break;
	}
}
 800380e:	e000      	b.n	8003812 <LCD0_BF+0x32>
			break;
 8003810:	bf00      	nop
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <LCD0_getch>:
char LCD0_getch(void)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8003820:	2001      	movs	r0, #1
 8003822:	f7ff fef3 	bl	800360c <LCD0_read>
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 800382a:	f7ff ffd9 	bl	80037e0 <LCD0_BF>
	return c;
 800382e:	79fb      	ldrb	r3, [r7, #7]
}
 8003830:	4618      	mov	r0, r3
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <LCD0_putch>:
void LCD0_putch(char c)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	2101      	movs	r1, #1
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff fdb8 	bl	80033bc <LCD0_write>
	LCD0_BF();
 800384c:	f7ff ffc8 	bl	80037e0 <LCD0_BF>
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <LCD0_string>:
void LCD0_string(const char* s)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8003860:	e008      	b.n	8003874 <LCD0_string+0x1c>
		tmp = *(s++);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff ffe2 	bl	8003838 <LCD0_putch>
	while(*s){
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1f2      	bne.n	8003862 <LCD0_string+0xa>
	}
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
	while(*s){
 8003894:	e00f      	b.n	80038b6 <LCD0_string_size+0x30>
		tmp=*(s++);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	72fb      	strb	r3, [r7, #11]
		pos++;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	3301      	adds	r3, #1
 80038a4:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d808      	bhi.n	80038c0 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 80038ae:	7afb      	ldrb	r3, [r7, #11]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff ffc1 	bl	8003838 <LCD0_putch>
	while(*s){
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1eb      	bne.n	8003896 <LCD0_string_size+0x10>
 80038be:	e007      	b.n	80038d0 <LCD0_string_size+0x4a>
			break;
 80038c0:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 80038c2:	e005      	b.n	80038d0 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 80038c4:	2020      	movs	r0, #32
 80038c6:	f7ff ffb7 	bl	8003838 <LCD0_putch>
		pos++;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3301      	adds	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d3f5      	bcc.n	80038c4 <LCD0_string_size+0x3e>
	}
}
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 80038ea:	e005      	b.n	80038f8 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 80038ec:	2020      	movs	r0, #32
 80038ee:	f7ff ffa3 	bl	8003838 <LCD0_putch>
	for(; n; n--){
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3b01      	subs	r3, #1
 80038f6:	607b      	str	r3, [r7, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1f6      	bne.n	80038ec <LCD0_hspace+0xa>
	}
}
 80038fe:	bf00      	nop
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <LCD0_clear>:
void LCD0_clear(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 800390c:	2100      	movs	r1, #0
 800390e:	2001      	movs	r0, #1
 8003910:	f7ff fd54 	bl	80033bc <LCD0_write>
	stm.systick.delay_ms(2);
 8003914:	4b03      	ldr	r3, [pc, #12]	; (8003924 <LCD0_clear+0x1c>)
 8003916:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800391a:	2002      	movs	r0, #2
 800391c:	4798      	blx	r3
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	2000047c 	.word	0x2000047c

08003928 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
	switch(y){
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b03      	cmp	r3, #3
 8003936:	d837      	bhi.n	80039a8 <LCD0_gotoxy+0x80>
 8003938:	a201      	add	r2, pc, #4	; (adr r2, 8003940 <LCD0_gotoxy+0x18>)
 800393a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800393e:	bf00      	nop
 8003940:	08003951 	.word	0x08003951
 8003944:	08003967 	.word	0x08003967
 8003948:	0800397d 	.word	0x0800397d
 800394c:	08003993 	.word	0x08003993
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	b2db      	uxtb	r3, r3
 8003954:	3b80      	subs	r3, #128	; 0x80
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2100      	movs	r1, #0
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff fd2e 	bl	80033bc <LCD0_write>
			LCD0_BF();
 8003960:	f7ff ff3e 	bl	80037e0 <LCD0_BF>
			break;
 8003964:	e021      	b.n	80039aa <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	3b40      	subs	r3, #64	; 0x40
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2100      	movs	r1, #0
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fd23 	bl	80033bc <LCD0_write>
			LCD0_BF();
 8003976:	f7ff ff33 	bl	80037e0 <LCD0_BF>
			break;
 800397a:	e016      	b.n	80039aa <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	3b6c      	subs	r3, #108	; 0x6c
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fd18 	bl	80033bc <LCD0_write>
			LCD0_BF();
 800398c:	f7ff ff28 	bl	80037e0 <LCD0_BF>
			break;
 8003990:	e00b      	b.n	80039aa <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	3b2c      	subs	r3, #44	; 0x2c
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fd0d 	bl	80033bc <LCD0_write>
			LCD0_BF();
 80039a2:	f7ff ff1d 	bl	80037e0 <LCD0_BF>
			break;
 80039a6:	e000      	b.n	80039aa <LCD0_gotoxy+0x82>
		default:
			break;
 80039a8:	bf00      	nop
	}
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop

080039b4 <LCD0_reboot>:
void LCD0_reboot(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 80039ba:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <LCD0_reboot+0x3c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <LCD0_reboot+0x40>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	4053      	eors	r3, r2
 80039ce:	603b      	str	r3, [r7, #0]
	i &= tmp;
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4013      	ands	r3, r2
 80039d6:	603b      	str	r3, [r7, #0]
	if(i)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <LCD0_reboot+0x2e>
		LCD0_inic();
 80039de:	f7ff fc21 	bl	8003224 <LCD0_inic>
	lcd0_detect = tmp;
 80039e2:	4a04      	ldr	r2, [pc, #16]	; (80039f4 <LCD0_reboot+0x40>)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6013      	str	r3, [r2, #0]
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	2000067c 	.word	0x2000067c
 80039f4:	20000680 	.word	0x20000680

080039f8 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 80039f8:	b590      	push	{r4, r7, lr}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8003a00:	4b97      	ldr	r3, [pc, #604]	; (8003c60 <STM32446enable+0x268>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8003a06:	4b97      	ldr	r3, [pc, #604]	; (8003c64 <STM32446enable+0x26c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8003a0c:	4996      	ldr	r1, [pc, #600]	; (8003c68 <STM32446enable+0x270>)
 8003a0e:	f04f 0200 	mov.w	r2, #0
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	e9c1 2300 	strd	r2, r3, [r1]
	// PLL Default
	PLL_parameter.Source = 16000000;
 8003a1a:	4b94      	ldr	r3, [pc, #592]	; (8003c6c <STM32446enable+0x274>)
 8003a1c:	4a94      	ldr	r2, [pc, #592]	; (8003c70 <STM32446enable+0x278>)
 8003a1e:	601a      	str	r2, [r3, #0]
	PLL_parameter.M = 8; // 2Mhz
 8003a20:	4b92      	ldr	r3, [pc, #584]	; (8003c6c <STM32446enable+0x274>)
 8003a22:	2208      	movs	r2, #8
 8003a24:	711a      	strb	r2, [r3, #4]
	PLL_parameter.N = 360; // 720Mhz PLL
 8003a26:	4b91      	ldr	r3, [pc, #580]	; (8003c6c <STM32446enable+0x274>)
 8003a28:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003a2c:	80da      	strh	r2, [r3, #6]
	PLL_parameter.P = 4; // 180Mhz
 8003a2e:	4b8f      	ldr	r3, [pc, #572]	; (8003c6c <STM32446enable+0x274>)
 8003a30:	2204      	movs	r2, #4
 8003a32:	721a      	strb	r2, [r3, #8]
	PLL_parameter.Q = 15; // 48Mhz
 8003a34:	4b8d      	ldr	r3, [pc, #564]	; (8003c6c <STM32446enable+0x274>)
 8003a36:	220f      	movs	r2, #15
 8003a38:	725a      	strb	r2, [r3, #9]
	PLL_parameter.R = 6; // 120Mhz
 8003a3a:	4b8c      	ldr	r3, [pc, #560]	; (8003c6c <STM32446enable+0x274>)
 8003a3c:	2206      	movs	r2, #6
 8003a3e:	729a      	strb	r2, [r3, #10]
	PLLI2S_parameter = PLLSAI_parameter = PLL_parameter;
 8003a40:	4b8c      	ldr	r3, [pc, #560]	; (8003c74 <STM32446enable+0x27c>)
 8003a42:	4a8a      	ldr	r2, [pc, #552]	; (8003c6c <STM32446enable+0x274>)
 8003a44:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003a4a:	4b8b      	ldr	r3, [pc, #556]	; (8003c78 <STM32446enable+0x280>)
 8003a4c:	4a89      	ldr	r2, [pc, #548]	; (8003c74 <STM32446enable+0x27c>)
 8003a4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a50:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	// PLL setup Default
	STM32446PLLDivision(0, PLL_parameter.M, PLL_parameter.N, PLL_parameter.P, PLL_parameter.Q, PLL_parameter.R);
 8003a54:	4b85      	ldr	r3, [pc, #532]	; (8003c6c <STM32446enable+0x274>)
 8003a56:	791b      	ldrb	r3, [r3, #4]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4b84      	ldr	r3, [pc, #528]	; (8003c6c <STM32446enable+0x274>)
 8003a5c:	88db      	ldrh	r3, [r3, #6]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	4b82      	ldr	r3, [pc, #520]	; (8003c6c <STM32446enable+0x274>)
 8003a62:	7a1b      	ldrb	r3, [r3, #8]
 8003a64:	461c      	mov	r4, r3
 8003a66:	4b81      	ldr	r3, [pc, #516]	; (8003c6c <STM32446enable+0x274>)
 8003a68:	7a5b      	ldrb	r3, [r3, #9]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	4b7f      	ldr	r3, [pc, #508]	; (8003c6c <STM32446enable+0x274>)
 8003a6e:	7a9b      	ldrb	r3, [r3, #10]
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	9200      	str	r2, [sp, #0]
 8003a74:	4623      	mov	r3, r4
 8003a76:	4602      	mov	r2, r0
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f000 fd63 	bl	8004544 <STM32446PLLDivision>
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8003a7e:	4b7f      	ldr	r3, [pc, #508]	; (8003c7c <STM32446enable+0x284>)
 8003a80:	4a7f      	ldr	r2, [pc, #508]	; (8003c80 <STM32446enable+0x288>)
 8003a82:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8003a84:	4b7d      	ldr	r3, [pc, #500]	; (8003c7c <STM32446enable+0x284>)
 8003a86:	4a7f      	ldr	r2, [pc, #508]	; (8003c84 <STM32446enable+0x28c>)
 8003a88:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8003a8a:	4b7c      	ldr	r3, [pc, #496]	; (8003c7c <STM32446enable+0x284>)
 8003a8c:	4a7e      	ldr	r2, [pc, #504]	; (8003c88 <STM32446enable+0x290>)
 8003a8e:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8003a90:	4b7a      	ldr	r3, [pc, #488]	; (8003c7c <STM32446enable+0x284>)
 8003a92:	4a7e      	ldr	r2, [pc, #504]	; (8003c8c <STM32446enable+0x294>)
 8003a94:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8003a96:	4b79      	ldr	r3, [pc, #484]	; (8003c7c <STM32446enable+0x284>)
 8003a98:	4a7d      	ldr	r2, [pc, #500]	; (8003c90 <STM32446enable+0x298>)
 8003a9a:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8003a9c:	4b77      	ldr	r3, [pc, #476]	; (8003c7c <STM32446enable+0x284>)
 8003a9e:	4a7d      	ldr	r2, [pc, #500]	; (8003c94 <STM32446enable+0x29c>)
 8003aa0:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8003aa2:	4b76      	ldr	r3, [pc, #472]	; (8003c7c <STM32446enable+0x284>)
 8003aa4:	4a7c      	ldr	r2, [pc, #496]	; (8003c98 <STM32446enable+0x2a0>)
 8003aa6:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8003aa8:	4b74      	ldr	r3, [pc, #464]	; (8003c7c <STM32446enable+0x284>)
 8003aaa:	4a7c      	ldr	r2, [pc, #496]	; (8003c9c <STM32446enable+0x2a4>)
 8003aac:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8003aae:	4b73      	ldr	r3, [pc, #460]	; (8003c7c <STM32446enable+0x284>)
 8003ab0:	4a7b      	ldr	r2, [pc, #492]	; (8003ca0 <STM32446enable+0x2a8>)
 8003ab2:	621a      	str	r2, [r3, #32]
	ret.rcc.systemclock = SystemClock;
 8003ab4:	4b71      	ldr	r3, [pc, #452]	; (8003c7c <STM32446enable+0x284>)
 8003ab6:	4a7b      	ldr	r2, [pc, #492]	; (8003ca4 <STM32446enable+0x2ac>)
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8003aba:	4b70      	ldr	r3, [pc, #448]	; (8003c7c <STM32446enable+0x284>)
 8003abc:	4a7a      	ldr	r2, [pc, #488]	; (8003ca8 <STM32446enable+0x2b0>)
 8003abe:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8003ac0:	4b6e      	ldr	r3, [pc, #440]	; (8003c7c <STM32446enable+0x284>)
 8003ac2:	4a7a      	ldr	r2, [pc, #488]	; (8003cac <STM32446enable+0x2b4>)
 8003ac4:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8003ac6:	4b6d      	ldr	r3, [pc, #436]	; (8003c7c <STM32446enable+0x284>)
 8003ac8:	4a79      	ldr	r2, [pc, #484]	; (8003cb0 <STM32446enable+0x2b8>)
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8003acc:	4b6b      	ldr	r3, [pc, #428]	; (8003c7c <STM32446enable+0x284>)
 8003ace:	4a79      	ldr	r2, [pc, #484]	; (8003cb4 <STM32446enable+0x2bc>)
 8003ad0:	635a      	str	r2, [r3, #52]	; 0x34
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8003ad2:	4b6a      	ldr	r3, [pc, #424]	; (8003c7c <STM32446enable+0x284>)
 8003ad4:	4a78      	ldr	r2, [pc, #480]	; (8003cb8 <STM32446enable+0x2c0>)
 8003ad6:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.moder = STM32446GpioAmoder;
 8003ad8:	4b68      	ldr	r3, [pc, #416]	; (8003c7c <STM32446enable+0x284>)
 8003ada:	4a78      	ldr	r2, [pc, #480]	; (8003cbc <STM32446enable+0x2c4>)
 8003adc:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8003ade:	4b67      	ldr	r3, [pc, #412]	; (8003c7c <STM32446enable+0x284>)
 8003ae0:	4a77      	ldr	r2, [pc, #476]	; (8003cc0 <STM32446enable+0x2c8>)
 8003ae2:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8003ae4:	4b65      	ldr	r3, [pc, #404]	; (8003c7c <STM32446enable+0x284>)
 8003ae6:	4a77      	ldr	r2, [pc, #476]	; (8003cc4 <STM32446enable+0x2cc>)
 8003ae8:	645a      	str	r2, [r3, #68]	; 0x44
	ret.gpioa.reset = STM32446GpioAreset;
 8003aea:	4b64      	ldr	r3, [pc, #400]	; (8003c7c <STM32446enable+0x284>)
 8003aec:	4a76      	ldr	r2, [pc, #472]	; (8003cc8 <STM32446enable+0x2d0>)
 8003aee:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.set = STM32446GpioAset;
 8003af0:	4b62      	ldr	r3, [pc, #392]	; (8003c7c <STM32446enable+0x284>)
 8003af2:	4a76      	ldr	r2, [pc, #472]	; (8003ccc <STM32446enable+0x2d4>)
 8003af4:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpioa.afr = STM32446GpioAafr;
 8003af6:	4b61      	ldr	r3, [pc, #388]	; (8003c7c <STM32446enable+0x284>)
 8003af8:	4a75      	ldr	r2, [pc, #468]	; (8003cd0 <STM32446enable+0x2d8>)
 8003afa:	649a      	str	r2, [r3, #72]	; 0x48
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003afc:	4b5f      	ldr	r3, [pc, #380]	; (8003c7c <STM32446enable+0x284>)
 8003afe:	4a75      	ldr	r2, [pc, #468]	; (8003cd4 <STM32446enable+0x2dc>)
 8003b00:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.moder = STM32446GpioBmoder;
 8003b02:	4b5e      	ldr	r3, [pc, #376]	; (8003c7c <STM32446enable+0x284>)
 8003b04:	4a74      	ldr	r2, [pc, #464]	; (8003cd8 <STM32446enable+0x2e0>)
 8003b06:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003b08:	4b5c      	ldr	r3, [pc, #368]	; (8003c7c <STM32446enable+0x284>)
 8003b0a:	4a74      	ldr	r2, [pc, #464]	; (8003cdc <STM32446enable+0x2e4>)
 8003b0c:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8003b0e:	4b5b      	ldr	r3, [pc, #364]	; (8003c7c <STM32446enable+0x284>)
 8003b10:	4a73      	ldr	r2, [pc, #460]	; (8003ce0 <STM32446enable+0x2e8>)
 8003b12:	661a      	str	r2, [r3, #96]	; 0x60
	ret.gpiob.reset = STM32446GpioBreset;
 8003b14:	4b59      	ldr	r3, [pc, #356]	; (8003c7c <STM32446enable+0x284>)
 8003b16:	4a73      	ldr	r2, [pc, #460]	; (8003ce4 <STM32446enable+0x2ec>)
 8003b18:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.set = STM32446GpioBset;
 8003b1a:	4b58      	ldr	r3, [pc, #352]	; (8003c7c <STM32446enable+0x284>)
 8003b1c:	4a72      	ldr	r2, [pc, #456]	; (8003ce8 <STM32446enable+0x2f0>)
 8003b1e:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpiob.afr = STM32446GpioBafr;
 8003b20:	4b56      	ldr	r3, [pc, #344]	; (8003c7c <STM32446enable+0x284>)
 8003b22:	4a72      	ldr	r2, [pc, #456]	; (8003cec <STM32446enable+0x2f4>)
 8003b24:	665a      	str	r2, [r3, #100]	; 0x64
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003b26:	4b55      	ldr	r3, [pc, #340]	; (8003c7c <STM32446enable+0x284>)
 8003b28:	4a71      	ldr	r2, [pc, #452]	; (8003cf0 <STM32446enable+0x2f8>)
 8003b2a:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.moder = STM32446GpioCmoder;
 8003b2c:	4b53      	ldr	r3, [pc, #332]	; (8003c7c <STM32446enable+0x284>)
 8003b2e:	4a71      	ldr	r2, [pc, #452]	; (8003cf4 <STM32446enable+0x2fc>)
 8003b30:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003b32:	4b52      	ldr	r3, [pc, #328]	; (8003c7c <STM32446enable+0x284>)
 8003b34:	4a70      	ldr	r2, [pc, #448]	; (8003cf8 <STM32446enable+0x300>)
 8003b36:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003b38:	4b50      	ldr	r3, [pc, #320]	; (8003c7c <STM32446enable+0x284>)
 8003b3a:	4a70      	ldr	r2, [pc, #448]	; (8003cfc <STM32446enable+0x304>)
 8003b3c:	67da      	str	r2, [r3, #124]	; 0x7c
	ret.gpioc.reset = STM32446GpioCreset;
 8003b3e:	4b4f      	ldr	r3, [pc, #316]	; (8003c7c <STM32446enable+0x284>)
 8003b40:	4a6f      	ldr	r2, [pc, #444]	; (8003d00 <STM32446enable+0x308>)
 8003b42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.set = STM32446GpioCset;
 8003b46:	4b4d      	ldr	r3, [pc, #308]	; (8003c7c <STM32446enable+0x284>)
 8003b48:	4a6e      	ldr	r2, [pc, #440]	; (8003d04 <STM32446enable+0x30c>)
 8003b4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpioc.afr = STM32446GpioCafr;
 8003b4e:	4b4b      	ldr	r3, [pc, #300]	; (8003c7c <STM32446enable+0x284>)
 8003b50:	4a6d      	ldr	r2, [pc, #436]	; (8003d08 <STM32446enable+0x310>)
 8003b52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003b56:	4b49      	ldr	r3, [pc, #292]	; (8003c7c <STM32446enable+0x284>)
 8003b58:	4a6c      	ldr	r2, [pc, #432]	; (8003d0c <STM32446enable+0x314>)
 8003b5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.moder = STM32446GpioDmoder;
 8003b5e:	4b47      	ldr	r3, [pc, #284]	; (8003c7c <STM32446enable+0x284>)
 8003b60:	4a6b      	ldr	r2, [pc, #428]	; (8003d10 <STM32446enable+0x318>)
 8003b62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003b66:	4b45      	ldr	r3, [pc, #276]	; (8003c7c <STM32446enable+0x284>)
 8003b68:	4a6a      	ldr	r2, [pc, #424]	; (8003d14 <STM32446enable+0x31c>)
 8003b6a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8003b6e:	4b43      	ldr	r3, [pc, #268]	; (8003c7c <STM32446enable+0x284>)
 8003b70:	4a69      	ldr	r2, [pc, #420]	; (8003d18 <STM32446enable+0x320>)
 8003b72:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ret.gpiod.reset = STM32446GpioDreset;
 8003b76:	4b41      	ldr	r3, [pc, #260]	; (8003c7c <STM32446enable+0x284>)
 8003b78:	4a68      	ldr	r2, [pc, #416]	; (8003d1c <STM32446enable+0x324>)
 8003b7a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.set = STM32446GpioDset;
 8003b7e:	4b3f      	ldr	r3, [pc, #252]	; (8003c7c <STM32446enable+0x284>)
 8003b80:	4a67      	ldr	r2, [pc, #412]	; (8003d20 <STM32446enable+0x328>)
 8003b82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpiod.afr = STM32446GpioDafr;
 8003b86:	4b3d      	ldr	r3, [pc, #244]	; (8003c7c <STM32446enable+0x284>)
 8003b88:	4a66      	ldr	r2, [pc, #408]	; (8003d24 <STM32446enable+0x32c>)
 8003b8a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8003b8e:	4b3b      	ldr	r3, [pc, #236]	; (8003c7c <STM32446enable+0x284>)
 8003b90:	4a65      	ldr	r2, [pc, #404]	; (8003d28 <STM32446enable+0x330>)
 8003b92:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.moder = STM32446GpioEmoder;
 8003b96:	4b39      	ldr	r3, [pc, #228]	; (8003c7c <STM32446enable+0x284>)
 8003b98:	4a64      	ldr	r2, [pc, #400]	; (8003d2c <STM32446enable+0x334>)
 8003b9a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8003b9e:	4b37      	ldr	r3, [pc, #220]	; (8003c7c <STM32446enable+0x284>)
 8003ba0:	4a63      	ldr	r2, [pc, #396]	; (8003d30 <STM32446enable+0x338>)
 8003ba2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003ba6:	4b35      	ldr	r3, [pc, #212]	; (8003c7c <STM32446enable+0x284>)
 8003ba8:	4a62      	ldr	r2, [pc, #392]	; (8003d34 <STM32446enable+0x33c>)
 8003baa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ret.gpioe.reset = STM32446GpioEreset;
 8003bae:	4b33      	ldr	r3, [pc, #204]	; (8003c7c <STM32446enable+0x284>)
 8003bb0:	4a61      	ldr	r2, [pc, #388]	; (8003d38 <STM32446enable+0x340>)
 8003bb2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.set = STM32446GpioEset;
 8003bb6:	4b31      	ldr	r3, [pc, #196]	; (8003c7c <STM32446enable+0x284>)
 8003bb8:	4a60      	ldr	r2, [pc, #384]	; (8003d3c <STM32446enable+0x344>)
 8003bba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioe.afr = STM32446GpioEafr;
 8003bbe:	4b2f      	ldr	r3, [pc, #188]	; (8003c7c <STM32446enable+0x284>)
 8003bc0:	4a5f      	ldr	r2, [pc, #380]	; (8003d40 <STM32446enable+0x348>)
 8003bc2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8003bc6:	4b2d      	ldr	r3, [pc, #180]	; (8003c7c <STM32446enable+0x284>)
 8003bc8:	4a5e      	ldr	r2, [pc, #376]	; (8003d44 <STM32446enable+0x34c>)
 8003bca:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.moder = STM32446GpioHmoder;
 8003bce:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <STM32446enable+0x284>)
 8003bd0:	4a5d      	ldr	r2, [pc, #372]	; (8003d48 <STM32446enable+0x350>)
 8003bd2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8003bd6:	4b29      	ldr	r3, [pc, #164]	; (8003c7c <STM32446enable+0x284>)
 8003bd8:	4a5c      	ldr	r2, [pc, #368]	; (8003d4c <STM32446enable+0x354>)
 8003bda:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8003bde:	4b27      	ldr	r3, [pc, #156]	; (8003c7c <STM32446enable+0x284>)
 8003be0:	4a5b      	ldr	r2, [pc, #364]	; (8003d50 <STM32446enable+0x358>)
 8003be2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	ret.gpioh.reset = STM32446GpioHreset;
 8003be6:	4b25      	ldr	r3, [pc, #148]	; (8003c7c <STM32446enable+0x284>)
 8003be8:	4a5a      	ldr	r2, [pc, #360]	; (8003d54 <STM32446enable+0x35c>)
 8003bea:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.set = STM32446GpioHset;
 8003bee:	4b23      	ldr	r3, [pc, #140]	; (8003c7c <STM32446enable+0x284>)
 8003bf0:	4a59      	ldr	r2, [pc, #356]	; (8003d58 <STM32446enable+0x360>)
 8003bf2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.gpioh.afr = STM32446GpioHafr;
 8003bf6:	4b21      	ldr	r3, [pc, #132]	; (8003c7c <STM32446enable+0x284>)
 8003bf8:	4a58      	ldr	r2, [pc, #352]	; (8003d5c <STM32446enable+0x364>)
 8003bfa:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8003bfe:	4b1f      	ldr	r3, [pc, #124]	; (8003c7c <STM32446enable+0x284>)
 8003c00:	4a57      	ldr	r2, [pc, #348]	; (8003d60 <STM32446enable+0x368>)
 8003c02:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.inic = STM32446RtcInic;
 8003c06:	4b1d      	ldr	r3, [pc, #116]	; (8003c7c <STM32446enable+0x284>)
 8003c08:	4a56      	ldr	r2, [pc, #344]	; (8003d64 <STM32446enable+0x36c>)
 8003c0a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Day = STM32446RtcDay;
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	; (8003c7c <STM32446enable+0x284>)
 8003c10:	4a55      	ldr	r2, [pc, #340]	; (8003d68 <STM32446enable+0x370>)
 8003c12:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.Month = STM32446RtcMonth;
 8003c16:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <STM32446enable+0x284>)
 8003c18:	4a54      	ldr	r2, [pc, #336]	; (8003d6c <STM32446enable+0x374>)
 8003c1a:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8003c1e:	4b17      	ldr	r3, [pc, #92]	; (8003c7c <STM32446enable+0x284>)
 8003c20:	4a53      	ldr	r2, [pc, #332]	; (8003d70 <STM32446enable+0x378>)
 8003c22:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Year = STM32446RtcYear;
 8003c26:	4b15      	ldr	r3, [pc, #84]	; (8003c7c <STM32446enable+0x284>)
 8003c28:	4a52      	ldr	r2, [pc, #328]	; (8003d74 <STM32446enable+0x37c>)
 8003c2a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Hour = STM32446RtcHour;
 8003c2e:	4b13      	ldr	r3, [pc, #76]	; (8003c7c <STM32446enable+0x284>)
 8003c30:	4a51      	ldr	r2, [pc, #324]	; (8003d78 <STM32446enable+0x380>)
 8003c32:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Minute = STM32446RtcMinute;
 8003c36:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <STM32446enable+0x284>)
 8003c38:	4a50      	ldr	r2, [pc, #320]	; (8003d7c <STM32446enable+0x384>)
 8003c3a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.Second = STM32446RtcSecond;
 8003c3e:	4b0f      	ldr	r3, [pc, #60]	; (8003c7c <STM32446enable+0x284>)
 8003c40:	4a4f      	ldr	r2, [pc, #316]	; (8003d80 <STM32446enable+0x388>)
 8003c42:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003c46:	4b0d      	ldr	r3, [pc, #52]	; (8003c7c <STM32446enable+0x284>)
 8003c48:	4a4e      	ldr	r2, [pc, #312]	; (8003d84 <STM32446enable+0x38c>)
 8003c4a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <STM32446enable+0x284>)
 8003c50:	4a4d      	ldr	r2, [pc, #308]	; (8003d88 <STM32446enable+0x390>)
 8003c52:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <STM32446enable+0x284>)
 8003c58:	4a4c      	ldr	r2, [pc, #304]	; (8003d8c <STM32446enable+0x394>)
 8003c5a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8003c5e:	e097      	b.n	8003d90 <STM32446enable+0x398>
 8003c60:	20000890 	.word	0x20000890
 8003c64:	200008a0 	.word	0x200008a0
 8003c68:	200008b0 	.word	0x200008b0
 8003c6c:	200008b8 	.word	0x200008b8
 8003c70:	00f42400 	.word	0x00f42400
 8003c74:	200008c4 	.word	0x200008c4
 8003c78:	200008d0 	.word	0x200008d0
 8003c7c:	20000684 	.word	0x20000684
 8003c80:	40023c00 	.word	0x40023c00
 8003c84:	40023000 	.word	0x40023000
 8003c88:	40007000 	.word	0x40007000
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	08004021 	.word	0x08004021
 8003c94:	080040dd 	.word	0x080040dd
 8003c98:	08004165 	.word	0x08004165
 8003c9c:	08004221 	.word	0x08004221
 8003ca0:	080042a5 	.word	0x080042a5
 8003ca4:	08004811 	.word	0x08004811
 8003ca8:	08004545 	.word	0x08004545
 8003cac:	08004715 	.word	0x08004715
 8003cb0:	08004769 	.word	0x08004769
 8003cb4:	080047bd 	.word	0x080047bd
 8003cb8:	40020000 	.word	0x40020000
 8003cbc:	08004b71 	.word	0x08004b71
 8003cc0:	08004c19 	.word	0x08004c19
 8003cc4:	08004cc1 	.word	0x08004cc1
 8003cc8:	08004d69 	.word	0x08004d69
 8003ccc:	08004d8d 	.word	0x08004d8d
 8003cd0:	08004db1 	.word	0x08004db1
 8003cd4:	40020400 	.word	0x40020400
 8003cd8:	08004ea9 	.word	0x08004ea9
 8003cdc:	08004f51 	.word	0x08004f51
 8003ce0:	08004ff9 	.word	0x08004ff9
 8003ce4:	080050a1 	.word	0x080050a1
 8003ce8:	080050c5 	.word	0x080050c5
 8003cec:	080050e9 	.word	0x080050e9
 8003cf0:	40020800 	.word	0x40020800
 8003cf4:	080051e1 	.word	0x080051e1
 8003cf8:	08005289 	.word	0x08005289
 8003cfc:	08005331 	.word	0x08005331
 8003d00:	080053d9 	.word	0x080053d9
 8003d04:	080053fd 	.word	0x080053fd
 8003d08:	08005421 	.word	0x08005421
 8003d0c:	40020c00 	.word	0x40020c00
 8003d10:	08005519 	.word	0x08005519
 8003d14:	080055d1 	.word	0x080055d1
 8003d18:	08005689 	.word	0x08005689
 8003d1c:	08005741 	.word	0x08005741
 8003d20:	08005765 	.word	0x08005765
 8003d24:	08005789 	.word	0x08005789
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	08005891 	.word	0x08005891
 8003d30:	08005949 	.word	0x08005949
 8003d34:	08005a01 	.word	0x08005a01
 8003d38:	08005ab9 	.word	0x08005ab9
 8003d3c:	08005add 	.word	0x08005add
 8003d40:	08005b01 	.word	0x08005b01
 8003d44:	40021c00 	.word	0x40021c00
 8003d48:	08005c09 	.word	0x08005c09
 8003d4c:	08005cc1 	.word	0x08005cc1
 8003d50:	08005d79 	.word	0x08005d79
 8003d54:	08005e31 	.word	0x08005e31
 8003d58:	08005e55 	.word	0x08005e55
 8003d5c:	08005e79 	.word	0x08005e79
 8003d60:	40002800 	.word	0x40002800
 8003d64:	08005f81 	.word	0x08005f81
 8003d68:	08006375 	.word	0x08006375
 8003d6c:	080062f5 	.word	0x080062f5
 8003d70:	08006291 	.word	0x08006291
 8003d74:	08006211 	.word	0x08006211
 8003d78:	08006065 	.word	0x08006065
 8003d7c:	080060f5 	.word	0x080060f5
 8003d80:	08006185 	.word	0x08006185
 8003d84:	08006459 	.word	0x08006459
 8003d88:	08006585 	.word	0x08006585
 8003d8c:	080063f1 	.word	0x080063f1
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003d90:	4b61      	ldr	r3, [pc, #388]	; (8003f18 <STM32446enable+0x520>)
 8003d92:	4a62      	ldr	r2, [pc, #392]	; (8003f1c <STM32446enable+0x524>)
 8003d94:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003d98:	4b5f      	ldr	r3, [pc, #380]	; (8003f18 <STM32446enable+0x520>)
 8003d9a:	4a61      	ldr	r2, [pc, #388]	; (8003f20 <STM32446enable+0x528>)
 8003d9c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	ret.dma1.stream[0].reg = (DMA_Stream_TypeDef*) DMA1_Stream0_BASE;
 8003da0:	4b5d      	ldr	r3, [pc, #372]	; (8003f18 <STM32446enable+0x520>)
 8003da2:	4a60      	ldr	r2, [pc, #384]	; (8003f24 <STM32446enable+0x52c>)
 8003da4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003da8:	4b5b      	ldr	r3, [pc, #364]	; (8003f18 <STM32446enable+0x520>)
 8003daa:	4a5f      	ldr	r2, [pc, #380]	; (8003f28 <STM32446enable+0x530>)
 8003dac:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.dma2.stream[0].reg = (DMA_Stream_TypeDef*) DMA2_Stream0_BASE;
 8003db0:	4b59      	ldr	r3, [pc, #356]	; (8003f18 <STM32446enable+0x520>)
 8003db2:	4a5e      	ldr	r2, [pc, #376]	; (8003f2c <STM32446enable+0x534>)
 8003db4:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003db8:	4b57      	ldr	r3, [pc, #348]	; (8003f18 <STM32446enable+0x520>)
 8003dba:	4a5d      	ldr	r2, [pc, #372]	; (8003f30 <STM32446enable+0x538>)
 8003dbc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003dc0:	4b55      	ldr	r3, [pc, #340]	; (8003f18 <STM32446enable+0x520>)
 8003dc2:	4a5c      	ldr	r2, [pc, #368]	; (8003f34 <STM32446enable+0x53c>)
 8003dc4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.systick.delay_ms = STM32446delay_ms;
 8003dc8:	4b53      	ldr	r3, [pc, #332]	; (8003f18 <STM32446enable+0x520>)
 8003dca:	4a5b      	ldr	r2, [pc, #364]	; (8003f38 <STM32446enable+0x540>)
 8003dcc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.systick.delay_10us = STM32446delay_10us;
 8003dd0:	4b51      	ldr	r3, [pc, #324]	; (8003f18 <STM32446enable+0x520>)
 8003dd2:	4a5a      	ldr	r2, [pc, #360]	; (8003f3c <STM32446enable+0x544>)
 8003dd4:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.systick.delay_us = STM32446delay_us;
 8003dd8:	4b4f      	ldr	r3, [pc, #316]	; (8003f18 <STM32446enable+0x520>)
 8003dda:	4a59      	ldr	r2, [pc, #356]	; (8003f40 <STM32446enable+0x548>)
 8003ddc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003de0:	4b4d      	ldr	r3, [pc, #308]	; (8003f18 <STM32446enable+0x520>)
 8003de2:	4a58      	ldr	r2, [pc, #352]	; (8003f44 <STM32446enable+0x54c>)
 8003de4:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003de8:	4b4b      	ldr	r3, [pc, #300]	; (8003f18 <STM32446enable+0x520>)
 8003dea:	4a57      	ldr	r2, [pc, #348]	; (8003f48 <STM32446enable+0x550>)
 8003dec:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.adc1.common.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003df0:	4b49      	ldr	r3, [pc, #292]	; (8003f18 <STM32446enable+0x520>)
 8003df2:	4a56      	ldr	r2, [pc, #344]	; (8003f4c <STM32446enable+0x554>)
 8003df4:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003df8:	4b47      	ldr	r3, [pc, #284]	; (8003f18 <STM32446enable+0x520>)
 8003dfa:	4a55      	ldr	r2, [pc, #340]	; (8003f50 <STM32446enable+0x558>)
 8003dfc:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003e00:	4b45      	ldr	r3, [pc, #276]	; (8003f18 <STM32446enable+0x520>)
 8003e02:	4a54      	ldr	r2, [pc, #336]	; (8003f54 <STM32446enable+0x55c>)
 8003e04:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003e08:	4b43      	ldr	r3, [pc, #268]	; (8003f18 <STM32446enable+0x520>)
 8003e0a:	4a53      	ldr	r2, [pc, #332]	; (8003f58 <STM32446enable+0x560>)
 8003e0c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.adc1.single.start = STM32446Adc1Start;
 8003e10:	4b41      	ldr	r3, [pc, #260]	; (8003f18 <STM32446enable+0x520>)
 8003e12:	4a52      	ldr	r2, [pc, #328]	; (8003f5c <STM32446enable+0x564>)
 8003e14:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.adc1.single.read = STM32446Adc1Read;
 8003e18:	4b3f      	ldr	r3, [pc, #252]	; (8003f18 <STM32446enable+0x520>)
 8003e1a:	4a51      	ldr	r2, [pc, #324]	; (8003f60 <STM32446enable+0x568>)
 8003e1c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003e20:	4b3d      	ldr	r3, [pc, #244]	; (8003f18 <STM32446enable+0x520>)
 8003e22:	4a50      	ldr	r2, [pc, #320]	; (8003f64 <STM32446enable+0x56c>)
 8003e24:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003e28:	4b3b      	ldr	r3, [pc, #236]	; (8003f18 <STM32446enable+0x520>)
 8003e2a:	4a4f      	ldr	r2, [pc, #316]	; (8003f68 <STM32446enable+0x570>)
 8003e2c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003e30:	4b39      	ldr	r3, [pc, #228]	; (8003f18 <STM32446enable+0x520>)
 8003e32:	4a4e      	ldr	r2, [pc, #312]	; (8003f6c <STM32446enable+0x574>)
 8003e34:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.usart1.inic = STM32446Usart1Inic;
 8003e38:	4b37      	ldr	r3, [pc, #220]	; (8003f18 <STM32446enable+0x520>)
 8003e3a:	4a4d      	ldr	r2, [pc, #308]	; (8003f70 <STM32446enable+0x578>)
 8003e3c:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003e40:	4b35      	ldr	r3, [pc, #212]	; (8003f18 <STM32446enable+0x520>)
 8003e42:	4a4c      	ldr	r2, [pc, #304]	; (8003f74 <STM32446enable+0x57c>)
 8003e44:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.usart1.receive = STM32446Usart1Receive;
 8003e48:	4b33      	ldr	r3, [pc, #204]	; (8003f18 <STM32446enable+0x520>)
 8003e4a:	4a4b      	ldr	r2, [pc, #300]	; (8003f78 <STM32446enable+0x580>)
 8003e4c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.usart1.parameters = STM32446Usart1Parameters;
 8003e50:	4b31      	ldr	r3, [pc, #196]	; (8003f18 <STM32446enable+0x520>)
 8003e52:	4a4a      	ldr	r2, [pc, #296]	; (8003f7c <STM32446enable+0x584>)
 8003e54:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	ret.usart1.stop = STM32446Usart1Stop;
 8003e58:	4b2f      	ldr	r3, [pc, #188]	; (8003f18 <STM32446enable+0x520>)
 8003e5a:	4a49      	ldr	r2, [pc, #292]	; (8003f80 <STM32446enable+0x588>)
 8003e5c:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003e60:	4b2d      	ldr	r3, [pc, #180]	; (8003f18 <STM32446enable+0x520>)
 8003e62:	4a48      	ldr	r2, [pc, #288]	; (8003f84 <STM32446enable+0x58c>)
 8003e64:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003e68:	4b2b      	ldr	r3, [pc, #172]	; (8003f18 <STM32446enable+0x520>)
 8003e6a:	4a47      	ldr	r2, [pc, #284]	; (8003f88 <STM32446enable+0x590>)
 8003e6c:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ret.func.dec2bcd = STM32446dec2bcd;
 8003e70:	4b29      	ldr	r3, [pc, #164]	; (8003f18 <STM32446enable+0x520>)
 8003e72:	4a46      	ldr	r2, [pc, #280]	; (8003f8c <STM32446enable+0x594>)
 8003e74:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	ret.func.triggerA = STM32446triggerA;
 8003e78:	4b27      	ldr	r3, [pc, #156]	; (8003f18 <STM32446enable+0x520>)
 8003e7a:	4a45      	ldr	r2, [pc, #276]	; (8003f90 <STM32446enable+0x598>)
 8003e7c:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	ret.func.triggerB = STM32446triggerB;
 8003e80:	4b25      	ldr	r3, [pc, #148]	; (8003f18 <STM32446enable+0x520>)
 8003e82:	4a44      	ldr	r2, [pc, #272]	; (8003f94 <STM32446enable+0x59c>)
 8003e84:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003e88:	4b23      	ldr	r3, [pc, #140]	; (8003f18 <STM32446enable+0x520>)
 8003e8a:	4a43      	ldr	r2, [pc, #268]	; (8003f98 <STM32446enable+0x5a0>)
 8003e8c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003e90:	4b21      	ldr	r3, [pc, #132]	; (8003f18 <STM32446enable+0x520>)
 8003e92:	4a42      	ldr	r2, [pc, #264]	; (8003f9c <STM32446enable+0x5a4>)
 8003e94:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003e98:	4b1f      	ldr	r3, [pc, #124]	; (8003f18 <STM32446enable+0x520>)
 8003e9a:	4a41      	ldr	r2, [pc, #260]	; (8003fa0 <STM32446enable+0x5a8>)
 8003e9c:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	; (8003f18 <STM32446enable+0x520>)
 8003ea2:	4a40      	ldr	r2, [pc, #256]	; (8003fa4 <STM32446enable+0x5ac>)
 8003ea4:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	ret.func.SwapByte = STM32SwapByte;
 8003ea8:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <STM32446enable+0x520>)
 8003eaa:	4a3f      	ldr	r2, [pc, #252]	; (8003fa8 <STM32446enable+0x5b0>)
 8003eac:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	ret.func.setpins = STM32446GpioSetpins;
 8003eb0:	4b19      	ldr	r3, [pc, #100]	; (8003f18 <STM32446enable+0x520>)
 8003eb2:	4a3e      	ldr	r2, [pc, #248]	; (8003fac <STM32446enable+0x5b4>)
 8003eb4:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	ret.func.setpin = STM32446GpioSetpin;
 8003eb8:	4b17      	ldr	r3, [pc, #92]	; (8003f18 <STM32446enable+0x520>)
 8003eba:	4a3d      	ldr	r2, [pc, #244]	; (8003fb0 <STM32446enable+0x5b8>)
 8003ebc:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	ret.func.set = STM32446GpioSet;
 8003ec0:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <STM32446enable+0x520>)
 8003ec2:	4a3c      	ldr	r2, [pc, #240]	; (8003fb4 <STM32446enable+0x5bc>)
 8003ec4:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	ret.func.resetpins = STM32446GpioResetpins;
 8003ec8:	4b13      	ldr	r3, [pc, #76]	; (8003f18 <STM32446enable+0x520>)
 8003eca:	4a3b      	ldr	r2, [pc, #236]	; (8003fb8 <STM32446enable+0x5c0>)
 8003ecc:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	ret.func.resetpin = STM32446GpioResetpin;
 8003ed0:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <STM32446enable+0x520>)
 8003ed2:	4a3a      	ldr	r2, [pc, #232]	; (8003fbc <STM32446enable+0x5c4>)
 8003ed4:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	ret.func.reset = STM32446GpioReset;
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <STM32446enable+0x520>)
 8003eda:	4a39      	ldr	r2, [pc, #228]	; (8003fc0 <STM32446enable+0x5c8>)
 8003edc:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	ret.func.setupreg = STM32446Gpiosetupreg;
 8003ee0:	4b0d      	ldr	r3, [pc, #52]	; (8003f18 <STM32446enable+0x520>)
 8003ee2:	4a38      	ldr	r2, [pc, #224]	; (8003fc4 <STM32446enable+0x5cc>)
 8003ee4:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
	ret.func.setup = STM32446GpioSetup;
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <STM32446enable+0x520>)
 8003eea:	4a37      	ldr	r2, [pc, #220]	; (8003fc8 <STM32446enable+0x5d0>)
 8003eec:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	ret.func.test = template;
 8003ef0:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <STM32446enable+0x520>)
 8003ef2:	4a36      	ldr	r2, [pc, #216]	; (8003fcc <STM32446enable+0x5d4>)
 8003ef4:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8003ef8:	f003 f94e 	bl	8007198 <SystickInic>
	/****************************************************************************/
	return ret;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a06      	ldr	r2, [pc, #24]	; (8003f18 <STM32446enable+0x520>)
 8003f00:	4618      	mov	r0, r3
 8003f02:	4611      	mov	r1, r2
 8003f04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f08:	461a      	mov	r2, r3
 8003f0a:	f003 fa43 	bl	8007394 <memcpy>
}
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd90      	pop	{r4, r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20000684 	.word	0x20000684
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	40026000 	.word	0x40026000
 8003f24:	40026010 	.word	0x40026010
 8003f28:	40026400 	.word	0x40026400
 8003f2c:	40026410 	.word	0x40026410
 8003f30:	e000e100 	.word	0xe000e100
 8003f34:	e000e010 	.word	0xe000e010
 8003f38:	080071d5 	.word	0x080071d5
 8003f3c:	08007245 	.word	0x08007245
 8003f40:	080072b5 	.word	0x080072b5
 8003f44:	40014000 	.word	0x40014000
 8003f48:	40012000 	.word	0x40012000
 8003f4c:	40012300 	.word	0x40012300
 8003f50:	080066b1 	.word	0x080066b1
 8003f54:	08006739 	.word	0x08006739
 8003f58:	08006761 	.word	0x08006761
 8003f5c:	08006789 	.word	0x08006789
 8003f60:	080067c5 	.word	0x080067c5
 8003f64:	08006821 	.word	0x08006821
 8003f68:	08006859 	.word	0x08006859
 8003f6c:	40011000 	.word	0x40011000
 8003f70:	08006881 	.word	0x08006881
 8003f74:	080068fd 	.word	0x080068fd
 8003f78:	0800694d 	.word	0x0800694d
 8003f7c:	080069a1 	.word	0x080069a1
 8003f80:	08006d19 	.word	0x08006d19
 8003f84:	08003fd1 	.word	0x08003fd1
 8003f88:	08006d41 	.word	0x08006d41
 8003f8c:	08006d75 	.word	0x08006d75
 8003f90:	08006db9 	.word	0x08006db9
 8003f94:	08006e65 	.word	0x08006e65
 8003f98:	08006f11 	.word	0x08006f11
 8003f9c:	08006f35 	.word	0x08006f35
 8003fa0:	08006f59 	.word	0x08006f59
 8003fa4:	08006f91 	.word	0x08006f91
 8003fa8:	08006fc9 	.word	0x08006fc9
 8003fac:	080048b9 	.word	0x080048b9
 8003fb0:	0800490b 	.word	0x0800490b
 8003fb4:	0800492f 	.word	0x0800492f
 8003fb8:	0800494b 	.word	0x0800494b
 8003fbc:	0800499f 	.word	0x0800499f
 8003fc0:	080049c5 	.word	0x080049c5
 8003fc4:	080049e9 	.word	0x080049e9
 8003fc8:	08004a89 	.word	0x08004a89
 8003fcc:	08007189 	.word	0x08007189

08003fd0 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISION parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 360, 4, 15, 6); // 0,8,360,4,15,6.
 8003fd6:	2306      	movs	r3, #6
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	230f      	movs	r3, #15
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	2304      	movs	r3, #4
 8003fe0:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003fe4:	2108      	movs	r1, #8
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	f000 faac 	bl	8004544 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 8003fec:	2000      	movs	r0, #0
 8003fee:	f000 fb91 	bl	8004714 <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(4, 2, 1, 0);
	STM32446Prescaler(1, 1, 1, 0);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	f000 f953 	bl	80042a4 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 8003ffe:	2000      	movs	r0, #0
 8004000:	f000 f80e 	bl	8004020 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8004004:	2000      	movs	r0, #0
 8004006:	f000 f869 	bl	80040dc <STM32446RccHSelect>
 800400a:	4603      	mov	r3, r0
 800400c:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 800400e:	2002      	movs	r0, #2
 8004010:	f000 f8a8 	bl	8004164 <STM32446RccLEnable>
	return clkused;
 8004014:	79fb      	ldrb	r3, [r7, #7]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8004028:	2301      	movs	r3, #1
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	2301      	movs	r3, #1
 800402e:	60bb      	str	r3, [r7, #8]
 8004030:	e048      	b.n	80040c4 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d117      	bne.n	8004068 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00a      	beq.n	8004054 <STM32446RccHEnable+0x34>
 800403e:	4b26      	ldr	r3, [pc, #152]	; (80040d8 <STM32446RccHEnable+0xb8>)
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	4b24      	ldr	r3, [pc, #144]	; (80040d8 <STM32446RccHEnable+0xb8>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f042 0201 	orr.w	r2, r2, #1
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	e037      	b.n	80040c4 <STM32446RccHEnable+0xa4>
 8004054:	4b20      	ldr	r3, [pc, #128]	; (80040d8 <STM32446RccHEnable+0xb8>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d030      	beq.n	80040c4 <STM32446RccHEnable+0xa4>
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	e02d      	b.n	80040c4 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d117      	bne.n	800409e <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00a      	beq.n	800408a <STM32446RccHEnable+0x6a>
 8004074:	4b18      	ldr	r3, [pc, #96]	; (80040d8 <STM32446RccHEnable+0xb8>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <STM32446RccHEnable+0xb8>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	2300      	movs	r3, #0
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	e01c      	b.n	80040c4 <STM32446RccHEnable+0xa4>
 800408a:	4b13      	ldr	r3, [pc, #76]	; (80040d8 <STM32446RccHEnable+0xb8>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d015      	beq.n	80040c4 <STM32446RccHEnable+0xa4>
 8004098:	2300      	movs	r3, #0
 800409a:	60bb      	str	r3, [r7, #8]
 800409c:	e012      	b.n	80040c4 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d10d      	bne.n	80040c0 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <STM32446RccHEnable+0x9a>
 80040aa:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <STM32446RccHEnable+0xb8>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	4b09      	ldr	r3, [pc, #36]	; (80040d8 <STM32446RccHEnable+0xb8>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80040b8:	601a      	str	r2, [r3, #0]
			hclock = 1;
 80040ba:	2301      	movs	r3, #1
 80040bc:	607b      	str	r3, [r7, #4]
 80040be:	e001      	b.n	80040c4 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 80040c0:	2300      	movs	r3, #0
 80040c2:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1b3      	bne.n	8004032 <STM32446RccHEnable+0x12>
	}
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	20000684 	.word	0x20000684

080040dc <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	4603      	mov	r3, r0
 80040e4:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 80040e6:	4b1e      	ldr	r3, [pc, #120]	; (8004160 <STM32446RccHSelect+0x84>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	4b1c      	ldr	r3, [pc, #112]	; (8004160 <STM32446RccHSelect+0x84>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f022 0203 	bic.w	r2, r2, #3
 80040f4:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	2b03      	cmp	r3, #3
 80040fa:	d018      	beq.n	800412e <STM32446RccHSelect+0x52>
 80040fc:	2b03      	cmp	r3, #3
 80040fe:	dc1f      	bgt.n	8004140 <STM32446RccHSelect+0x64>
 8004100:	2b01      	cmp	r3, #1
 8004102:	d002      	beq.n	800410a <STM32446RccHSelect+0x2e>
 8004104:	2b02      	cmp	r3, #2
 8004106:	d009      	beq.n	800411c <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8004108:	e01a      	b.n	8004140 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 800410a:	4b15      	ldr	r3, [pc, #84]	; (8004160 <STM32446RccHSelect+0x84>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	4b13      	ldr	r3, [pc, #76]	; (8004160 <STM32446RccHSelect+0x84>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f042 0201 	orr.w	r2, r2, #1
 8004118:	609a      	str	r2, [r3, #8]
			break;
 800411a:	e012      	b.n	8004142 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 800411c:	4b10      	ldr	r3, [pc, #64]	; (8004160 <STM32446RccHSelect+0x84>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	689a      	ldr	r2, [r3, #8]
 8004122:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <STM32446RccHSelect+0x84>)
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	f042 0202 	orr.w	r2, r2, #2
 800412a:	609a      	str	r2, [r3, #8]
			break;
 800412c:	e009      	b.n	8004142 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 800412e:	4b0c      	ldr	r3, [pc, #48]	; (8004160 <STM32446RccHSelect+0x84>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <STM32446RccHSelect+0x84>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f042 0203 	orr.w	r2, r2, #3
 800413c:	609a      	str	r2, [r3, #8]
			break;
 800413e:	e000      	b.n	8004142 <STM32446RccHSelect+0x66>
			break;
 8004140:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 8004142:	4b07      	ldr	r3, [pc, #28]	; (8004160 <STM32446RccHSelect+0x84>)
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	089b      	lsrs	r3, r3, #2
 800414a:	b2db      	uxtb	r3, r3
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	b2db      	uxtb	r3, r3
}
 8004152:	4618      	mov	r0, r3
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	20000684 	.word	0x20000684

08004164 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 800416c:	2301      	movs	r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	2301      	movs	r3, #1
 8004172:	60bb      	str	r3, [r7, #8]
 8004174:	e048      	b.n	8004208 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d117      	bne.n	80041ac <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00a      	beq.n	8004198 <STM32446RccLEnable+0x34>
 8004182:	4b26      	ldr	r3, [pc, #152]	; (800421c <STM32446RccLEnable+0xb8>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004188:	4b24      	ldr	r3, [pc, #144]	; (800421c <STM32446RccLEnable+0xb8>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f042 0201 	orr.w	r2, r2, #1
 8004190:	675a      	str	r2, [r3, #116]	; 0x74
 8004192:	2300      	movs	r3, #0
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e037      	b.n	8004208 <STM32446RccLEnable+0xa4>
 8004198:	4b20      	ldr	r3, [pc, #128]	; (800421c <STM32446RccLEnable+0xb8>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d030      	beq.n	8004208 <STM32446RccLEnable+0xa4>
 80041a6:	2300      	movs	r3, #0
 80041a8:	60bb      	str	r3, [r7, #8]
 80041aa:	e02d      	b.n	8004208 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d117      	bne.n	80041e2 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <STM32446RccLEnable+0x6a>
 80041b8:	4b18      	ldr	r3, [pc, #96]	; (800421c <STM32446RccLEnable+0xb8>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041be:	4b17      	ldr	r3, [pc, #92]	; (800421c <STM32446RccLEnable+0xb8>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	f042 0201 	orr.w	r2, r2, #1
 80041c6:	671a      	str	r2, [r3, #112]	; 0x70
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	e01c      	b.n	8004208 <STM32446RccLEnable+0xa4>
 80041ce:	4b13      	ldr	r3, [pc, #76]	; (800421c <STM32446RccLEnable+0xb8>)
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d015      	beq.n	8004208 <STM32446RccLEnable+0xa4>
 80041dc:	2300      	movs	r3, #0
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	e012      	b.n	8004208 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d10d      	bne.n	8004204 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d007      	beq.n	80041fe <STM32446RccLEnable+0x9a>
 80041ee:	4b0b      	ldr	r3, [pc, #44]	; (800421c <STM32446RccLEnable+0xb8>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041f4:	4b09      	ldr	r3, [pc, #36]	; (800421c <STM32446RccLEnable+0xb8>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f042 0204 	orr.w	r2, r2, #4
 80041fc:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 80041fe:	2301      	movs	r3, #1
 8004200:	607b      	str	r3, [r7, #4]
 8004202:	e001      	b.n	8004208 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8004204:	2302      	movs	r3, #2
 8004206:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1b3      	bne.n	8004176 <STM32446RccLEnable+0x12>
	}
}
 800420e:	bf00      	nop
 8004210:	bf00      	nop
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	20000684 	.word	0x20000684

08004220 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800422a:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <STM32446RccLSelect+0x80>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004230:	4b1b      	ldr	r3, [pc, #108]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004238:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d017      	beq.n	8004270 <STM32446RccLSelect+0x50>
 8004240:	2b03      	cmp	r3, #3
 8004242:	dc1e      	bgt.n	8004282 <STM32446RccLSelect+0x62>
 8004244:	2b01      	cmp	r3, #1
 8004246:	d00a      	beq.n	800425e <STM32446RccLSelect+0x3e>
 8004248:	2b02      	cmp	r3, #2
 800424a:	d11a      	bne.n	8004282 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 800424c:	4b14      	ldr	r3, [pc, #80]	; (80042a0 <STM32446RccLSelect+0x80>)
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004252:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800425a:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800425c:	e01a      	b.n	8004294 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800425e:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004264:	4b0e      	ldr	r3, [pc, #56]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800426c:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800426e:	e011      	b.n	8004294 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004276:	4b0a      	ldr	r3, [pc, #40]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800427e:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8004280:	e008      	b.n	8004294 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 8004282:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <STM32446RccLSelect+0x80>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <STM32446RccLSelect+0x80>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004290:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8004292:	bf00      	nop
	}
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	20000684 	.word	0x20000684

080042a4 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
 80042b0:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 80042b2:	4ba2      	ldr	r3, [pc, #648]	; (800453c <STM32446Prescaler+0x298>)
 80042b4:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 80042b6:	4ba2      	ldr	r3, [pc, #648]	; (8004540 <STM32446Prescaler+0x29c>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	6899      	ldr	r1, [r3, #8]
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	43da      	mvns	r2, r3
 80042c0:	4b9f      	ldr	r3, [pc, #636]	; (8004540 <STM32446Prescaler+0x29c>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	400a      	ands	r2, r1
 80042c6:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d90b      	bls.n	80042e6 <STM32446Prescaler+0x42>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b1f      	cmp	r3, #31
 80042d2:	d808      	bhi.n	80042e6 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 80042d4:	4b9a      	ldr	r3, [pc, #616]	; (8004540 <STM32446Prescaler+0x29c>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	6899      	ldr	r1, [r3, #8]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	041a      	lsls	r2, r3, #16
 80042de:	4b98      	ldr	r3, [pc, #608]	; (8004540 <STM32446Prescaler+0x29c>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	3b02      	subs	r3, #2
 80042ea:	2b0e      	cmp	r3, #14
 80042ec:	d844      	bhi.n	8004378 <STM32446Prescaler+0xd4>
 80042ee:	a201      	add	r2, pc, #4	; (adr r2, 80042f4 <STM32446Prescaler+0x50>)
 80042f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f4:	08004331 	.word	0x08004331
 80042f8:	08004379 	.word	0x08004379
 80042fc:	08004343 	.word	0x08004343
 8004300:	08004379 	.word	0x08004379
 8004304:	08004379 	.word	0x08004379
 8004308:	08004379 	.word	0x08004379
 800430c:	08004355 	.word	0x08004355
 8004310:	08004379 	.word	0x08004379
 8004314:	08004379 	.word	0x08004379
 8004318:	08004379 	.word	0x08004379
 800431c:	08004379 	.word	0x08004379
 8004320:	08004379 	.word	0x08004379
 8004324:	08004379 	.word	0x08004379
 8004328:	08004379 	.word	0x08004379
 800432c:	08004367 	.word	0x08004367
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 8004330:	4b83      	ldr	r3, [pc, #524]	; (8004540 <STM32446Prescaler+0x29c>)
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	4b82      	ldr	r3, [pc, #520]	; (8004540 <STM32446Prescaler+0x29c>)
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800433e:	609a      	str	r2, [r3, #8]
			break;
 8004340:	e01b      	b.n	800437a <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 8004342:	4b7f      	ldr	r3, [pc, #508]	; (8004540 <STM32446Prescaler+0x29c>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	4b7d      	ldr	r3, [pc, #500]	; (8004540 <STM32446Prescaler+0x29c>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8004350:	609a      	str	r2, [r3, #8]
			break;
 8004352:	e012      	b.n	800437a <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 8004354:	4b7a      	ldr	r3, [pc, #488]	; (8004540 <STM32446Prescaler+0x29c>)
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	4b79      	ldr	r3, [pc, #484]	; (8004540 <STM32446Prescaler+0x29c>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004362:	609a      	str	r2, [r3, #8]
			break;
 8004364:	e009      	b.n	800437a <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 8004366:	4b76      	ldr	r3, [pc, #472]	; (8004540 <STM32446Prescaler+0x29c>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	4b74      	ldr	r3, [pc, #464]	; (8004540 <STM32446Prescaler+0x29c>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004374:	609a      	str	r2, [r3, #8]
			break;
 8004376:	e000      	b.n	800437a <STM32446Prescaler+0xd6>
		default:
			break;
 8004378:	bf00      	nop
	}

	switch(ppre1){ // 10
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	3b02      	subs	r3, #2
 800437e:	2b0e      	cmp	r3, #14
 8004380:	d844      	bhi.n	800440c <STM32446Prescaler+0x168>
 8004382:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <STM32446Prescaler+0xe4>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043c5 	.word	0x080043c5
 800438c:	0800440d 	.word	0x0800440d
 8004390:	080043d7 	.word	0x080043d7
 8004394:	0800440d 	.word	0x0800440d
 8004398:	0800440d 	.word	0x0800440d
 800439c:	0800440d 	.word	0x0800440d
 80043a0:	080043e9 	.word	0x080043e9
 80043a4:	0800440d 	.word	0x0800440d
 80043a8:	0800440d 	.word	0x0800440d
 80043ac:	0800440d 	.word	0x0800440d
 80043b0:	0800440d 	.word	0x0800440d
 80043b4:	0800440d 	.word	0x0800440d
 80043b8:	0800440d 	.word	0x0800440d
 80043bc:	0800440d 	.word	0x0800440d
 80043c0:	080043fb 	.word	0x080043fb
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 80043c4:	4b5e      	ldr	r3, [pc, #376]	; (8004540 <STM32446Prescaler+0x29c>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	4b5d      	ldr	r3, [pc, #372]	; (8004540 <STM32446Prescaler+0x29c>)
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043d2:	609a      	str	r2, [r3, #8]
		break;
 80043d4:	e01b      	b.n	800440e <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 80043d6:	4b5a      	ldr	r3, [pc, #360]	; (8004540 <STM32446Prescaler+0x29c>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	4b58      	ldr	r3, [pc, #352]	; (8004540 <STM32446Prescaler+0x29c>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80043e4:	609a      	str	r2, [r3, #8]
		break;
 80043e6:	e012      	b.n	800440e <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 80043e8:	4b55      	ldr	r3, [pc, #340]	; (8004540 <STM32446Prescaler+0x29c>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	4b54      	ldr	r3, [pc, #336]	; (8004540 <STM32446Prescaler+0x29c>)
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 80043f6:	609a      	str	r2, [r3, #8]
		break;
 80043f8:	e009      	b.n	800440e <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 80043fa:	4b51      	ldr	r3, [pc, #324]	; (8004540 <STM32446Prescaler+0x29c>)
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	4b4f      	ldr	r3, [pc, #316]	; (8004540 <STM32446Prescaler+0x29c>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004408:	609a      	str	r2, [r3, #8]
		break;
 800440a:	e000      	b.n	800440e <STM32446Prescaler+0x16a>
	default:
		break;
 800440c:	bf00      	nop
	}

	switch(ahbpre){ // 4
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004414:	f000 8081 	beq.w	800451a <STM32446Prescaler+0x276>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800441e:	f200 8085 	bhi.w	800452c <STM32446Prescaler+0x288>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004428:	d06e      	beq.n	8004508 <STM32446Prescaler+0x264>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004430:	d87c      	bhi.n	800452c <STM32446Prescaler+0x288>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2b80      	cmp	r3, #128	; 0x80
 8004436:	d05e      	beq.n	80044f6 <STM32446Prescaler+0x252>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2b80      	cmp	r3, #128	; 0x80
 800443c:	d876      	bhi.n	800452c <STM32446Prescaler+0x288>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2b10      	cmp	r3, #16
 8004442:	d827      	bhi.n	8004494 <STM32446Prescaler+0x1f0>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d370      	bcc.n	800452c <STM32446Prescaler+0x288>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3b02      	subs	r3, #2
 800444e:	2b0e      	cmp	r3, #14
 8004450:	d86c      	bhi.n	800452c <STM32446Prescaler+0x288>
 8004452:	a201      	add	r2, pc, #4	; (adr r2, 8004458 <STM32446Prescaler+0x1b4>)
 8004454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004458:	0800449d 	.word	0x0800449d
 800445c:	0800452d 	.word	0x0800452d
 8004460:	080044af 	.word	0x080044af
 8004464:	0800452d 	.word	0x0800452d
 8004468:	0800452d 	.word	0x0800452d
 800446c:	0800452d 	.word	0x0800452d
 8004470:	080044c1 	.word	0x080044c1
 8004474:	0800452d 	.word	0x0800452d
 8004478:	0800452d 	.word	0x0800452d
 800447c:	0800452d 	.word	0x0800452d
 8004480:	0800452d 	.word	0x0800452d
 8004484:	0800452d 	.word	0x0800452d
 8004488:	0800452d 	.word	0x0800452d
 800448c:	0800452d 	.word	0x0800452d
 8004490:	080044d3 	.word	0x080044d3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2b40      	cmp	r3, #64	; 0x40
 8004498:	d024      	beq.n	80044e4 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 800449a:	e047      	b.n	800452c <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 800449c:	4b28      	ldr	r3, [pc, #160]	; (8004540 <STM32446Prescaler+0x29c>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	4b27      	ldr	r3, [pc, #156]	; (8004540 <STM32446Prescaler+0x29c>)
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044aa:	609a      	str	r2, [r3, #8]
		break;
 80044ac:	e03f      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 80044ae:	4b24      	ldr	r3, [pc, #144]	; (8004540 <STM32446Prescaler+0x29c>)
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	4b22      	ldr	r3, [pc, #136]	; (8004540 <STM32446Prescaler+0x29c>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 80044bc:	609a      	str	r2, [r3, #8]
		break;
 80044be:	e036      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 80044c0:	4b1f      	ldr	r3, [pc, #124]	; (8004540 <STM32446Prescaler+0x29c>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	4b1e      	ldr	r3, [pc, #120]	; (8004540 <STM32446Prescaler+0x29c>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80044ce:	609a      	str	r2, [r3, #8]
		break;
 80044d0:	e02d      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 80044d2:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <STM32446Prescaler+0x29c>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	4b19      	ldr	r3, [pc, #100]	; (8004540 <STM32446Prescaler+0x29c>)
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 80044e0:	609a      	str	r2, [r3, #8]
		break;
 80044e2:	e024      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 80044e4:	4b16      	ldr	r3, [pc, #88]	; (8004540 <STM32446Prescaler+0x29c>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	689a      	ldr	r2, [r3, #8]
 80044ea:	4b15      	ldr	r3, [pc, #84]	; (8004540 <STM32446Prescaler+0x29c>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80044f2:	609a      	str	r2, [r3, #8]
		break;
 80044f4:	e01b      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 80044f6:	4b12      	ldr	r3, [pc, #72]	; (8004540 <STM32446Prescaler+0x29c>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <STM32446Prescaler+0x29c>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8004504:	609a      	str	r2, [r3, #8]
		break;
 8004506:	e012      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 8004508:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <STM32446Prescaler+0x29c>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <STM32446Prescaler+0x29c>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004516:	609a      	str	r2, [r3, #8]
		break;
 8004518:	e009      	b.n	800452e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 800451a:	4b09      	ldr	r3, [pc, #36]	; (8004540 <STM32446Prescaler+0x29c>)
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	4b07      	ldr	r3, [pc, #28]	; (8004540 <STM32446Prescaler+0x29c>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004528:	609a      	str	r2, [r3, #8]
		break;
 800452a:	e000      	b.n	800452e <STM32446Prescaler+0x28a>
		break;
 800452c:	bf00      	nop
	}
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	001ffcf0 	.word	0x001ffcf0
 8004540:	20000684 	.word	0x20000684

08004544 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 8004552:	4b6a      	ldr	r3, [pc, #424]	; (80046fc <STM32446PLLDivision+0x1b8>)
 8004554:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 8004556:	4b6a      	ldr	r3, [pc, #424]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	4b68      	ldr	r3, [pc, #416]	; (8004700 <STM32446PLLDivision+0x1bc>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]


	if(pllr > 1 && pllr < 8){ // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	2b01      	cmp	r3, #1
 800456a:	d911      	bls.n	8004590 <STM32446PLLDivision+0x4c>
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	2b07      	cmp	r3, #7
 8004570:	d80e      	bhi.n	8004590 <STM32446PLLDivision+0x4c>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 8004572:	4b63      	ldr	r3, [pc, #396]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457a:	071b      	lsls	r3, r3, #28
 800457c:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 8004580:	4b5f      	ldr	r3, [pc, #380]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	400a      	ands	r2, r1
 8004586:	605a      	str	r2, [r3, #4]
		PLL_parameter.R = pllr;
 8004588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458a:	b2da      	uxtb	r2, r3
 800458c:	4b5d      	ldr	r3, [pc, #372]	; (8004704 <STM32446PLLDivision+0x1c0>)
 800458e:	729a      	strb	r2, [r3, #10]
	}

	if(pllq > 1 && pllq < 16){ // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d911      	bls.n	80045ba <STM32446PLLDivision+0x76>
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	2b0f      	cmp	r3, #15
 800459a:	d80e      	bhi.n	80045ba <STM32446PLLDivision+0x76>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 800459c:	4b58      	ldr	r3, [pc, #352]	; (8004700 <STM32446PLLDivision+0x1bc>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	6859      	ldr	r1, [r3, #4]
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	061b      	lsls	r3, r3, #24
 80045a6:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 80045aa:	4b55      	ldr	r3, [pc, #340]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	400a      	ands	r2, r1
 80045b0:	605a      	str	r2, [r3, #4]
		PLL_parameter.Q = pllq;
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	4b53      	ldr	r3, [pc, #332]	; (8004704 <STM32446PLLDivision+0x1c0>)
 80045b8:	725a      	strb	r2, [r3, #9]
	}

	if(pllsrc == 1){ // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d10e      	bne.n	80045de <STM32446PLLDivision+0x9a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 80045c0:	4b4f      	ldr	r3, [pc, #316]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	6859      	ldr	r1, [r3, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	059b      	lsls	r3, r3, #22
 80045ca:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 80045ce:	4b4c      	ldr	r3, [pc, #304]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	400a      	ands	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]
		PLL_parameter.Source = 25000000;
 80045d6:	4b4b      	ldr	r3, [pc, #300]	; (8004704 <STM32446PLLDivision+0x1c0>)
 80045d8:	4a4b      	ldr	r2, [pc, #300]	; (8004708 <STM32446PLLDivision+0x1c4>)
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	e00a      	b.n	80045f4 <STM32446PLLDivision+0xb0>
	}else{
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 80045de:	4b48      	ldr	r3, [pc, #288]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	4b46      	ldr	r3, [pc, #280]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80045ec:	605a      	str	r2, [r3, #4]
		PLL_parameter.Source = 16000000;
 80045ee:	4b45      	ldr	r3, [pc, #276]	; (8004704 <STM32446PLLDivision+0x1c0>)
 80045f0:	4a46      	ldr	r2, [pc, #280]	; (800470c <STM32446PLLDivision+0x1c8>)
 80045f2:	601a      	str	r2, [r3, #0]
	}

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	3b02      	subs	r3, #2
 80045f8:	2b06      	cmp	r3, #6
 80045fa:	d843      	bhi.n	8004684 <STM32446PLLDivision+0x140>
 80045fc:	a201      	add	r2, pc, #4	; (adr r2, 8004604 <STM32446PLLDivision+0xc0>)
 80045fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004602:	bf00      	nop
 8004604:	08004621 	.word	0x08004621
 8004608:	08004685 	.word	0x08004685
 800460c:	0800463b 	.word	0x0800463b
 8004610:	08004685 	.word	0x08004685
 8004614:	08004655 	.word	0x08004655
 8004618:	08004685 	.word	0x08004685
 800461c:	0800466f 	.word	0x0800466f
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8004620:	4b37      	ldr	r3, [pc, #220]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	4b36      	ldr	r3, [pc, #216]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800462e:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	b2da      	uxtb	r2, r3
 8004634:	4b33      	ldr	r3, [pc, #204]	; (8004704 <STM32446PLLDivision+0x1c0>)
 8004636:	721a      	strb	r2, [r3, #8]
			break;
 8004638:	e030      	b.n	800469c <STM32446PLLDivision+0x158>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 800463a:	4b31      	ldr	r3, [pc, #196]	; (8004700 <STM32446PLLDivision+0x1bc>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	4b2f      	ldr	r3, [pc, #188]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004648:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	b2da      	uxtb	r2, r3
 800464e:	4b2d      	ldr	r3, [pc, #180]	; (8004704 <STM32446PLLDivision+0x1c0>)
 8004650:	721a      	strb	r2, [r3, #8]
			break;
 8004652:	e023      	b.n	800469c <STM32446PLLDivision+0x158>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 8004654:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	4b29      	ldr	r3, [pc, #164]	; (8004700 <STM32446PLLDivision+0x1bc>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004662:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	b2da      	uxtb	r2, r3
 8004668:	4b26      	ldr	r3, [pc, #152]	; (8004704 <STM32446PLLDivision+0x1c0>)
 800466a:	721a      	strb	r2, [r3, #8]
			break;
 800466c:	e016      	b.n	800469c <STM32446PLLDivision+0x158>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 800466e:	4b24      	ldr	r3, [pc, #144]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	6852      	ldr	r2, [r2, #4]
 8004678:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	b2da      	uxtb	r2, r3
 800467e:	4b21      	ldr	r3, [pc, #132]	; (8004704 <STM32446PLLDivision+0x1c0>)
 8004680:	721a      	strb	r2, [r3, #8]
			break;
 8004682:	e00b      	b.n	800469c <STM32446PLLDivision+0x158>
		default:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8004684:	4b1e      	ldr	r3, [pc, #120]	; (8004700 <STM32446PLLDivision+0x1bc>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	4b1d      	ldr	r3, [pc, #116]	; (8004700 <STM32446PLLDivision+0x1bc>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004692:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = 4;
 8004694:	4b1b      	ldr	r3, [pc, #108]	; (8004704 <STM32446PLLDivision+0x1c0>)
 8004696:	2204      	movs	r2, #4
 8004698:	721a      	strb	r2, [r3, #8]
			break;
 800469a:	bf00      	nop
	}

	if(plln > 49 && plln < 433){ // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2b31      	cmp	r3, #49	; 0x31
 80046a0:	d912      	bls.n	80046c8 <STM32446PLLDivision+0x184>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80046a8:	d80e      	bhi.n	80046c8 <STM32446PLLDivision+0x184>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 80046aa:	4b15      	ldr	r3, [pc, #84]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	6859      	ldr	r1, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	019a      	lsls	r2, r3, #6
 80046b4:	4b16      	ldr	r3, [pc, #88]	; (8004710 <STM32446PLLDivision+0x1cc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	4a11      	ldr	r2, [pc, #68]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80046ba:	68d2      	ldr	r2, [r2, #12]
 80046bc:	400b      	ands	r3, r1
 80046be:	6053      	str	r3, [r2, #4]
		PLL_parameter.N = plln;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	4b0f      	ldr	r3, [pc, #60]	; (8004704 <STM32446PLLDivision+0x1c0>)
 80046c6:	80da      	strh	r2, [r3, #6]
	}

	if(pllm > 1 && pllm < 64){ // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d910      	bls.n	80046f0 <STM32446PLLDivision+0x1ac>
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b3f      	cmp	r3, #63	; 0x3f
 80046d2:	d80d      	bhi.n	80046f0 <STM32446PLLDivision+0x1ac>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	6859      	ldr	r1, [r3, #4]
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	f063 023f 	orn	r2, r3, #63	; 0x3f
 80046e0:	4b07      	ldr	r3, [pc, #28]	; (8004700 <STM32446PLLDivision+0x1bc>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	400a      	ands	r2, r1
 80046e6:	605a      	str	r2, [r3, #4]
		PLL_parameter.M = pllm;
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <STM32446PLLDivision+0x1c0>)
 80046ee:	711a      	strb	r2, [r3, #4]
	}
}
 80046f0:	bf00      	nop
 80046f2:	371c      	adds	r7, #28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	7f437fff 	.word	0x7f437fff
 8004700:	20000684 	.word	0x20000684
 8004704:	200008b8 	.word	0x200008b8
 8004708:	017d7840 	.word	0x017d7840
 800470c:	00f42400 	.word	0x00f42400
 8004710:	ffff803f 	.word	0xffff803f

08004714 <STM32446RccPLLCLKEnable>:


void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	71fb      	strb	r3, [r7, #7]
	if(onoff){
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d010      	beq.n	8004746 <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8004724:	4b0f      	ldr	r3, [pc, #60]	; (8004764 <STM32446RccPLLCLKEnable+0x50>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	4b0e      	ldr	r3, [pc, #56]	; (8004764 <STM32446RccPLLCLKEnable+0x50>)
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	bf00      	nop
 8004736:	4b0b      	ldr	r3, [pc, #44]	; (8004764 <STM32446RccPLLCLKEnable+0x50>)
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f8      	beq.n	8004736 <STM32446RccPLLCLKEnable+0x22>
	}else{
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
	}
}
 8004744:	e007      	b.n	8004756 <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 8004746:	4b07      	ldr	r3, [pc, #28]	; (8004764 <STM32446RccPLLCLKEnable+0x50>)
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	4b05      	ldr	r3, [pc, #20]	; (8004764 <STM32446RccPLLCLKEnable+0x50>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004754:	601a      	str	r2, [r3, #0]
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20000684 	.word	0x20000684

08004768 <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8004772:	79fb      	ldrb	r3, [r7, #7]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d010      	beq.n	800479a <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8004778:	4b0f      	ldr	r3, [pc, #60]	; (80047b8 <STM32446RccPLLI2SEnable+0x50>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4b0e      	ldr	r3, [pc, #56]	; (80047b8 <STM32446RccPLLI2SEnable+0x50>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	bf00      	nop
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <STM32446RccPLLI2SEnable+0x50>)
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0f8      	beq.n	800478a <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8004798:	e007      	b.n	80047aa <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 800479a:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <STM32446RccPLLI2SEnable+0x50>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <STM32446RccPLLI2SEnable+0x50>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80047a8:	601a      	str	r2, [r3, #0]
}
 80047aa:	bf00      	nop
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	20000684 	.word	0x20000684

080047bc <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d010      	beq.n	80047ee <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 80047cc:	4b0f      	ldr	r3, [pc, #60]	; (800480c <STM32446RccPLLSAIEnable+0x50>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4b0e      	ldr	r3, [pc, #56]	; (800480c <STM32446RccPLLSAIEnable+0x50>)
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	bf00      	nop
 80047de:	4b0b      	ldr	r3, [pc, #44]	; (800480c <STM32446RccPLLSAIEnable+0x50>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0f8      	beq.n	80047de <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 80047ec:	e007      	b.n	80047fe <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 80047ee:	4b07      	ldr	r3, [pc, #28]	; (800480c <STM32446RccPLLSAIEnable+0x50>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	4b05      	ldr	r3, [pc, #20]	; (800480c <STM32446RccPLLSAIEnable+0x50>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80047fc:	601a      	str	r2, [r3, #0]
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	20000684 	.word	0x20000684

08004810 <SystemClock>:

uint32_t SystemClock(void)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
	uint32_t sysclk;
	switch((ret.rcc.reg->CFGR >> 2) & 3) // SWS[2]: System clock switch status
 8004816:	4b24      	ldr	r3, [pc, #144]	; (80048a8 <SystemClock+0x98>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	089b      	lsrs	r3, r3, #2
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	2b03      	cmp	r3, #3
 8004824:	d838      	bhi.n	8004898 <SystemClock+0x88>
 8004826:	a201      	add	r2, pc, #4	; (adr r2, 800482c <SystemClock+0x1c>)
 8004828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482c:	0800483d 	.word	0x0800483d
 8004830:	08004849 	.word	0x08004849
 8004834:	08004855 	.word	0x08004855
 8004838:	08004877 	.word	0x08004877
	{
		case 0: // 00: HSI oscillator used as the system clock
			PLL_parameter.Source = 16000000;
 800483c:	4b1b      	ldr	r3, [pc, #108]	; (80048ac <SystemClock+0x9c>)
 800483e:	4a1c      	ldr	r2, [pc, #112]	; (80048b0 <SystemClock+0xa0>)
 8004840:	601a      	str	r2, [r3, #0]
			sysclk= 16000000;
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <SystemClock+0xa0>)
 8004844:	607b      	str	r3, [r7, #4]
			break;
 8004846:	e028      	b.n	800489a <SystemClock+0x8a>
		case 1: // 01: HSE oscillator used as the system clock
			PLL_parameter.Source = 25000000;
 8004848:	4b18      	ldr	r3, [pc, #96]	; (80048ac <SystemClock+0x9c>)
 800484a:	4a1a      	ldr	r2, [pc, #104]	; (80048b4 <SystemClock+0xa4>)
 800484c:	601a      	str	r2, [r3, #0]
			sysclk = 25000000;
 800484e:	4b19      	ldr	r3, [pc, #100]	; (80048b4 <SystemClock+0xa4>)
 8004850:	607b      	str	r3, [r7, #4]
			break;
 8004852:	e022      	b.n	800489a <SystemClock+0x8a>
		case 2: // 10: PLL used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.P );
 8004854:	4b15      	ldr	r3, [pc, #84]	; (80048ac <SystemClock+0x9c>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a14      	ldr	r2, [pc, #80]	; (80048ac <SystemClock+0x9c>)
 800485a:	7912      	ldrb	r2, [r2, #4]
 800485c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004860:	4a12      	ldr	r2, [pc, #72]	; (80048ac <SystemClock+0x9c>)
 8004862:	88d2      	ldrh	r2, [r2, #6]
 8004864:	4611      	mov	r1, r2
 8004866:	4a11      	ldr	r2, [pc, #68]	; (80048ac <SystemClock+0x9c>)
 8004868:	7a12      	ldrb	r2, [r2, #8]
 800486a:	fb91 f2f2 	sdiv	r2, r1, r2
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	607b      	str	r3, [r7, #4]
			break;
 8004874:	e011      	b.n	800489a <SystemClock+0x8a>
		case 3: // 11: PLL_R used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.R );
 8004876:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <SystemClock+0x9c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a0c      	ldr	r2, [pc, #48]	; (80048ac <SystemClock+0x9c>)
 800487c:	7912      	ldrb	r2, [r2, #4]
 800487e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004882:	4a0a      	ldr	r2, [pc, #40]	; (80048ac <SystemClock+0x9c>)
 8004884:	88d2      	ldrh	r2, [r2, #6]
 8004886:	4611      	mov	r1, r2
 8004888:	4a08      	ldr	r2, [pc, #32]	; (80048ac <SystemClock+0x9c>)
 800488a:	7a92      	ldrb	r2, [r2, #10]
 800488c:	fb91 f2f2 	sdiv	r2, r1, r2
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	607b      	str	r3, [r7, #4]
			break;
 8004896:	e000      	b.n	800489a <SystemClock+0x8a>
		default:
			break;
 8004898:	bf00      	nop
	}
	return sysclk;
 800489a:	687b      	ldr	r3, [r7, #4]
}
 800489c:	4618      	mov	r0, r3
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	20000684 	.word	0x20000684
 80048ac:	200008b8 	.word	0x200008b8
 80048b0:	00f42400 	.word	0x00f42400
 80048b4:	017d7840 	.word	0x017d7840

080048b8 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 80048b8:	b40e      	push	{r1, r2, r3}
 80048ba:	b480      	push	{r7}
 80048bc:	b084      	sub	sp, #16
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	dd19      	ble.n	80048fc <STM32446GpioSetpins+0x44>
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	2b20      	cmp	r3, #32
 80048cc:	dc16      	bgt.n	80048fc <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 80048ce:	f107 0318 	add.w	r3, r7, #24
 80048d2:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 80048d4:	2300      	movs	r3, #0
 80048d6:	73fb      	strb	r3, [r7, #15]
 80048d8:	e00c      	b.n	80048f4 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	1d1a      	adds	r2, r3, #4
 80048de:	60ba      	str	r2, [r7, #8]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2201      	movs	r2, #1
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	461a      	mov	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 80048ee:	7bfb      	ldrb	r3, [r7, #15]
 80048f0:	3301      	adds	r3, #1
 80048f2:	73fb      	strb	r3, [r7, #15]
 80048f4:	7bfb      	ldrb	r3, [r7, #15]
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	dcee      	bgt.n	80048da <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 80048fc:	bf00      	nop
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	b003      	add	sp, #12
 8004908:	4770      	bx	lr

0800490a <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8004914:	2201      	movs	r2, #1
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	461a      	mov	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	619a      	str	r2, [r3, #24]
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 800492e:	b480      	push	{r7}
 8004930:	b083      	sub	sp, #12
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	619a      	str	r2, [r3, #24]
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 800494a:	b40e      	push	{r1, r2, r3}
 800494c:	b480      	push	{r7}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2b00      	cmp	r3, #0
 8004958:	dd1a      	ble.n	8004990 <STM32446GpioResetpins+0x46>
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2b20      	cmp	r3, #32
 800495e:	dc17      	bgt.n	8004990 <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 8004960:	f107 0318 	add.w	r3, r7, #24
 8004964:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
 800496a:	e00d      	b.n	8004988 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	1d1a      	adds	r2, r3, #4
 8004970:	60ba      	str	r2, [r7, #8]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2201      	movs	r2, #1
 8004976:	fa02 f303 	lsl.w	r3, r2, r3
 800497a:	041b      	lsls	r3, r3, #16
 800497c:	461a      	mov	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8004982:	7bfb      	ldrb	r3, [r7, #15]
 8004984:	3301      	adds	r3, #1
 8004986:	73fb      	strb	r3, [r7, #15]
 8004988:	7bfb      	ldrb	r3, [r7, #15]
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	429a      	cmp	r2, r3
 800498e:	dced      	bgt.n	800496c <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8004990:	bf00      	nop
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	b003      	add	sp, #12
 800499c:	4770      	bx	lr

0800499e <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 80049a8:	2201      	movs	r2, #1
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	041b      	lsls	r3, r3, #16
 80049b2:	461a      	mov	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	619a      	str	r2, [r3, #24]
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	041b      	lsls	r3, r3, #16
 80049d2:	461a      	mov	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	619a      	str	r2, [r3, #24]
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	0000      	movs	r0, r0
	...

080049e8 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 80049f6:	68b8      	ldr	r0, [r7, #8]
 80049f8:	f7fb fda4 	bl	8000544 <__aeabi_ui2d>
 80049fc:	4602      	mov	r2, r0
 80049fe:	460b      	mov	r3, r1
 8004a00:	ec43 2b11 	vmov	d1, r2, r3
 8004a04:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004a78 <STM32446Gpiosetupreg+0x90>
 8004a08:	f003 fa0e 	bl	8007e28 <pow>
 8004a0c:	ec51 0b10 	vmov	r0, r1, d0
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	4b1a      	ldr	r3, [pc, #104]	; (8004a80 <STM32446Gpiosetupreg+0x98>)
 8004a16:	f7fb fc57 	bl	80002c8 <__aeabi_dsub>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4610      	mov	r0, r2
 8004a20:	4619      	mov	r1, r3
 8004a22:	f7fc f8e1 	bl	8000be8 <__aeabi_d2uiz>
 8004a26:	4603      	mov	r3, r0
 8004a28:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68b9      	ldr	r1, [r7, #8]
 8004a3a:	fb01 f303 	mul.w	r3, r1, r3
 8004a3e:	6979      	ldr	r1, [r7, #20]
 8004a40:	fa01 f303 	lsl.w	r3, r1, r3
 8004a44:	43db      	mvns	r3, r3
 8004a46:	401a      	ands	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	fb01 f303 	mul.w	r3, r1, r3
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	601a      	str	r2, [r3, #0]
}
 8004a6c:	bf00      	nop
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	f3af 8000 	nop.w
 8004a78:	00000000 	.word	0x00000000
 8004a7c:	40000000 	.word	0x40000000
 8004a80:	3ff00000 	.word	0x3ff00000
 8004a84:	00000000 	.word	0x00000000

08004a88 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b088      	sub	sp, #32
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8004a96:	2320      	movs	r3, #32
 8004a98:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8004a9a:	68b8      	ldr	r0, [r7, #8]
 8004a9c:	f7fb fd52 	bl	8000544 <__aeabi_ui2d>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	ec43 2b11 	vmov	d1, r2, r3
 8004aa8:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004b60 <STM32446GpioSetup+0xd8>
 8004aac:	f003 f9bc 	bl	8007e28 <pow>
 8004ab0:	ec51 0b10 	vmov	r0, r1, d0
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	4b2b      	ldr	r3, [pc, #172]	; (8004b68 <STM32446GpioSetup+0xe0>)
 8004aba:	f7fb fc05 	bl	80002c8 <__aeabi_dsub>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4610      	mov	r0, r2
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	f7fc f88f 	bl	8000be8 <__aeabi_d2uiz>
 8004aca:	4603      	mov	r3, r0
 8004acc:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	fb03 f202 	mul.w	r2, r3, r2
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004adc:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4413      	add	r3, r2
 8004aee:	6819      	ldr	r1, [r3, #0]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	fb03 f202 	mul.w	r2, r3, r2
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	69f8      	ldr	r0, [r7, #28]
 8004afc:	fb00 f303 	mul.w	r3, r0, r3
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	fa02 f303 	lsl.w	r3, r2, r3
 8004b08:	43da      	mvns	r2, r3
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	4403      	add	r3, r0
 8004b12:	400a      	ands	r2, r1
 8004b14:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	6819      	ldr	r1, [r3, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	fb03 f202 	mul.w	r2, r3, r2
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	69f8      	ldr	r0, [r7, #28]
 8004b2c:	fb00 f303 	mul.w	r3, r0, r3
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	409a      	lsls	r2, r3
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	4403      	add	r3, r0
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	441a      	add	r2, r3
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	68f9      	ldr	r1, [r7, #12]
 8004b50:	440b      	add	r3, r1
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	601a      	str	r2, [r3, #0]
}
 8004b56:	bf00      	nop
 8004b58:	3720      	adds	r7, #32
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	00000000 	.word	0x00000000
 8004b64:	40000000 	.word	0x40000000
 8004b68:	3ff00000 	.word	0x3ff00000
 8004b6c:	00000000 	.word	0x00000000

08004b70 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f7fb fce0 	bl	8000544 <__aeabi_ui2d>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	ec43 2b11 	vmov	d1, r2, r3
 8004b8c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004c08 <STM32446GpioAmoder+0x98>
 8004b90:	f003 f94a 	bl	8007e28 <pow>
 8004b94:	ec51 0b10 	vmov	r0, r1, d0
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	4b1c      	ldr	r3, [pc, #112]	; (8004c10 <STM32446GpioAmoder+0xa0>)
 8004b9e:	f7fb fb93 	bl	80002c8 <__aeabi_dsub>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	f7fc f81d 	bl	8000be8 <__aeabi_d2uiz>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8004bba:	4b16      	ldr	r3, [pc, #88]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbe:	6819      	ldr	r1, [r3, #0]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	fb02 f303 	mul.w	r3, r2, r3
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	43da      	mvns	r2, r3
 8004bd0:	4b10      	ldr	r3, [pc, #64]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd4:	400a      	ands	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8004bd8:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bdc:	6819      	ldr	r1, [r3, #0]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	fb02 f303 	mul.w	r3, r2, r3
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	409a      	lsls	r2, r3
 8004bea:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 8004bf2:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bf6:	4b07      	ldr	r3, [pc, #28]	; (8004c14 <STM32446GpioAmoder+0xa4>)
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	6812      	ldr	r2, [r2, #0]
 8004bfc:	601a      	str	r2, [r3, #0]
}
 8004bfe:	bf00      	nop
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	00000000 	.word	0x00000000
 8004c0c:	40000000 	.word	0x40000000
 8004c10:	3ff00000 	.word	0x3ff00000
 8004c14:	20000684 	.word	0x20000684

08004c18 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c22:	2302      	movs	r3, #2
 8004c24:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f7fb fc8c 	bl	8000544 <__aeabi_ui2d>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	ec43 2b11 	vmov	d1, r2, r3
 8004c34:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004cb0 <STM32446GpioAospeedr+0x98>
 8004c38:	f003 f8f6 	bl	8007e28 <pow>
 8004c3c:	ec51 0b10 	vmov	r0, r1, d0
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	4b1c      	ldr	r3, [pc, #112]	; (8004cb8 <STM32446GpioAospeedr+0xa0>)
 8004c46:	f7fb fb3f 	bl	80002c8 <__aeabi_dsub>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4610      	mov	r0, r2
 8004c50:	4619      	mov	r1, r3
 8004c52:	f7fb ffc9 	bl	8000be8 <__aeabi_d2uiz>
 8004c56:	4603      	mov	r3, r0
 8004c58:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004c62:	4b16      	ldr	r3, [pc, #88]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c66:	6899      	ldr	r1, [r3, #8]
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	fb02 f303 	mul.w	r3, r2, r3
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	43da      	mvns	r2, r3
 8004c78:	4b10      	ldr	r3, [pc, #64]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	400a      	ands	r2, r1
 8004c7e:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004c80:	4b0e      	ldr	r3, [pc, #56]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	6899      	ldr	r1, [r3, #8]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	409a      	lsls	r2, r3
 8004c92:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c96:	430a      	orrs	r2, r1
 8004c98:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8004c9a:	4b08      	ldr	r3, [pc, #32]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c9e:	4b07      	ldr	r3, [pc, #28]	; (8004cbc <STM32446GpioAospeedr+0xa4>)
 8004ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca2:	6892      	ldr	r2, [r2, #8]
 8004ca4:	609a      	str	r2, [r3, #8]
}
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	00000000 	.word	0x00000000
 8004cb4:	40000000 	.word	0x40000000
 8004cb8:	3ff00000 	.word	0x3ff00000
 8004cbc:	20000684 	.word	0x20000684

08004cc0 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004cca:	2302      	movs	r3, #2
 8004ccc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004cce:	68f8      	ldr	r0, [r7, #12]
 8004cd0:	f7fb fc38 	bl	8000544 <__aeabi_ui2d>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	ec43 2b11 	vmov	d1, r2, r3
 8004cdc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004d58 <STM32446GpioApupdr+0x98>
 8004ce0:	f003 f8a2 	bl	8007e28 <pow>
 8004ce4:	ec51 0b10 	vmov	r0, r1, d0
 8004ce8:	f04f 0200 	mov.w	r2, #0
 8004cec:	4b1c      	ldr	r3, [pc, #112]	; (8004d60 <STM32446GpioApupdr+0xa0>)
 8004cee:	f7fb faeb 	bl	80002c8 <__aeabi_dsub>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	f7fb ff75 	bl	8000be8 <__aeabi_d2uiz>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4013      	ands	r3, r2
 8004d08:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004d0a:	4b16      	ldr	r3, [pc, #88]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0e:	68d9      	ldr	r1, [r3, #12]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43da      	mvns	r2, r3
 8004d20:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d24:	400a      	ands	r2, r1
 8004d26:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004d28:	4b0e      	ldr	r3, [pc, #56]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2c:	68d9      	ldr	r1, [r3, #12]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	409a      	lsls	r2, r3
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8004d42:	4b08      	ldr	r3, [pc, #32]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d46:	4b07      	ldr	r3, [pc, #28]	; (8004d64 <STM32446GpioApupdr+0xa4>)
 8004d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4a:	68d2      	ldr	r2, [r2, #12]
 8004d4c:	60da      	str	r2, [r3, #12]
}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	00000000 	.word	0x00000000
 8004d5c:	40000000 	.word	0x40000000
 8004d60:	3ff00000 	.word	0x3ff00000
 8004d64:	20000684 	.word	0x20000684

08004d68 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004d70:	4b05      	ldr	r3, [pc, #20]	; (8004d88 <STM32446GpioAreset+0x20>)
 8004d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	0412      	lsls	r2, r2, #16
 8004d78:	619a      	str	r2, [r3, #24]
}
 8004d7a:	bf00      	nop
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	20000684 	.word	0x20000684

08004d8c <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004d94:	4b04      	ldr	r3, [pc, #16]	; (8004da8 <STM32446GpioAset+0x1c>)
 8004d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	619a      	str	r2, [r3, #24]
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	20000684 	.word	0x20000684
 8004dac:	00000000 	.word	0x00000000

08004db0 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004dba:	2304      	movs	r3, #4
 8004dbc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004dbe:	2320      	movs	r3, #32
 8004dc0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004dc2:	6978      	ldr	r0, [r7, #20]
 8004dc4:	f7fb fbbe 	bl	8000544 <__aeabi_ui2d>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	ec43 2b11 	vmov	d1, r2, r3
 8004dd0:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004e98 <STM32446GpioAafr+0xe8>
 8004dd4:	f003 f828 	bl	8007e28 <pow>
 8004dd8:	ec51 0b10 	vmov	r0, r1, d0
 8004ddc:	f04f 0200 	mov.w	r2, #0
 8004de0:	4b2f      	ldr	r3, [pc, #188]	; (8004ea0 <STM32446GpioAafr+0xf0>)
 8004de2:	f7fb fa71 	bl	80002c8 <__aeabi_dsub>
 8004de6:	4602      	mov	r2, r0
 8004de8:	460b      	mov	r3, r1
 8004dea:	4610      	mov	r0, r2
 8004dec:	4619      	mov	r1, r3
 8004dee:	f7fb fefb 	bl	8000be8 <__aeabi_d2uiz>
 8004df2:	4603      	mov	r3, r0
 8004df4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	fb03 f202 	mul.w	r2, r3, r2
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e04:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d83d      	bhi.n	8004e90 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004e14:	4b23      	ldr	r3, [pc, #140]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	3208      	adds	r2, #8
 8004e1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	fb03 f202 	mul.w	r2, r3, r2
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	6938      	ldr	r0, [r7, #16]
 8004e2c:	fb00 f303 	mul.w	r3, r0, r3
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	4b1a      	ldr	r3, [pc, #104]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3e:	4011      	ands	r1, r2
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	3208      	adds	r2, #8
 8004e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004e48:	4b16      	ldr	r3, [pc, #88]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	3208      	adds	r2, #8
 8004e50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	fb03 f202 	mul.w	r2, r3, r2
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	6938      	ldr	r0, [r7, #16]
 8004e60:	fb00 f303 	mul.w	r3, r0, r3
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	409a      	lsls	r2, r3
 8004e6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6e:	4311      	orrs	r1, r2
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	3208      	adds	r2, #8
 8004e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 8004e78:	4b0a      	ldr	r3, [pc, #40]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e7c:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <STM32446GpioAafr+0xf4>)
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	3108      	adds	r1, #8
 8004e84:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	3208      	adds	r2, #8
 8004e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004e90:	bf00      	nop
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	00000000 	.word	0x00000000
 8004e9c:	40000000 	.word	0x40000000
 8004ea0:	3ff00000 	.word	0x3ff00000
 8004ea4:	20000684 	.word	0x20000684

08004ea8 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f7fb fb44 	bl	8000544 <__aeabi_ui2d>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	ec43 2b11 	vmov	d1, r2, r3
 8004ec4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004f40 <STM32446GpioBmoder+0x98>
 8004ec8:	f002 ffae 	bl	8007e28 <pow>
 8004ecc:	ec51 0b10 	vmov	r0, r1, d0
 8004ed0:	f04f 0200 	mov.w	r2, #0
 8004ed4:	4b1c      	ldr	r3, [pc, #112]	; (8004f48 <STM32446GpioBmoder+0xa0>)
 8004ed6:	f7fb f9f7 	bl	80002c8 <__aeabi_dsub>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4610      	mov	r0, r2
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	f7fb fe81 	bl	8000be8 <__aeabi_d2uiz>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004ef2:	4b16      	ldr	r3, [pc, #88]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	6819      	ldr	r1, [r3, #0]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	fb02 f303 	mul.w	r3, r2, r3
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	fa02 f303 	lsl.w	r3, r2, r3
 8004f06:	43da      	mvns	r2, r3
 8004f08:	4b10      	ldr	r3, [pc, #64]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	400a      	ands	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004f10:	4b0e      	ldr	r3, [pc, #56]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f14:	6819      	ldr	r1, [r3, #0]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	fb02 f303 	mul.w	r3, r2, r3
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	409a      	lsls	r2, r3
 8004f22:	4b0a      	ldr	r3, [pc, #40]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f26:	430a      	orrs	r2, r1
 8004f28:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004f2a:	4b08      	ldr	r3, [pc, #32]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004f2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f2e:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <STM32446GpioBmoder+0xa4>)
 8004f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f32:	6812      	ldr	r2, [r2, #0]
 8004f34:	601a      	str	r2, [r3, #0]
}
 8004f36:	bf00      	nop
 8004f38:	3710      	adds	r7, #16
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	00000000 	.word	0x00000000
 8004f44:	40000000 	.word	0x40000000
 8004f48:	3ff00000 	.word	0x3ff00000
 8004f4c:	20000684 	.word	0x20000684

08004f50 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7fb faf0 	bl	8000544 <__aeabi_ui2d>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	ec43 2b11 	vmov	d1, r2, r3
 8004f6c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004fe8 <STM32446GpioBospeedr+0x98>
 8004f70:	f002 ff5a 	bl	8007e28 <pow>
 8004f74:	ec51 0b10 	vmov	r0, r1, d0
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	4b1c      	ldr	r3, [pc, #112]	; (8004ff0 <STM32446GpioBospeedr+0xa0>)
 8004f7e:	f7fb f9a3 	bl	80002c8 <__aeabi_dsub>
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	4610      	mov	r0, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	f7fb fe2d 	bl	8000be8 <__aeabi_d2uiz>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4013      	ands	r3, r2
 8004f98:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004f9a:	4b16      	ldr	r3, [pc, #88]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9e:	6899      	ldr	r1, [r3, #8]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	fb02 f303 	mul.w	r3, r2, r3
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	fa02 f303 	lsl.w	r3, r2, r3
 8004fae:	43da      	mvns	r2, r3
 8004fb0:	4b10      	ldr	r3, [pc, #64]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb4:	400a      	ands	r2, r1
 8004fb6:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004fb8:	4b0e      	ldr	r3, [pc, #56]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fbc:	6899      	ldr	r1, [r3, #8]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	409a      	lsls	r2, r3
 8004fca:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 8004fd2:	4b08      	ldr	r3, [pc, #32]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004fd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <STM32446GpioBospeedr+0xa4>)
 8004fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fda:	6892      	ldr	r2, [r2, #8]
 8004fdc:	609a      	str	r2, [r3, #8]
}
 8004fde:	bf00      	nop
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	00000000 	.word	0x00000000
 8004fec:	40000000 	.word	0x40000000
 8004ff0:	3ff00000 	.word	0x3ff00000
 8004ff4:	20000684 	.word	0x20000684

08004ff8 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005002:	2302      	movs	r3, #2
 8005004:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f7fb fa9c 	bl	8000544 <__aeabi_ui2d>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	ec43 2b11 	vmov	d1, r2, r3
 8005014:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005090 <STM32446GpioBpupdr+0x98>
 8005018:	f002 ff06 	bl	8007e28 <pow>
 800501c:	ec51 0b10 	vmov	r0, r1, d0
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	4b1c      	ldr	r3, [pc, #112]	; (8005098 <STM32446GpioBpupdr+0xa0>)
 8005026:	f7fb f94f 	bl	80002c8 <__aeabi_dsub>
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	4610      	mov	r0, r2
 8005030:	4619      	mov	r1, r3
 8005032:	f7fb fdd9 	bl	8000be8 <__aeabi_d2uiz>
 8005036:	4603      	mov	r3, r0
 8005038:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4013      	ands	r3, r2
 8005040:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005042:	4b16      	ldr	r3, [pc, #88]	; (800509c <STM32446GpioBpupdr+0xa4>)
 8005044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005046:	68d9      	ldr	r1, [r3, #12]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	fb02 f303 	mul.w	r3, r2, r3
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	fa02 f303 	lsl.w	r3, r2, r3
 8005056:	43da      	mvns	r2, r3
 8005058:	4b10      	ldr	r3, [pc, #64]	; (800509c <STM32446GpioBpupdr+0xa4>)
 800505a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800505c:	400a      	ands	r2, r1
 800505e:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8005060:	4b0e      	ldr	r3, [pc, #56]	; (800509c <STM32446GpioBpupdr+0xa4>)
 8005062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005064:	68d9      	ldr	r1, [r3, #12]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	409a      	lsls	r2, r3
 8005072:	4b0a      	ldr	r3, [pc, #40]	; (800509c <STM32446GpioBpupdr+0xa4>)
 8005074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005076:	430a      	orrs	r2, r1
 8005078:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 800507a:	4b08      	ldr	r3, [pc, #32]	; (800509c <STM32446GpioBpupdr+0xa4>)
 800507c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800507e:	4b07      	ldr	r3, [pc, #28]	; (800509c <STM32446GpioBpupdr+0xa4>)
 8005080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005082:	68d2      	ldr	r2, [r2, #12]
 8005084:	60da      	str	r2, [r3, #12]
}
 8005086:	bf00      	nop
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	00000000 	.word	0x00000000
 8005094:	40000000 	.word	0x40000000
 8005098:	3ff00000 	.word	0x3ff00000
 800509c:	20000684 	.word	0x20000684

080050a0 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 80050a8:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <STM32446GpioBreset+0x20>)
 80050aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	0412      	lsls	r2, r2, #16
 80050b0:	619a      	str	r2, [r3, #24]
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	20000684 	.word	0x20000684

080050c4 <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 80050cc:	4b04      	ldr	r3, [pc, #16]	; (80050e0 <STM32446GpioBset+0x1c>)
 80050ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	619a      	str	r2, [r3, #24]
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	20000684 	.word	0x20000684
 80050e4:	00000000 	.word	0x00000000

080050e8 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80050f2:	2304      	movs	r3, #4
 80050f4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80050f6:	2320      	movs	r3, #32
 80050f8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80050fa:	6978      	ldr	r0, [r7, #20]
 80050fc:	f7fb fa22 	bl	8000544 <__aeabi_ui2d>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	ec43 2b11 	vmov	d1, r2, r3
 8005108:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80051d0 <STM32446GpioBafr+0xe8>
 800510c:	f002 fe8c 	bl	8007e28 <pow>
 8005110:	ec51 0b10 	vmov	r0, r1, d0
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	4b2f      	ldr	r3, [pc, #188]	; (80051d8 <STM32446GpioBafr+0xf0>)
 800511a:	f7fb f8d5 	bl	80002c8 <__aeabi_dsub>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4610      	mov	r0, r2
 8005124:	4619      	mov	r1, r3
 8005126:	f7fb fd5f 	bl	8000be8 <__aeabi_d2uiz>
 800512a:	4603      	mov	r3, r0
 800512c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	fb03 f202 	mul.w	r2, r3, r2
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	fbb2 f3f3 	udiv	r3, r2, r3
 800513c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4013      	ands	r3, r2
 8005144:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d83d      	bhi.n	80051c8 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800514c:	4b23      	ldr	r3, [pc, #140]	; (80051dc <STM32446GpioBafr+0xf4>)
 800514e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	3208      	adds	r2, #8
 8005154:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	fb03 f202 	mul.w	r2, r3, r2
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	6938      	ldr	r0, [r7, #16]
 8005164:	fb00 f303 	mul.w	r3, r0, r3
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	fa02 f303 	lsl.w	r3, r2, r3
 8005170:	43da      	mvns	r2, r3
 8005172:	4b1a      	ldr	r3, [pc, #104]	; (80051dc <STM32446GpioBafr+0xf4>)
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	4011      	ands	r1, r2
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	3208      	adds	r2, #8
 800517c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005180:	4b16      	ldr	r3, [pc, #88]	; (80051dc <STM32446GpioBafr+0xf4>)
 8005182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	3208      	adds	r2, #8
 8005188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	fb03 f202 	mul.w	r2, r3, r2
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	6938      	ldr	r0, [r7, #16]
 8005198:	fb00 f303 	mul.w	r3, r0, r3
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	409a      	lsls	r2, r3
 80051a2:	4b0e      	ldr	r3, [pc, #56]	; (80051dc <STM32446GpioBafr+0xf4>)
 80051a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a6:	4311      	orrs	r1, r2
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	3208      	adds	r2, #8
 80051ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 80051b0:	4b0a      	ldr	r3, [pc, #40]	; (80051dc <STM32446GpioBafr+0xf4>)
 80051b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051b4:	4b09      	ldr	r3, [pc, #36]	; (80051dc <STM32446GpioBafr+0xf4>)
 80051b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	3108      	adds	r1, #8
 80051bc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	3208      	adds	r2, #8
 80051c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80051c8:	bf00      	nop
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	00000000 	.word	0x00000000
 80051d4:	40000000 	.word	0x40000000
 80051d8:	3ff00000 	.word	0x3ff00000
 80051dc:	20000684 	.word	0x20000684

080051e0 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80051ea:	2302      	movs	r3, #2
 80051ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f7fb f9a8 	bl	8000544 <__aeabi_ui2d>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	ec43 2b11 	vmov	d1, r2, r3
 80051fc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005278 <STM32446GpioCmoder+0x98>
 8005200:	f002 fe12 	bl	8007e28 <pow>
 8005204:	ec51 0b10 	vmov	r0, r1, d0
 8005208:	f04f 0200 	mov.w	r2, #0
 800520c:	4b1c      	ldr	r3, [pc, #112]	; (8005280 <STM32446GpioCmoder+0xa0>)
 800520e:	f7fb f85b 	bl	80002c8 <__aeabi_dsub>
 8005212:	4602      	mov	r2, r0
 8005214:	460b      	mov	r3, r1
 8005216:	4610      	mov	r0, r2
 8005218:	4619      	mov	r1, r3
 800521a:	f7fb fce5 	bl	8000be8 <__aeabi_d2uiz>
 800521e:	4603      	mov	r3, r0
 8005220:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4013      	ands	r3, r2
 8005228:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 800522a:	4b16      	ldr	r3, [pc, #88]	; (8005284 <STM32446GpioCmoder+0xa4>)
 800522c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522e:	6819      	ldr	r1, [r3, #0]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	fb02 f303 	mul.w	r3, r2, r3
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	43da      	mvns	r2, r3
 8005240:	4b10      	ldr	r3, [pc, #64]	; (8005284 <STM32446GpioCmoder+0xa4>)
 8005242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005244:	400a      	ands	r2, r1
 8005246:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8005248:	4b0e      	ldr	r3, [pc, #56]	; (8005284 <STM32446GpioCmoder+0xa4>)
 800524a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524c:	6819      	ldr	r1, [r3, #0]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	fb02 f303 	mul.w	r3, r2, r3
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	409a      	lsls	r2, r3
 800525a:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <STM32446GpioCmoder+0xa4>)
 800525c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800525e:	430a      	orrs	r2, r1
 8005260:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 8005262:	4b08      	ldr	r3, [pc, #32]	; (8005284 <STM32446GpioCmoder+0xa4>)
 8005264:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005266:	4b07      	ldr	r3, [pc, #28]	; (8005284 <STM32446GpioCmoder+0xa4>)
 8005268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526a:	6812      	ldr	r2, [r2, #0]
 800526c:	601a      	str	r2, [r3, #0]
}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	00000000 	.word	0x00000000
 800527c:	40000000 	.word	0x40000000
 8005280:	3ff00000 	.word	0x3ff00000
 8005284:	20000684 	.word	0x20000684

08005288 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005292:	2302      	movs	r3, #2
 8005294:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f7fb f954 	bl	8000544 <__aeabi_ui2d>
 800529c:	4602      	mov	r2, r0
 800529e:	460b      	mov	r3, r1
 80052a0:	ec43 2b11 	vmov	d1, r2, r3
 80052a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005320 <STM32446GpioCospeedr+0x98>
 80052a8:	f002 fdbe 	bl	8007e28 <pow>
 80052ac:	ec51 0b10 	vmov	r0, r1, d0
 80052b0:	f04f 0200 	mov.w	r2, #0
 80052b4:	4b1c      	ldr	r3, [pc, #112]	; (8005328 <STM32446GpioCospeedr+0xa0>)
 80052b6:	f7fb f807 	bl	80002c8 <__aeabi_dsub>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4610      	mov	r0, r2
 80052c0:	4619      	mov	r1, r3
 80052c2:	f7fb fc91 	bl	8000be8 <__aeabi_d2uiz>
 80052c6:	4603      	mov	r3, r0
 80052c8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4013      	ands	r3, r2
 80052d0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80052d2:	4b16      	ldr	r3, [pc, #88]	; (800532c <STM32446GpioCospeedr+0xa4>)
 80052d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d6:	6899      	ldr	r1, [r3, #8]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	fa02 f303 	lsl.w	r3, r2, r3
 80052e6:	43da      	mvns	r2, r3
 80052e8:	4b10      	ldr	r3, [pc, #64]	; (800532c <STM32446GpioCospeedr+0xa4>)
 80052ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ec:	400a      	ands	r2, r1
 80052ee:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 80052f0:	4b0e      	ldr	r3, [pc, #56]	; (800532c <STM32446GpioCospeedr+0xa4>)
 80052f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f4:	6899      	ldr	r1, [r3, #8]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	fb02 f303 	mul.w	r3, r2, r3
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	409a      	lsls	r2, r3
 8005302:	4b0a      	ldr	r3, [pc, #40]	; (800532c <STM32446GpioCospeedr+0xa4>)
 8005304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005306:	430a      	orrs	r2, r1
 8005308:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 800530a:	4b08      	ldr	r3, [pc, #32]	; (800532c <STM32446GpioCospeedr+0xa4>)
 800530c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800530e:	4b07      	ldr	r3, [pc, #28]	; (800532c <STM32446GpioCospeedr+0xa4>)
 8005310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005312:	6892      	ldr	r2, [r2, #8]
 8005314:	609a      	str	r2, [r3, #8]
}
 8005316:	bf00      	nop
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	00000000 	.word	0x00000000
 8005324:	40000000 	.word	0x40000000
 8005328:	3ff00000 	.word	0x3ff00000
 800532c:	20000684 	.word	0x20000684

08005330 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800533a:	2302      	movs	r3, #2
 800533c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f7fb f900 	bl	8000544 <__aeabi_ui2d>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	ec43 2b11 	vmov	d1, r2, r3
 800534c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80053c8 <STM32446GpioCpupdr+0x98>
 8005350:	f002 fd6a 	bl	8007e28 <pow>
 8005354:	ec51 0b10 	vmov	r0, r1, d0
 8005358:	f04f 0200 	mov.w	r2, #0
 800535c:	4b1c      	ldr	r3, [pc, #112]	; (80053d0 <STM32446GpioCpupdr+0xa0>)
 800535e:	f7fa ffb3 	bl	80002c8 <__aeabi_dsub>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	4610      	mov	r0, r2
 8005368:	4619      	mov	r1, r3
 800536a:	f7fb fc3d 	bl	8000be8 <__aeabi_d2uiz>
 800536e:	4603      	mov	r3, r0
 8005370:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	4013      	ands	r3, r2
 8005378:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 800537a:	4b16      	ldr	r3, [pc, #88]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	68d9      	ldr	r1, [r3, #12]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	fb02 f303 	mul.w	r3, r2, r3
 8005388:	68ba      	ldr	r2, [r7, #8]
 800538a:	fa02 f303 	lsl.w	r3, r2, r3
 800538e:	43da      	mvns	r2, r3
 8005390:	4b10      	ldr	r3, [pc, #64]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 8005392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005394:	400a      	ands	r2, r1
 8005396:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 8005398:	4b0e      	ldr	r3, [pc, #56]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 800539a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539c:	68d9      	ldr	r1, [r3, #12]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	fb02 f303 	mul.w	r3, r2, r3
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	409a      	lsls	r2, r3
 80053aa:	4b0a      	ldr	r3, [pc, #40]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 80053ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ae:	430a      	orrs	r2, r1
 80053b0:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 80053b2:	4b08      	ldr	r3, [pc, #32]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 80053b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053b6:	4b07      	ldr	r3, [pc, #28]	; (80053d4 <STM32446GpioCpupdr+0xa4>)
 80053b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ba:	68d2      	ldr	r2, [r2, #12]
 80053bc:	60da      	str	r2, [r3, #12]
}
 80053be:	bf00      	nop
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	00000000 	.word	0x00000000
 80053cc:	40000000 	.word	0x40000000
 80053d0:	3ff00000 	.word	0x3ff00000
 80053d4:	20000684 	.word	0x20000684

080053d8 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 80053e0:	4b05      	ldr	r3, [pc, #20]	; (80053f8 <STM32446GpioCreset+0x20>)
 80053e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	0412      	lsls	r2, r2, #16
 80053e8:	619a      	str	r2, [r3, #24]
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	20000684 	.word	0x20000684

080053fc <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 8005404:	4b04      	ldr	r3, [pc, #16]	; (8005418 <STM32446GpioCset+0x1c>)
 8005406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	619a      	str	r2, [r3, #24]
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	20000684 	.word	0x20000684
 800541c:	00000000 	.word	0x00000000

08005420 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800542a:	2304      	movs	r3, #4
 800542c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800542e:	2320      	movs	r3, #32
 8005430:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005432:	6978      	ldr	r0, [r7, #20]
 8005434:	f7fb f886 	bl	8000544 <__aeabi_ui2d>
 8005438:	4602      	mov	r2, r0
 800543a:	460b      	mov	r3, r1
 800543c:	ec43 2b11 	vmov	d1, r2, r3
 8005440:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8005508 <STM32446GpioCafr+0xe8>
 8005444:	f002 fcf0 	bl	8007e28 <pow>
 8005448:	ec51 0b10 	vmov	r0, r1, d0
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	4b2f      	ldr	r3, [pc, #188]	; (8005510 <STM32446GpioCafr+0xf0>)
 8005452:	f7fa ff39 	bl	80002c8 <__aeabi_dsub>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	4610      	mov	r0, r2
 800545c:	4619      	mov	r1, r3
 800545e:	f7fb fbc3 	bl	8000be8 <__aeabi_d2uiz>
 8005462:	4603      	mov	r3, r0
 8005464:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	fb03 f202 	mul.w	r2, r3, r2
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	fbb2 f3f3 	udiv	r3, r2, r3
 8005474:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4013      	ands	r3, r2
 800547c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d83d      	bhi.n	8005500 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005484:	4b23      	ldr	r3, [pc, #140]	; (8005514 <STM32446GpioCafr+0xf4>)
 8005486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	3208      	adds	r2, #8
 800548c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	fb03 f202 	mul.w	r2, r3, r2
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	6938      	ldr	r0, [r7, #16]
 800549c:	fb00 f303 	mul.w	r3, r0, r3
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	43da      	mvns	r2, r3
 80054aa:	4b1a      	ldr	r3, [pc, #104]	; (8005514 <STM32446GpioCafr+0xf4>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ae:	4011      	ands	r1, r2
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	3208      	adds	r2, #8
 80054b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80054b8:	4b16      	ldr	r3, [pc, #88]	; (8005514 <STM32446GpioCafr+0xf4>)
 80054ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	3208      	adds	r2, #8
 80054c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	697a      	ldr	r2, [r7, #20]
 80054c8:	fb03 f202 	mul.w	r2, r3, r2
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	6938      	ldr	r0, [r7, #16]
 80054d0:	fb00 f303 	mul.w	r3, r0, r3
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	409a      	lsls	r2, r3
 80054da:	4b0e      	ldr	r3, [pc, #56]	; (8005514 <STM32446GpioCafr+0xf4>)
 80054dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054de:	4311      	orrs	r1, r2
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	3208      	adds	r2, #8
 80054e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 80054e8:	4b0a      	ldr	r3, [pc, #40]	; (8005514 <STM32446GpioCafr+0xf4>)
 80054ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80054ec:	4b09      	ldr	r3, [pc, #36]	; (8005514 <STM32446GpioCafr+0xf4>)
 80054ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f0:	68b9      	ldr	r1, [r7, #8]
 80054f2:	3108      	adds	r1, #8
 80054f4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	3208      	adds	r2, #8
 80054fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005500:	bf00      	nop
 8005502:	3718      	adds	r7, #24
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	00000000 	.word	0x00000000
 800550c:	40000000 	.word	0x40000000
 8005510:	3ff00000 	.word	0x3ff00000
 8005514:	20000684 	.word	0x20000684

08005518 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005522:	2302      	movs	r3, #2
 8005524:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f7fb f80c 	bl	8000544 <__aeabi_ui2d>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	ec43 2b11 	vmov	d1, r2, r3
 8005534:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80055c0 <STM32446GpioDmoder+0xa8>
 8005538:	f002 fc76 	bl	8007e28 <pow>
 800553c:	ec51 0b10 	vmov	r0, r1, d0
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	4b20      	ldr	r3, [pc, #128]	; (80055c8 <STM32446GpioDmoder+0xb0>)
 8005546:	f7fa febf 	bl	80002c8 <__aeabi_dsub>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	4610      	mov	r0, r2
 8005550:	4619      	mov	r1, r3
 8005552:	f7fb fb49 	bl	8000be8 <__aeabi_d2uiz>
 8005556:	4603      	mov	r3, r0
 8005558:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	4013      	ands	r3, r2
 8005560:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 8005562:	4b1a      	ldr	r3, [pc, #104]	; (80055cc <STM32446GpioDmoder+0xb4>)
 8005564:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005568:	6819      	ldr	r1, [r3, #0]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	fb02 f303 	mul.w	r3, r2, r3
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43da      	mvns	r2, r3
 800557a:	4b14      	ldr	r3, [pc, #80]	; (80055cc <STM32446GpioDmoder+0xb4>)
 800557c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005580:	400a      	ands	r2, r1
 8005582:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 8005584:	4b11      	ldr	r3, [pc, #68]	; (80055cc <STM32446GpioDmoder+0xb4>)
 8005586:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800558a:	6819      	ldr	r1, [r3, #0]
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	fb02 f303 	mul.w	r3, r2, r3
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	409a      	lsls	r2, r3
 8005598:	4b0c      	ldr	r3, [pc, #48]	; (80055cc <STM32446GpioDmoder+0xb4>)
 800559a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800559e:	430a      	orrs	r2, r1
 80055a0:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 80055a2:	4b0a      	ldr	r3, [pc, #40]	; (80055cc <STM32446GpioDmoder+0xb4>)
 80055a4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80055a8:	4b08      	ldr	r3, [pc, #32]	; (80055cc <STM32446GpioDmoder+0xb4>)
 80055aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055ae:	6812      	ldr	r2, [r2, #0]
 80055b0:	601a      	str	r2, [r3, #0]
}
 80055b2:	bf00      	nop
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	f3af 8000 	nop.w
 80055c0:	00000000 	.word	0x00000000
 80055c4:	40000000 	.word	0x40000000
 80055c8:	3ff00000 	.word	0x3ff00000
 80055cc:	20000684 	.word	0x20000684

080055d0 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80055da:	2302      	movs	r3, #2
 80055dc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7fa ffb0 	bl	8000544 <__aeabi_ui2d>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	ec43 2b11 	vmov	d1, r2, r3
 80055ec:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005678 <STM32446GpioDospeedr+0xa8>
 80055f0:	f002 fc1a 	bl	8007e28 <pow>
 80055f4:	ec51 0b10 	vmov	r0, r1, d0
 80055f8:	f04f 0200 	mov.w	r2, #0
 80055fc:	4b20      	ldr	r3, [pc, #128]	; (8005680 <STM32446GpioDospeedr+0xb0>)
 80055fe:	f7fa fe63 	bl	80002c8 <__aeabi_dsub>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	4610      	mov	r0, r2
 8005608:	4619      	mov	r1, r3
 800560a:	f7fb faed 	bl	8000be8 <__aeabi_d2uiz>
 800560e:	4603      	mov	r3, r0
 8005610:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	4013      	ands	r3, r2
 8005618:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800561a:	4b1a      	ldr	r3, [pc, #104]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 800561c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005620:	6899      	ldr	r1, [r3, #8]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	43da      	mvns	r2, r3
 8005632:	4b14      	ldr	r3, [pc, #80]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 8005634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005638:	400a      	ands	r2, r1
 800563a:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 800563c:	4b11      	ldr	r3, [pc, #68]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 800563e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005642:	6899      	ldr	r1, [r3, #8]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	fb02 f303 	mul.w	r3, r2, r3
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	409a      	lsls	r2, r3
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 8005652:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005656:	430a      	orrs	r2, r1
 8005658:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 800565a:	4b0a      	ldr	r3, [pc, #40]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 800565c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005660:	4b08      	ldr	r3, [pc, #32]	; (8005684 <STM32446GpioDospeedr+0xb4>)
 8005662:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005666:	6892      	ldr	r2, [r2, #8]
 8005668:	609a      	str	r2, [r3, #8]
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	f3af 8000 	nop.w
 8005678:	00000000 	.word	0x00000000
 800567c:	40000000 	.word	0x40000000
 8005680:	3ff00000 	.word	0x3ff00000
 8005684:	20000684 	.word	0x20000684

08005688 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005692:	2302      	movs	r3, #2
 8005694:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f7fa ff54 	bl	8000544 <__aeabi_ui2d>
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	ec43 2b11 	vmov	d1, r2, r3
 80056a4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005730 <STM32446GpioDpupdr+0xa8>
 80056a8:	f002 fbbe 	bl	8007e28 <pow>
 80056ac:	ec51 0b10 	vmov	r0, r1, d0
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	4b20      	ldr	r3, [pc, #128]	; (8005738 <STM32446GpioDpupdr+0xb0>)
 80056b6:	f7fa fe07 	bl	80002c8 <__aeabi_dsub>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	4610      	mov	r0, r2
 80056c0:	4619      	mov	r1, r3
 80056c2:	f7fb fa91 	bl	8000be8 <__aeabi_d2uiz>
 80056c6:	4603      	mov	r3, r0
 80056c8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 80056d2:	4b1a      	ldr	r3, [pc, #104]	; (800573c <STM32446GpioDpupdr+0xb4>)
 80056d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056d8:	68d9      	ldr	r1, [r3, #12]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	fb02 f303 	mul.w	r3, r2, r3
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	fa02 f303 	lsl.w	r3, r2, r3
 80056e8:	43da      	mvns	r2, r3
 80056ea:	4b14      	ldr	r3, [pc, #80]	; (800573c <STM32446GpioDpupdr+0xb4>)
 80056ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056f0:	400a      	ands	r2, r1
 80056f2:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 80056f4:	4b11      	ldr	r3, [pc, #68]	; (800573c <STM32446GpioDpupdr+0xb4>)
 80056f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056fa:	68d9      	ldr	r1, [r3, #12]
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	fb02 f303 	mul.w	r3, r2, r3
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	409a      	lsls	r2, r3
 8005708:	4b0c      	ldr	r3, [pc, #48]	; (800573c <STM32446GpioDpupdr+0xb4>)
 800570a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800570e:	430a      	orrs	r2, r1
 8005710:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <STM32446GpioDpupdr+0xb4>)
 8005714:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005718:	4b08      	ldr	r3, [pc, #32]	; (800573c <STM32446GpioDpupdr+0xb4>)
 800571a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800571e:	68d2      	ldr	r2, [r2, #12]
 8005720:	60da      	str	r2, [r3, #12]
}
 8005722:	bf00      	nop
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	f3af 8000 	nop.w
 8005730:	00000000 	.word	0x00000000
 8005734:	40000000 	.word	0x40000000
 8005738:	3ff00000 	.word	0x3ff00000
 800573c:	20000684 	.word	0x20000684

08005740 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 8005748:	4b05      	ldr	r3, [pc, #20]	; (8005760 <STM32446GpioDreset+0x20>)
 800574a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	0412      	lsls	r2, r2, #16
 8005752:	619a      	str	r2, [r3, #24]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	20000684 	.word	0x20000684

08005764 <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 800576c:	4b05      	ldr	r3, [pc, #20]	; (8005784 <STM32446GpioDset+0x20>)
 800576e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	619a      	str	r2, [r3, #24]
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	20000684 	.word	0x20000684

08005788 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b086      	sub	sp, #24
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005792:	2304      	movs	r3, #4
 8005794:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005796:	2320      	movs	r3, #32
 8005798:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800579a:	6978      	ldr	r0, [r7, #20]
 800579c:	f7fa fed2 	bl	8000544 <__aeabi_ui2d>
 80057a0:	4602      	mov	r2, r0
 80057a2:	460b      	mov	r3, r1
 80057a4:	ec43 2b11 	vmov	d1, r2, r3
 80057a8:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005880 <STM32446GpioDafr+0xf8>
 80057ac:	f002 fb3c 	bl	8007e28 <pow>
 80057b0:	ec51 0b10 	vmov	r0, r1, d0
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	4b33      	ldr	r3, [pc, #204]	; (8005888 <STM32446GpioDafr+0x100>)
 80057ba:	f7fa fd85 	bl	80002c8 <__aeabi_dsub>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4610      	mov	r0, r2
 80057c4:	4619      	mov	r1, r3
 80057c6:	f7fb fa0f 	bl	8000be8 <__aeabi_d2uiz>
 80057ca:	4603      	mov	r3, r0
 80057cc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	fb03 f202 	mul.w	r2, r3, r2
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057dc:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4013      	ands	r3, r2
 80057e4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d843      	bhi.n	8005874 <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80057ec:	4b27      	ldr	r3, [pc, #156]	; (800588c <STM32446GpioDafr+0x104>)
 80057ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	3208      	adds	r2, #8
 80057f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	fb03 f202 	mul.w	r2, r3, r2
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	6938      	ldr	r0, [r7, #16]
 8005806:	fb00 f303 	mul.w	r3, r0, r3
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	43da      	mvns	r2, r3
 8005814:	4b1d      	ldr	r3, [pc, #116]	; (800588c <STM32446GpioDafr+0x104>)
 8005816:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800581a:	4011      	ands	r1, r2
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	3208      	adds	r2, #8
 8005820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005824:	4b19      	ldr	r3, [pc, #100]	; (800588c <STM32446GpioDafr+0x104>)
 8005826:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	3208      	adds	r2, #8
 800582e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	fb03 f202 	mul.w	r2, r3, r2
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6938      	ldr	r0, [r7, #16]
 800583e:	fb00 f303 	mul.w	r3, r0, r3
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	409a      	lsls	r2, r3
 8005848:	4b10      	ldr	r3, [pc, #64]	; (800588c <STM32446GpioDafr+0x104>)
 800584a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800584e:	4311      	orrs	r1, r2
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	3208      	adds	r2, #8
 8005854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 8005858:	4b0c      	ldr	r3, [pc, #48]	; (800588c <STM32446GpioDafr+0x104>)
 800585a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800585e:	4b0b      	ldr	r3, [pc, #44]	; (800588c <STM32446GpioDafr+0x104>)
 8005860:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	3108      	adds	r1, #8
 8005868:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	3208      	adds	r2, #8
 8005870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005874:	bf00      	nop
 8005876:	3718      	adds	r7, #24
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	f3af 8000 	nop.w
 8005880:	00000000 	.word	0x00000000
 8005884:	40000000 	.word	0x40000000
 8005888:	3ff00000 	.word	0x3ff00000
 800588c:	20000684 	.word	0x20000684

08005890 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800589a:	2302      	movs	r3, #2
 800589c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f7fa fe50 	bl	8000544 <__aeabi_ui2d>
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	ec43 2b11 	vmov	d1, r2, r3
 80058ac:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005938 <STM32446GpioEmoder+0xa8>
 80058b0:	f002 faba 	bl	8007e28 <pow>
 80058b4:	ec51 0b10 	vmov	r0, r1, d0
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	4b20      	ldr	r3, [pc, #128]	; (8005940 <STM32446GpioEmoder+0xb0>)
 80058be:	f7fa fd03 	bl	80002c8 <__aeabi_dsub>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4610      	mov	r0, r2
 80058c8:	4619      	mov	r1, r3
 80058ca:	f7fb f98d 	bl	8000be8 <__aeabi_d2uiz>
 80058ce:	4603      	mov	r3, r0
 80058d0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	4013      	ands	r3, r2
 80058d8:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 80058da:	4b1a      	ldr	r3, [pc, #104]	; (8005944 <STM32446GpioEmoder+0xb4>)
 80058dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058e0:	6819      	ldr	r1, [r3, #0]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43da      	mvns	r2, r3
 80058f2:	4b14      	ldr	r3, [pc, #80]	; (8005944 <STM32446GpioEmoder+0xb4>)
 80058f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058f8:	400a      	ands	r2, r1
 80058fa:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 80058fc:	4b11      	ldr	r3, [pc, #68]	; (8005944 <STM32446GpioEmoder+0xb4>)
 80058fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005902:	6819      	ldr	r1, [r3, #0]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	fb02 f303 	mul.w	r3, r2, r3
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	409a      	lsls	r2, r3
 8005910:	4b0c      	ldr	r3, [pc, #48]	; (8005944 <STM32446GpioEmoder+0xb4>)
 8005912:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005916:	430a      	orrs	r2, r1
 8005918:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 800591a:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <STM32446GpioEmoder+0xb4>)
 800591c:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8005920:	4b08      	ldr	r3, [pc, #32]	; (8005944 <STM32446GpioEmoder+0xb4>)
 8005922:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	601a      	str	r2, [r3, #0]
}
 800592a:	bf00      	nop
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	f3af 8000 	nop.w
 8005938:	00000000 	.word	0x00000000
 800593c:	40000000 	.word	0x40000000
 8005940:	3ff00000 	.word	0x3ff00000
 8005944:	20000684 	.word	0x20000684

08005948 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005952:	2302      	movs	r3, #2
 8005954:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7fa fdf4 	bl	8000544 <__aeabi_ui2d>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	ec43 2b11 	vmov	d1, r2, r3
 8005964:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80059f0 <STM32446GpioEospeedr+0xa8>
 8005968:	f002 fa5e 	bl	8007e28 <pow>
 800596c:	ec51 0b10 	vmov	r0, r1, d0
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	4b20      	ldr	r3, [pc, #128]	; (80059f8 <STM32446GpioEospeedr+0xb0>)
 8005976:	f7fa fca7 	bl	80002c8 <__aeabi_dsub>
 800597a:	4602      	mov	r2, r0
 800597c:	460b      	mov	r3, r1
 800597e:	4610      	mov	r0, r2
 8005980:	4619      	mov	r1, r3
 8005982:	f7fb f931 	bl	8000be8 <__aeabi_d2uiz>
 8005986:	4603      	mov	r3, r0
 8005988:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005992:	4b1a      	ldr	r3, [pc, #104]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 8005994:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005998:	6899      	ldr	r1, [r3, #8]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	fb02 f303 	mul.w	r3, r2, r3
 80059a2:	68ba      	ldr	r2, [r7, #8]
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	43da      	mvns	r2, r3
 80059aa:	4b14      	ldr	r3, [pc, #80]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 80059ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059b0:	400a      	ands	r2, r1
 80059b2:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 80059b4:	4b11      	ldr	r3, [pc, #68]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 80059b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059ba:	6899      	ldr	r1, [r3, #8]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	fb02 f303 	mul.w	r3, r2, r3
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	409a      	lsls	r2, r3
 80059c8:	4b0c      	ldr	r3, [pc, #48]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 80059ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059ce:	430a      	orrs	r2, r1
 80059d0:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 80059d2:	4b0a      	ldr	r3, [pc, #40]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 80059d4:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80059d8:	4b08      	ldr	r3, [pc, #32]	; (80059fc <STM32446GpioEospeedr+0xb4>)
 80059da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059de:	6892      	ldr	r2, [r2, #8]
 80059e0:	609a      	str	r2, [r3, #8]
}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	f3af 8000 	nop.w
 80059f0:	00000000 	.word	0x00000000
 80059f4:	40000000 	.word	0x40000000
 80059f8:	3ff00000 	.word	0x3ff00000
 80059fc:	20000684 	.word	0x20000684

08005a00 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7fa fd98 	bl	8000544 <__aeabi_ui2d>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	ec43 2b11 	vmov	d1, r2, r3
 8005a1c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005aa8 <STM32446GpioEpupdr+0xa8>
 8005a20:	f002 fa02 	bl	8007e28 <pow>
 8005a24:	ec51 0b10 	vmov	r0, r1, d0
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	4b20      	ldr	r3, [pc, #128]	; (8005ab0 <STM32446GpioEpupdr+0xb0>)
 8005a2e:	f7fa fc4b 	bl	80002c8 <__aeabi_dsub>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4610      	mov	r0, r2
 8005a38:	4619      	mov	r1, r3
 8005a3a:	f7fb f8d5 	bl	8000be8 <__aeabi_d2uiz>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	4013      	ands	r3, r2
 8005a48:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005a4a:	4b1a      	ldr	r3, [pc, #104]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a4c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a50:	68d9      	ldr	r1, [r3, #12]
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	fb02 f303 	mul.w	r3, r2, r3
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	43da      	mvns	r2, r3
 8005a62:	4b14      	ldr	r3, [pc, #80]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a64:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a68:	400a      	ands	r2, r1
 8005a6a:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8005a6c:	4b11      	ldr	r3, [pc, #68]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a72:	68d9      	ldr	r1, [r3, #12]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	fb02 f303 	mul.w	r3, r2, r3
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	409a      	lsls	r2, r3
 8005a80:	4b0c      	ldr	r3, [pc, #48]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a86:	430a      	orrs	r2, r1
 8005a88:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8005a8a:	4b0a      	ldr	r3, [pc, #40]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a8c:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8005a90:	4b08      	ldr	r3, [pc, #32]	; (8005ab4 <STM32446GpioEpupdr+0xb4>)
 8005a92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a96:	68d2      	ldr	r2, [r2, #12]
 8005a98:	60da      	str	r2, [r3, #12]
}
 8005a9a:	bf00      	nop
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	f3af 8000 	nop.w
 8005aa8:	00000000 	.word	0x00000000
 8005aac:	40000000 	.word	0x40000000
 8005ab0:	3ff00000 	.word	0x3ff00000
 8005ab4:	20000684 	.word	0x20000684

08005ab8 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8005ac0:	4b05      	ldr	r3, [pc, #20]	; (8005ad8 <STM32446GpioEreset+0x20>)
 8005ac2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	0412      	lsls	r2, r2, #16
 8005aca:	619a      	str	r2, [r3, #24]
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	20000684 	.word	0x20000684

08005adc <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8005ae4:	4b05      	ldr	r3, [pc, #20]	; (8005afc <STM32446GpioEset+0x20>)
 8005ae6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	619a      	str	r2, [r3, #24]
}
 8005aee:	bf00      	nop
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	20000684 	.word	0x20000684

08005b00 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005b0a:	2304      	movs	r3, #4
 8005b0c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005b0e:	2320      	movs	r3, #32
 8005b10:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005b12:	6978      	ldr	r0, [r7, #20]
 8005b14:	f7fa fd16 	bl	8000544 <__aeabi_ui2d>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	ec43 2b11 	vmov	d1, r2, r3
 8005b20:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005bf8 <STM32446GpioEafr+0xf8>
 8005b24:	f002 f980 	bl	8007e28 <pow>
 8005b28:	ec51 0b10 	vmov	r0, r1, d0
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	4b33      	ldr	r3, [pc, #204]	; (8005c00 <STM32446GpioEafr+0x100>)
 8005b32:	f7fa fbc9 	bl	80002c8 <__aeabi_dsub>
 8005b36:	4602      	mov	r2, r0
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	f7fb f853 	bl	8000be8 <__aeabi_d2uiz>
 8005b42:	4603      	mov	r3, r0
 8005b44:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	697a      	ldr	r2, [r7, #20]
 8005b4a:	fb03 f202 	mul.w	r2, r3, r2
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b54:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d843      	bhi.n	8005bec <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005b64:	4b27      	ldr	r3, [pc, #156]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005b66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	3208      	adds	r2, #8
 8005b6e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	fb03 f202 	mul.w	r2, r3, r2
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	6938      	ldr	r0, [r7, #16]
 8005b7e:	fb00 f303 	mul.w	r3, r0, r3
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8a:	43da      	mvns	r2, r3
 8005b8c:	4b1d      	ldr	r3, [pc, #116]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005b8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005b92:	4011      	ands	r1, r2
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	3208      	adds	r2, #8
 8005b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005b9c:	4b19      	ldr	r3, [pc, #100]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005b9e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	3208      	adds	r2, #8
 8005ba6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	fb03 f202 	mul.w	r2, r3, r2
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	6938      	ldr	r0, [r7, #16]
 8005bb6:	fb00 f303 	mul.w	r3, r0, r3
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	409a      	lsls	r2, r3
 8005bc0:	4b10      	ldr	r3, [pc, #64]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005bc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005bc6:	4311      	orrs	r1, r2
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	3208      	adds	r2, #8
 8005bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 8005bd0:	4b0c      	ldr	r3, [pc, #48]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005bd2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8005bd6:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <STM32446GpioEafr+0x104>)
 8005bd8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	3108      	adds	r1, #8
 8005be0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	3208      	adds	r2, #8
 8005be8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005bec:	bf00      	nop
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	f3af 8000 	nop.w
 8005bf8:	00000000 	.word	0x00000000
 8005bfc:	40000000 	.word	0x40000000
 8005c00:	3ff00000 	.word	0x3ff00000
 8005c04:	20000684 	.word	0x20000684

08005c08 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005c12:	2302      	movs	r3, #2
 8005c14:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f7fa fc94 	bl	8000544 <__aeabi_ui2d>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	ec43 2b11 	vmov	d1, r2, r3
 8005c24:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005cb0 <STM32446GpioHmoder+0xa8>
 8005c28:	f002 f8fe 	bl	8007e28 <pow>
 8005c2c:	ec51 0b10 	vmov	r0, r1, d0
 8005c30:	f04f 0200 	mov.w	r2, #0
 8005c34:	4b20      	ldr	r3, [pc, #128]	; (8005cb8 <STM32446GpioHmoder+0xb0>)
 8005c36:	f7fa fb47 	bl	80002c8 <__aeabi_dsub>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4610      	mov	r0, r2
 8005c40:	4619      	mov	r1, r3
 8005c42:	f7fa ffd1 	bl	8000be8 <__aeabi_d2uiz>
 8005c46:	4603      	mov	r3, r0
 8005c48:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4013      	ands	r3, r2
 8005c50:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8005c52:	4b1a      	ldr	r3, [pc, #104]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c54:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c58:	6819      	ldr	r1, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	fb02 f303 	mul.w	r3, r2, r3
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	43da      	mvns	r2, r3
 8005c6a:	4b14      	ldr	r3, [pc, #80]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c6c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c70:	400a      	ands	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8005c74:	4b11      	ldr	r3, [pc, #68]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c76:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c7a:	6819      	ldr	r1, [r3, #0]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	fb02 f303 	mul.w	r3, r2, r3
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	409a      	lsls	r2, r3
 8005c88:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c8a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8005c92:	4b0a      	ldr	r3, [pc, #40]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c94:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005c98:	4b08      	ldr	r3, [pc, #32]	; (8005cbc <STM32446GpioHmoder+0xb4>)
 8005c9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	601a      	str	r2, [r3, #0]
}
 8005ca2:	bf00      	nop
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	f3af 8000 	nop.w
 8005cb0:	00000000 	.word	0x00000000
 8005cb4:	40000000 	.word	0x40000000
 8005cb8:	3ff00000 	.word	0x3ff00000
 8005cbc:	20000684 	.word	0x20000684

08005cc0 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005cca:	2302      	movs	r3, #2
 8005ccc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005cce:	68f8      	ldr	r0, [r7, #12]
 8005cd0:	f7fa fc38 	bl	8000544 <__aeabi_ui2d>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	ec43 2b11 	vmov	d1, r2, r3
 8005cdc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005d68 <STM32446GpioHospeedr+0xa8>
 8005ce0:	f002 f8a2 	bl	8007e28 <pow>
 8005ce4:	ec51 0b10 	vmov	r0, r1, d0
 8005ce8:	f04f 0200 	mov.w	r2, #0
 8005cec:	4b20      	ldr	r3, [pc, #128]	; (8005d70 <STM32446GpioHospeedr+0xb0>)
 8005cee:	f7fa faeb 	bl	80002c8 <__aeabi_dsub>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	f7fa ff75 	bl	8000be8 <__aeabi_d2uiz>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	4013      	ands	r3, r2
 8005d08:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005d0a:	4b1a      	ldr	r3, [pc, #104]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d0c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d10:	6899      	ldr	r1, [r3, #8]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d20:	43da      	mvns	r2, r3
 8005d22:	4b14      	ldr	r3, [pc, #80]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d24:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d28:	400a      	ands	r2, r1
 8005d2a:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005d2c:	4b11      	ldr	r3, [pc, #68]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d2e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d32:	6899      	ldr	r1, [r3, #8]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	fb02 f303 	mul.w	r3, r2, r3
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	409a      	lsls	r2, r3
 8005d40:	4b0c      	ldr	r3, [pc, #48]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d46:	430a      	orrs	r2, r1
 8005d48:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8005d4a:	4b0a      	ldr	r3, [pc, #40]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d4c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005d50:	4b08      	ldr	r3, [pc, #32]	; (8005d74 <STM32446GpioHospeedr+0xb4>)
 8005d52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d56:	6892      	ldr	r2, [r2, #8]
 8005d58:	609a      	str	r2, [r3, #8]
}
 8005d5a:	bf00      	nop
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	f3af 8000 	nop.w
 8005d68:	00000000 	.word	0x00000000
 8005d6c:	40000000 	.word	0x40000000
 8005d70:	3ff00000 	.word	0x3ff00000
 8005d74:	20000684 	.word	0x20000684

08005d78 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005d82:	2302      	movs	r3, #2
 8005d84:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f7fa fbdc 	bl	8000544 <__aeabi_ui2d>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	ec43 2b11 	vmov	d1, r2, r3
 8005d94:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005e20 <STM32446GpioHpupdr+0xa8>
 8005d98:	f002 f846 	bl	8007e28 <pow>
 8005d9c:	ec51 0b10 	vmov	r0, r1, d0
 8005da0:	f04f 0200 	mov.w	r2, #0
 8005da4:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <STM32446GpioHpupdr+0xb0>)
 8005da6:	f7fa fa8f 	bl	80002c8 <__aeabi_dsub>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	4610      	mov	r0, r2
 8005db0:	4619      	mov	r1, r3
 8005db2:	f7fa ff19 	bl	8000be8 <__aeabi_d2uiz>
 8005db6:	4603      	mov	r3, r0
 8005db8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005dc2:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005dc4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005dc8:	68d9      	ldr	r1, [r3, #12]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd8:	43da      	mvns	r2, r3
 8005dda:	4b14      	ldr	r3, [pc, #80]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005ddc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005de0:	400a      	ands	r2, r1
 8005de2:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005de4:	4b11      	ldr	r3, [pc, #68]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005de6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005dea:	68d9      	ldr	r1, [r3, #12]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	fb02 f303 	mul.w	r3, r2, r3
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	409a      	lsls	r2, r3
 8005df8:	4b0c      	ldr	r3, [pc, #48]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005dfa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 8005e02:	4b0a      	ldr	r3, [pc, #40]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005e04:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005e08:	4b08      	ldr	r3, [pc, #32]	; (8005e2c <STM32446GpioHpupdr+0xb4>)
 8005e0a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005e0e:	68d2      	ldr	r2, [r2, #12]
 8005e10:	60da      	str	r2, [r3, #12]
}
 8005e12:	bf00      	nop
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	f3af 8000 	nop.w
 8005e20:	00000000 	.word	0x00000000
 8005e24:	40000000 	.word	0x40000000
 8005e28:	3ff00000 	.word	0x3ff00000
 8005e2c:	20000684 	.word	0x20000684

08005e30 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005e38:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <STM32446GpioHreset+0x20>)
 8005e3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	0412      	lsls	r2, r2, #16
 8005e42:	619a      	str	r2, [r3, #24]
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	20000684 	.word	0x20000684

08005e54 <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005e5c:	4b05      	ldr	r3, [pc, #20]	; (8005e74 <STM32446GpioHset+0x20>)
 8005e5e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	619a      	str	r2, [r3, #24]
}
 8005e66:	bf00      	nop
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	20000684 	.word	0x20000684

08005e78 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005e82:	2304      	movs	r3, #4
 8005e84:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005e86:	2320      	movs	r3, #32
 8005e88:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005e8a:	6978      	ldr	r0, [r7, #20]
 8005e8c:	f7fa fb5a 	bl	8000544 <__aeabi_ui2d>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	ec43 2b11 	vmov	d1, r2, r3
 8005e98:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005f70 <STM32446GpioHafr+0xf8>
 8005e9c:	f001 ffc4 	bl	8007e28 <pow>
 8005ea0:	ec51 0b10 	vmov	r0, r1, d0
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	4b33      	ldr	r3, [pc, #204]	; (8005f78 <STM32446GpioHafr+0x100>)
 8005eaa:	f7fa fa0d 	bl	80002c8 <__aeabi_dsub>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	4610      	mov	r0, r2
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	f7fa fe97 	bl	8000be8 <__aeabi_d2uiz>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	fb03 f202 	mul.w	r2, r3, r2
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ecc:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d843      	bhi.n	8005f64 <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005edc:	4b27      	ldr	r3, [pc, #156]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005ede:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	3208      	adds	r2, #8
 8005ee6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	fb03 f202 	mul.w	r2, r3, r2
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	6938      	ldr	r0, [r7, #16]
 8005ef6:	fb00 f303 	mul.w	r3, r0, r3
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	fa02 f303 	lsl.w	r3, r2, r3
 8005f02:	43da      	mvns	r2, r3
 8005f04:	4b1d      	ldr	r3, [pc, #116]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005f06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005f0a:	4011      	ands	r1, r2
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	3208      	adds	r2, #8
 8005f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005f14:	4b19      	ldr	r3, [pc, #100]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005f16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	3208      	adds	r2, #8
 8005f1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	fb03 f202 	mul.w	r2, r3, r2
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	6938      	ldr	r0, [r7, #16]
 8005f2e:	fb00 f303 	mul.w	r3, r0, r3
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	409a      	lsls	r2, r3
 8005f38:	4b10      	ldr	r3, [pc, #64]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005f3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005f3e:	4311      	orrs	r1, r2
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	3208      	adds	r2, #8
 8005f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005f48:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005f4a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005f4e:	4b0b      	ldr	r3, [pc, #44]	; (8005f7c <STM32446GpioHafr+0x104>)
 8005f50:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005f54:	68b9      	ldr	r1, [r7, #8]
 8005f56:	3108      	adds	r1, #8
 8005f58:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	3208      	adds	r2, #8
 8005f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005f64:	bf00      	nop
 8005f66:	3718      	adds	r7, #24
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	f3af 8000 	nop.w
 8005f70:	00000000 	.word	0x00000000
 8005f74:	40000000 	.word	0x40000000
 8005f78:	3ff00000 	.word	0x3ff00000
 8005f7c:	20000684 	.word	0x20000684

08005f80 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	4603      	mov	r3, r0
 8005f88:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005f8a:	23ff      	movs	r3, #255	; 0xff
 8005f8c:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005f8e:	4b32      	ldr	r3, [pc, #200]	; (8006058 <STM32446RtcInic+0xd8>)
 8005f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a31      	ldr	r2, [pc, #196]	; (800605c <STM32446RtcInic+0xdc>)
 8005f98:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005f9a:	4b2f      	ldr	r3, [pc, #188]	; (8006058 <STM32446RtcInic+0xd8>)
 8005f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	4a2f      	ldr	r2, [pc, #188]	; (8006060 <STM32446RtcInic+0xe0>)
 8005fa4:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005fa6:	79fb      	ldrb	r3, [r7, #7]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 f8c5 	bl	8007138 <STM32446RtcAccess>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 8005fb2:	4b29      	ldr	r3, [pc, #164]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fb8:	4b27      	ldr	r3, [pc, #156]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fc0:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 8005fc2:	4b25      	ldr	r3, [pc, #148]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fca:	4b23      	ldr	r3, [pc, #140]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fd0:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005fd4:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005fd6:	4b20      	ldr	r3, [pc, #128]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fde:	4b1e      	ldr	r3, [pc, #120]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fe4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005fe8:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005fea:	4b1b      	ldr	r3, [pc, #108]	; (8006058 <STM32446RtcInic+0xd8>)
 8005fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	4b19      	ldr	r3, [pc, #100]	; (8006058 <STM32446RtcInic+0xd8>)
 8005ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ff8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ffc:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005ffe:	bf00      	nop
 8006000:	4b15      	ldr	r3, [pc, #84]	; (8006058 <STM32446RtcInic+0xd8>)
 8006002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0f7      	beq.n	8006000 <STM32446RtcInic+0x80>
	status = 6;
 8006010:	2306      	movs	r3, #6
 8006012:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 8006014:	4b10      	ldr	r3, [pc, #64]	; (8006058 <STM32446RtcInic+0xd8>)
 8006016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	4b0e      	ldr	r3, [pc, #56]	; (8006058 <STM32446RtcInic+0xd8>)
 800601e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006022:	f022 0220 	bic.w	r2, r2, #32
 8006026:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006028:	4b0b      	ldr	r3, [pc, #44]	; (8006058 <STM32446RtcInic+0xd8>)
 800602a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800602e:	68da      	ldr	r2, [r3, #12]
 8006030:	4b09      	ldr	r3, [pc, #36]	; (8006058 <STM32446RtcInic+0xd8>)
 8006032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006036:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800603a:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 800603c:	4b06      	ldr	r3, [pc, #24]	; (8006058 <STM32446RtcInic+0xd8>)
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	4b05      	ldr	r3, [pc, #20]	; (8006058 <STM32446RtcInic+0xd8>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800604a:	601a      	str	r2, [r3, #0]

	return status;
 800604c:	7bfb      	ldrb	r3, [r7, #15]
}
 800604e:	4618      	mov	r0, r3
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	20000684 	.word	0x20000684
 800605c:	20000888 	.word	0x20000888
 8006060:	2000088c 	.word	0x2000088c

08006064 <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	4603      	mov	r3, r0
 800606c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 800606e:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8006072:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 8006074:	79fb      	ldrb	r3, [r7, #7]
 8006076:	4a1c      	ldr	r2, [pc, #112]	; (80060e8 <STM32446RtcHour+0x84>)
 8006078:	fba2 2303 	umull	r2, r3, r2, r3
 800607c:	08db      	lsrs	r3, r3, #3
 800607e:	b2db      	uxtb	r3, r3
 8006080:	4618      	mov	r0, r3
 8006082:	f000 fe77 	bl	8006d74 <STM32446dec2bcd>
 8006086:	4603      	mov	r3, r0
 8006088:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 800608a:	79fa      	ldrb	r2, [r7, #7]
 800608c:	4b16      	ldr	r3, [pc, #88]	; (80060e8 <STM32446RtcHour+0x84>)
 800608e:	fba3 1302 	umull	r1, r3, r3, r2
 8006092:	08d9      	lsrs	r1, r3, #3
 8006094:	460b      	mov	r3, r1
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	005b      	lsls	r3, r3, #1
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	4618      	mov	r0, r3
 80060a2:	f000 fe67 	bl	8006d74 <STM32446dec2bcd>
 80060a6:	4603      	mov	r3, r0
 80060a8:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 80060aa:	4b10      	ldr	r3, [pc, #64]	; (80060ec <STM32446RtcHour+0x88>)
 80060ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a0f      	ldr	r2, [pc, #60]	; (80060f0 <STM32446RtcHour+0x8c>)
 80060b4:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	43da      	mvns	r2, r3
 80060ba:	4b0d      	ldr	r3, [pc, #52]	; (80060f0 <STM32446RtcHour+0x8c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4013      	ands	r3, r2
 80060c0:	4a0b      	ldr	r2, [pc, #44]	; (80060f0 <STM32446RtcHour+0x8c>)
 80060c2:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 80060c4:	7abb      	ldrb	r3, [r7, #10]
 80060c6:	041a      	lsls	r2, r3, #16
 80060c8:	7afb      	ldrb	r3, [r7, #11]
 80060ca:	051b      	lsls	r3, r3, #20
 80060cc:	4313      	orrs	r3, r2
 80060ce:	461a      	mov	r2, r3
 80060d0:	4b07      	ldr	r3, [pc, #28]	; (80060f0 <STM32446RtcHour+0x8c>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	4a06      	ldr	r2, [pc, #24]	; (80060f0 <STM32446RtcHour+0x8c>)
 80060d8:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80060da:	f000 ff89 	bl	8006ff0 <STM32446RtcSetTr>
}
 80060de:	bf00      	nop
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	cccccccd 	.word	0xcccccccd
 80060ec:	20000684 	.word	0x20000684
 80060f0:	20000888 	.word	0x20000888

080060f4 <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 80060fe:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8006102:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 8006104:	79fb      	ldrb	r3, [r7, #7]
 8006106:	4a1c      	ldr	r2, [pc, #112]	; (8006178 <STM32446RtcMinute+0x84>)
 8006108:	fba2 2303 	umull	r2, r3, r2, r3
 800610c:	08db      	lsrs	r3, r3, #3
 800610e:	b2db      	uxtb	r3, r3
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fe2f 	bl	8006d74 <STM32446dec2bcd>
 8006116:	4603      	mov	r3, r0
 8006118:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 800611a:	79fa      	ldrb	r2, [r7, #7]
 800611c:	4b16      	ldr	r3, [pc, #88]	; (8006178 <STM32446RtcMinute+0x84>)
 800611e:	fba3 1302 	umull	r1, r3, r3, r2
 8006122:	08d9      	lsrs	r1, r3, #3
 8006124:	460b      	mov	r3, r1
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	440b      	add	r3, r1
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	b2db      	uxtb	r3, r3
 8006130:	4618      	mov	r0, r3
 8006132:	f000 fe1f 	bl	8006d74 <STM32446dec2bcd>
 8006136:	4603      	mov	r3, r0
 8006138:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 800613a:	4b10      	ldr	r3, [pc, #64]	; (800617c <STM32446RtcMinute+0x88>)
 800613c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a0f      	ldr	r2, [pc, #60]	; (8006180 <STM32446RtcMinute+0x8c>)
 8006144:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	43da      	mvns	r2, r3
 800614a:	4b0d      	ldr	r3, [pc, #52]	; (8006180 <STM32446RtcMinute+0x8c>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4013      	ands	r3, r2
 8006150:	4a0b      	ldr	r2, [pc, #44]	; (8006180 <STM32446RtcMinute+0x8c>)
 8006152:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 8006154:	7abb      	ldrb	r3, [r7, #10]
 8006156:	021a      	lsls	r2, r3, #8
 8006158:	7afb      	ldrb	r3, [r7, #11]
 800615a:	031b      	lsls	r3, r3, #12
 800615c:	4313      	orrs	r3, r2
 800615e:	461a      	mov	r2, r3
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <STM32446RtcMinute+0x8c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4313      	orrs	r3, r2
 8006166:	4a06      	ldr	r2, [pc, #24]	; (8006180 <STM32446RtcMinute+0x8c>)
 8006168:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800616a:	f000 ff41 	bl	8006ff0 <STM32446RtcSetTr>
}
 800616e:	bf00      	nop
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	cccccccd 	.word	0xcccccccd
 800617c:	20000684 	.word	0x20000684
 8006180:	20000888 	.word	0x20000888

08006184 <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	4603      	mov	r3, r0
 800618c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 800618e:	237f      	movs	r3, #127	; 0x7f
 8006190:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 8006192:	79fb      	ldrb	r3, [r7, #7]
 8006194:	4a1b      	ldr	r2, [pc, #108]	; (8006204 <STM32446RtcSecond+0x80>)
 8006196:	fba2 2303 	umull	r2, r3, r2, r3
 800619a:	08db      	lsrs	r3, r3, #3
 800619c:	b2db      	uxtb	r3, r3
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fde8 	bl	8006d74 <STM32446dec2bcd>
 80061a4:	4603      	mov	r3, r0
 80061a6:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 80061a8:	79fa      	ldrb	r2, [r7, #7]
 80061aa:	4b16      	ldr	r3, [pc, #88]	; (8006204 <STM32446RtcSecond+0x80>)
 80061ac:	fba3 1302 	umull	r1, r3, r3, r2
 80061b0:	08d9      	lsrs	r1, r3, #3
 80061b2:	460b      	mov	r3, r1
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	440b      	add	r3, r1
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fdd8 	bl	8006d74 <STM32446dec2bcd>
 80061c4:	4603      	mov	r3, r0
 80061c6:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 80061c8:	4b0f      	ldr	r3, [pc, #60]	; (8006208 <STM32446RtcSecond+0x84>)
 80061ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a0e      	ldr	r2, [pc, #56]	; (800620c <STM32446RtcSecond+0x88>)
 80061d2:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	43da      	mvns	r2, r3
 80061d8:	4b0c      	ldr	r3, [pc, #48]	; (800620c <STM32446RtcSecond+0x88>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4013      	ands	r3, r2
 80061de:	4a0b      	ldr	r2, [pc, #44]	; (800620c <STM32446RtcSecond+0x88>)
 80061e0:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 80061e2:	7aba      	ldrb	r2, [r7, #10]
 80061e4:	7afb      	ldrb	r3, [r7, #11]
 80061e6:	011b      	lsls	r3, r3, #4
 80061e8:	4313      	orrs	r3, r2
 80061ea:	461a      	mov	r2, r3
 80061ec:	4b07      	ldr	r3, [pc, #28]	; (800620c <STM32446RtcSecond+0x88>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	4a06      	ldr	r2, [pc, #24]	; (800620c <STM32446RtcSecond+0x88>)
 80061f4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80061f6:	f000 fefb 	bl	8006ff0 <STM32446RtcSetTr>
}
 80061fa:	bf00      	nop
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	cccccccd 	.word	0xcccccccd
 8006208:	20000684 	.word	0x20000684
 800620c:	20000888 	.word	0x20000888

08006210 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	4603      	mov	r3, r0
 8006218:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 800621a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 800621e:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8006220:	79fb      	ldrb	r3, [r7, #7]
 8006222:	4a19      	ldr	r2, [pc, #100]	; (8006288 <STM32446RtcYear+0x78>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	08db      	lsrs	r3, r3, #3
 800622a:	b2db      	uxtb	r3, r3
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fda1 	bl	8006d74 <STM32446dec2bcd>
 8006232:	4603      	mov	r3, r0
 8006234:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 8006236:	79fa      	ldrb	r2, [r7, #7]
 8006238:	4b13      	ldr	r3, [pc, #76]	; (8006288 <STM32446RtcYear+0x78>)
 800623a:	fba3 1302 	umull	r1, r3, r3, r2
 800623e:	08d9      	lsrs	r1, r3, #3
 8006240:	460b      	mov	r3, r1
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	440b      	add	r3, r1
 8006246:	005b      	lsls	r3, r3, #1
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	b2db      	uxtb	r3, r3
 800624c:	4618      	mov	r0, r3
 800624e:	f000 fd91 	bl	8006d74 <STM32446dec2bcd>
 8006252:	4603      	mov	r3, r0
 8006254:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	43da      	mvns	r2, r3
 800625a:	4b0c      	ldr	r3, [pc, #48]	; (800628c <STM32446RtcYear+0x7c>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4013      	ands	r3, r2
 8006260:	4a0a      	ldr	r2, [pc, #40]	; (800628c <STM32446RtcYear+0x7c>)
 8006262:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 8006264:	7abb      	ldrb	r3, [r7, #10]
 8006266:	041a      	lsls	r2, r3, #16
 8006268:	7afb      	ldrb	r3, [r7, #11]
 800626a:	051b      	lsls	r3, r3, #20
 800626c:	4313      	orrs	r3, r2
 800626e:	461a      	mov	r2, r3
 8006270:	4b06      	ldr	r3, [pc, #24]	; (800628c <STM32446RtcYear+0x7c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4313      	orrs	r3, r2
 8006276:	4a05      	ldr	r2, [pc, #20]	; (800628c <STM32446RtcYear+0x7c>)
 8006278:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 800627a:	f000 ff0b 	bl	8007094 <STM32446RtcSetDr>
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	cccccccd 	.word	0xcccccccd
 800628c:	2000088c 	.word	0x2000088c

08006290 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	4603      	mov	r3, r0
 8006298:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 800629a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800629e:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 80062a0:	79fa      	ldrb	r2, [r7, #7]
 80062a2:	4b12      	ldr	r3, [pc, #72]	; (80062ec <STM32446RtcWeekDay+0x5c>)
 80062a4:	fba3 1302 	umull	r1, r3, r3, r2
 80062a8:	08d9      	lsrs	r1, r3, #3
 80062aa:	460b      	mov	r3, r1
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	440b      	add	r3, r1
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 fd5c 	bl	8006d74 <STM32446dec2bcd>
 80062bc:	4603      	mov	r3, r0
 80062be:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	43da      	mvns	r2, r3
 80062c4:	4b0a      	ldr	r3, [pc, #40]	; (80062f0 <STM32446RtcWeekDay+0x60>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4013      	ands	r3, r2
 80062ca:	4a09      	ldr	r2, [pc, #36]	; (80062f0 <STM32446RtcWeekDay+0x60>)
 80062cc:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 80062ce:	7afb      	ldrb	r3, [r7, #11]
 80062d0:	035b      	lsls	r3, r3, #13
 80062d2:	461a      	mov	r2, r3
 80062d4:	4b06      	ldr	r3, [pc, #24]	; (80062f0 <STM32446RtcWeekDay+0x60>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4313      	orrs	r3, r2
 80062da:	4a05      	ldr	r2, [pc, #20]	; (80062f0 <STM32446RtcWeekDay+0x60>)
 80062dc:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80062de:	f000 fed9 	bl	8007094 <STM32446RtcSetDr>
}
 80062e2:	bf00      	nop
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	cccccccd 	.word	0xcccccccd
 80062f0:	2000088c 	.word	0x2000088c

080062f4 <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	4603      	mov	r3, r0
 80062fc:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 80062fe:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006302:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 8006304:	79fb      	ldrb	r3, [r7, #7]
 8006306:	4a19      	ldr	r2, [pc, #100]	; (800636c <STM32446RtcMonth+0x78>)
 8006308:	fba2 2303 	umull	r2, r3, r2, r3
 800630c:	08db      	lsrs	r3, r3, #3
 800630e:	b2db      	uxtb	r3, r3
 8006310:	4618      	mov	r0, r3
 8006312:	f000 fd2f 	bl	8006d74 <STM32446dec2bcd>
 8006316:	4603      	mov	r3, r0
 8006318:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 800631a:	79fa      	ldrb	r2, [r7, #7]
 800631c:	4b13      	ldr	r3, [pc, #76]	; (800636c <STM32446RtcMonth+0x78>)
 800631e:	fba3 1302 	umull	r1, r3, r3, r2
 8006322:	08d9      	lsrs	r1, r3, #3
 8006324:	460b      	mov	r3, r1
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	440b      	add	r3, r1
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	b2db      	uxtb	r3, r3
 8006330:	4618      	mov	r0, r3
 8006332:	f000 fd1f 	bl	8006d74 <STM32446dec2bcd>
 8006336:	4603      	mov	r3, r0
 8006338:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	43da      	mvns	r2, r3
 800633e:	4b0c      	ldr	r3, [pc, #48]	; (8006370 <STM32446RtcMonth+0x7c>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4013      	ands	r3, r2
 8006344:	4a0a      	ldr	r2, [pc, #40]	; (8006370 <STM32446RtcMonth+0x7c>)
 8006346:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8006348:	7abb      	ldrb	r3, [r7, #10]
 800634a:	021a      	lsls	r2, r3, #8
 800634c:	7afb      	ldrb	r3, [r7, #11]
 800634e:	031b      	lsls	r3, r3, #12
 8006350:	4313      	orrs	r3, r2
 8006352:	461a      	mov	r2, r3
 8006354:	4b06      	ldr	r3, [pc, #24]	; (8006370 <STM32446RtcMonth+0x7c>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4313      	orrs	r3, r2
 800635a:	4a05      	ldr	r2, [pc, #20]	; (8006370 <STM32446RtcMonth+0x7c>)
 800635c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 800635e:	f000 fe99 	bl	8007094 <STM32446RtcSetDr>
}
 8006362:	bf00      	nop
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	cccccccd 	.word	0xcccccccd
 8006370:	2000088c 	.word	0x2000088c

08006374 <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 800637e:	233f      	movs	r3, #63	; 0x3f
 8006380:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 8006382:	79fb      	ldrb	r3, [r7, #7]
 8006384:	4a18      	ldr	r2, [pc, #96]	; (80063e8 <STM32446RtcDay+0x74>)
 8006386:	fba2 2303 	umull	r2, r3, r2, r3
 800638a:	08db      	lsrs	r3, r3, #3
 800638c:	b2db      	uxtb	r3, r3
 800638e:	4618      	mov	r0, r3
 8006390:	f000 fcf0 	bl	8006d74 <STM32446dec2bcd>
 8006394:	4603      	mov	r3, r0
 8006396:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8006398:	79fa      	ldrb	r2, [r7, #7]
 800639a:	4b13      	ldr	r3, [pc, #76]	; (80063e8 <STM32446RtcDay+0x74>)
 800639c:	fba3 1302 	umull	r1, r3, r3, r2
 80063a0:	08d9      	lsrs	r1, r3, #3
 80063a2:	460b      	mov	r3, r1
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	440b      	add	r3, r1
 80063a8:	005b      	lsls	r3, r3, #1
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fce0 	bl	8006d74 <STM32446dec2bcd>
 80063b4:	4603      	mov	r3, r0
 80063b6:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	43da      	mvns	r2, r3
 80063bc:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <STM32446RtcDay+0x78>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4013      	ands	r3, r2
 80063c2:	4a0a      	ldr	r2, [pc, #40]	; (80063ec <STM32446RtcDay+0x78>)
 80063c4:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 80063c6:	7aba      	ldrb	r2, [r7, #10]
 80063c8:	7afb      	ldrb	r3, [r7, #11]
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	4313      	orrs	r3, r2
 80063ce:	461a      	mov	r2, r3
 80063d0:	4b06      	ldr	r3, [pc, #24]	; (80063ec <STM32446RtcDay+0x78>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	4a05      	ldr	r2, [pc, #20]	; (80063ec <STM32446RtcDay+0x78>)
 80063d8:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80063da:	f000 fe5b 	bl	8007094 <STM32446RtcSetDr>
}
 80063de:	bf00      	nop
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	cccccccd 	.word	0xcccccccd
 80063ec:	2000088c 	.word	0x2000088c

080063f0 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80063fa:	4b16      	ldr	r3, [pc, #88]	; (8006454 <STM32446RtcRegWrite+0x64>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	4b14      	ldr	r3, [pc, #80]	; (8006454 <STM32446RtcRegWrite+0x64>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006408:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 800640a:	4b12      	ldr	r3, [pc, #72]	; (8006454 <STM32446RtcRegWrite+0x64>)
 800640c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006410:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006412:	4b10      	ldr	r3, [pc, #64]	; (8006454 <STM32446RtcRegWrite+0x64>)
 8006414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006418:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800641c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800641e:	4b0d      	ldr	r3, [pc, #52]	; (8006454 <STM32446RtcRegWrite+0x64>)
 8006420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006426:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <STM32446RtcRegWrite+0x64>)
 8006428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800642c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006430:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006438:	4b06      	ldr	r3, [pc, #24]	; (8006454 <STM32446RtcRegWrite+0x64>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	4b05      	ldr	r3, [pc, #20]	; (8006454 <STM32446RtcRegWrite+0x64>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006446:	601a      	str	r2, [r3, #0]
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr
 8006454:	20000684 	.word	0x20000684

08006458 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 8006458:	b590      	push	{r4, r7, lr}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 8006460:	4b46      	ldr	r3, [pc, #280]	; (800657c <STM32446Rtcdr2vec+0x124>)
 8006462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	0d1b      	lsrs	r3, r3, #20
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f003 030f 	and.w	r3, r3, #15
 8006474:	b2da      	uxtb	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fc5e 	bl	8006d40 <STM32446bcd2dec>
 8006484:	4603      	mov	r3, r0
 8006486:	461a      	mov	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	0c1b      	lsrs	r3, r3, #16
 8006490:	b2da      	uxtb	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	3301      	adds	r3, #1
 8006496:	f002 020f 	and.w	r2, r2, #15
 800649a:	b2d2      	uxtb	r2, r2
 800649c:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	3301      	adds	r3, #1
 80064a2:	781a      	ldrb	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	1c5c      	adds	r4, r3, #1
 80064a8:	4610      	mov	r0, r2
 80064aa:	f000 fc49 	bl	8006d40 <STM32446bcd2dec>
 80064ae:	4603      	mov	r3, r0
 80064b0:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	0b5b      	lsrs	r3, r3, #13
 80064b6:	b2da      	uxtb	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3302      	adds	r3, #2
 80064bc:	f002 0207 	and.w	r2, r2, #7
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3302      	adds	r3, #2
 80064c8:	781a      	ldrb	r2, [r3, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	1c9c      	adds	r4, r3, #2
 80064ce:	4610      	mov	r0, r2
 80064d0:	f000 fc36 	bl	8006d40 <STM32446bcd2dec>
 80064d4:	4603      	mov	r3, r0
 80064d6:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	0b1b      	lsrs	r3, r3, #12
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	3303      	adds	r3, #3
 80064e2:	f002 0201 	and.w	r2, r2, #1
 80064e6:	b2d2      	uxtb	r2, r2
 80064e8:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	3303      	adds	r3, #3
 80064ee:	781a      	ldrb	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	1cdc      	adds	r4, r3, #3
 80064f4:	4610      	mov	r0, r2
 80064f6:	f000 fc23 	bl	8006d40 <STM32446bcd2dec>
 80064fa:	4603      	mov	r3, r0
 80064fc:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	0a1b      	lsrs	r3, r3, #8
 8006502:	b2da      	uxtb	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	3304      	adds	r3, #4
 8006508:	f002 020f 	and.w	r2, r2, #15
 800650c:	b2d2      	uxtb	r2, r2
 800650e:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3304      	adds	r3, #4
 8006514:	781a      	ldrb	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	1d1c      	adds	r4, r3, #4
 800651a:	4610      	mov	r0, r2
 800651c:	f000 fc10 	bl	8006d40 <STM32446bcd2dec>
 8006520:	4603      	mov	r3, r0
 8006522:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	091b      	lsrs	r3, r3, #4
 8006528:	b2da      	uxtb	r2, r3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	3305      	adds	r3, #5
 800652e:	f002 0203 	and.w	r2, r2, #3
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	3305      	adds	r3, #5
 800653a:	781a      	ldrb	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	1d5c      	adds	r4, r3, #5
 8006540:	4610      	mov	r0, r2
 8006542:	f000 fbfd 	bl	8006d40 <STM32446bcd2dec>
 8006546:	4603      	mov	r3, r0
 8006548:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	3306      	adds	r3, #6
 8006552:	f002 020f 	and.w	r2, r2, #15
 8006556:	b2d2      	uxtb	r2, r2
 8006558:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	3306      	adds	r3, #6
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	1d9c      	adds	r4, r3, #6
 8006564:	4610      	mov	r0, r2
 8006566:	f000 fbeb 	bl	8006d40 <STM32446bcd2dec>
 800656a:	4603      	mov	r3, r0
 800656c:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 800656e:	4a04      	ldr	r2, [pc, #16]	; (8006580 <STM32446Rtcdr2vec+0x128>)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6013      	str	r3, [r2, #0]
}
 8006574:	bf00      	nop
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	bd90      	pop	{r4, r7, pc}
 800657c:	20000684 	.word	0x20000684
 8006580:	2000088c 	.word	0x2000088c

08006584 <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 8006584:	b590      	push	{r4, r7, lr}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 800658c:	4b46      	ldr	r3, [pc, #280]	; (80066a8 <STM32446Rtctr2vec+0x124>)
 800658e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 8006596:	4b44      	ldr	r3, [pc, #272]	; (80066a8 <STM32446Rtctr2vec+0x124>)
 8006598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	f003 0320 	and.w	r3, r3, #32
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d07b      	beq.n	800669e <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	0d1b      	lsrs	r3, r3, #20
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f003 0303 	and.w	r3, r3, #3
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 fbc0 	bl	8006d40 <STM32446bcd2dec>
 80065c0:	4603      	mov	r3, r0
 80065c2:	461a      	mov	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	0c1b      	lsrs	r3, r3, #16
 80065cc:	b2da      	uxtb	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	3301      	adds	r3, #1
 80065d2:	f002 020f 	and.w	r2, r2, #15
 80065d6:	b2d2      	uxtb	r2, r2
 80065d8:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	3301      	adds	r3, #1
 80065de:	781a      	ldrb	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	1c5c      	adds	r4, r3, #1
 80065e4:	4610      	mov	r0, r2
 80065e6:	f000 fbab 	bl	8006d40 <STM32446bcd2dec>
 80065ea:	4603      	mov	r3, r0
 80065ec:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	0b1b      	lsrs	r3, r3, #12
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	3302      	adds	r3, #2
 80065f8:	f002 0207 	and.w	r2, r2, #7
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	3302      	adds	r3, #2
 8006604:	781a      	ldrb	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	1c9c      	adds	r4, r3, #2
 800660a:	4610      	mov	r0, r2
 800660c:	f000 fb98 	bl	8006d40 <STM32446bcd2dec>
 8006610:	4603      	mov	r3, r0
 8006612:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	0a1b      	lsrs	r3, r3, #8
 8006618:	b2da      	uxtb	r2, r3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	3303      	adds	r3, #3
 800661e:	f002 020f 	and.w	r2, r2, #15
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	3303      	adds	r3, #3
 800662a:	781a      	ldrb	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	1cdc      	adds	r4, r3, #3
 8006630:	4610      	mov	r0, r2
 8006632:	f000 fb85 	bl	8006d40 <STM32446bcd2dec>
 8006636:	4603      	mov	r3, r0
 8006638:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	091b      	lsrs	r3, r3, #4
 800663e:	b2da      	uxtb	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	3304      	adds	r3, #4
 8006644:	f002 0207 	and.w	r2, r2, #7
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	3304      	adds	r3, #4
 8006650:	781a      	ldrb	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	1d1c      	adds	r4, r3, #4
 8006656:	4610      	mov	r0, r2
 8006658:	f000 fb72 	bl	8006d40 <STM32446bcd2dec>
 800665c:	4603      	mov	r3, r0
 800665e:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	b2da      	uxtb	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3305      	adds	r3, #5
 8006668:	f002 020f 	and.w	r2, r2, #15
 800666c:	b2d2      	uxtb	r2, r2
 800666e:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3305      	adds	r3, #5
 8006674:	781a      	ldrb	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	1d5c      	adds	r4, r3, #5
 800667a:	4610      	mov	r0, r2
 800667c:	f000 fb60 	bl	8006d40 <STM32446bcd2dec>
 8006680:	4603      	mov	r3, r0
 8006682:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 8006684:	4a09      	ldr	r2, [pc, #36]	; (80066ac <STM32446Rtctr2vec+0x128>)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 800668a:	4b07      	ldr	r3, [pc, #28]	; (80066a8 <STM32446Rtctr2vec+0x124>)
 800668c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	4b05      	ldr	r3, [pc, #20]	; (80066a8 <STM32446Rtctr2vec+0x124>)
 8006694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006698:	f022 0220 	bic.w	r2, r2, #32
 800669c:	60da      	str	r2, [r3, #12]
	}
}
 800669e:	bf00      	nop
 80066a0:	3714      	adds	r7, #20
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd90      	pop	{r4, r7, pc}
 80066a6:	bf00      	nop
 80066a8:	20000684 	.word	0x20000684
 80066ac:	20000888 	.word	0x20000888

080066b0 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 80066b0:	b480      	push	{r7}
 80066b2:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 80066b4:	4b1f      	ldr	r3, [pc, #124]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ba:	4b1e      	ldr	r3, [pc, #120]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066c2:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 80066c4:	4b1b      	ldr	r3, [pc, #108]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066c6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80066ca:	689a      	ldr	r2, [r3, #8]
 80066cc:	4b19      	ldr	r3, [pc, #100]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066ce:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80066d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066d6:	609a      	str	r2, [r3, #8]
	ret.adc1.common.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 80066d8:	4b16      	ldr	r3, [pc, #88]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066da:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	4b14      	ldr	r3, [pc, #80]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066e2:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80066e6:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80066ea:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 80066ec:	4b11      	ldr	r3, [pc, #68]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066ee:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80066f2:	68da      	ldr	r2, [r3, #12]
 80066f4:	4b0f      	ldr	r3, [pc, #60]	; (8006734 <STM32446Adc1Inic+0x84>)
 80066f6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80066fa:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 80066fe:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8006700:	4b0c      	ldr	r3, [pc, #48]	; (8006734 <STM32446Adc1Inic+0x84>)
 8006702:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	4b0a      	ldr	r3, [pc, #40]	; (8006734 <STM32446Adc1Inic+0x84>)
 800670a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800670e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006712:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 8006714:	4b07      	ldr	r3, [pc, #28]	; (8006734 <STM32446Adc1Inic+0x84>)
 8006716:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800671a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800671c:	4b05      	ldr	r3, [pc, #20]	; (8006734 <STM32446Adc1Inic+0x84>)
 800671e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006722:	f042 0212 	orr.w	r2, r2, #18
 8006726:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006728:	bf00      	nop
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	20000684 	.word	0x20000684

08006738 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0
	ret.adc1.common.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 800673c:	4b07      	ldr	r3, [pc, #28]	; (800675c <STM32446Adc1VBAT+0x24>)
 800673e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	4b05      	ldr	r3, [pc, #20]	; (800675c <STM32446Adc1VBAT+0x24>)
 8006746:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800674a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800674e:	605a      	str	r2, [r3, #4]
}
 8006750:	bf00      	nop
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	20000684 	.word	0x20000684

08006760 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 8006760:	b480      	push	{r7}
 8006762:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc1.common.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 8006764:	4b07      	ldr	r3, [pc, #28]	; (8006784 <STM32446Adc1TEMP+0x24>)
 8006766:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	4b05      	ldr	r3, [pc, #20]	; (8006784 <STM32446Adc1TEMP+0x24>)
 800676e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006772:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006776:	605a      	str	r2, [r3, #4]
}
 8006778:	bf00      	nop
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	20000684 	.word	0x20000684

08006788 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 800678c:	4b0c      	ldr	r3, [pc, #48]	; (80067c0 <STM32446Adc1Start+0x38>)
 800678e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006792:	689a      	ldr	r2, [r3, #8]
 8006794:	4b0a      	ldr	r3, [pc, #40]	; (80067c0 <STM32446Adc1Start+0x38>)
 8006796:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800679a:	f042 0201 	orr.w	r2, r2, #1
 800679e:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 80067a0:	4b07      	ldr	r3, [pc, #28]	; (80067c0 <STM32446Adc1Start+0x38>)
 80067a2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <STM32446Adc1Start+0x38>)
 80067aa:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80067ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80067b2:	609a      	str	r2, [r3, #8]
}
 80067b4:	bf00      	nop
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000684 	.word	0x20000684

080067c4 <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 80067c8:	4b13      	ldr	r3, [pc, #76]	; (8006818 <STM32446Adc1Read+0x54>)
 80067ca:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d015      	beq.n	8006804 <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 80067d8:	4b0f      	ldr	r3, [pc, #60]	; (8006818 <STM32446Adc1Read+0x54>)
 80067da:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80067de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7f9 feaf 	bl	8000544 <__aeabi_ui2d>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	490c      	ldr	r1, [pc, #48]	; (800681c <STM32446Adc1Read+0x58>)
 80067ec:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 80067f0:	4b09      	ldr	r3, [pc, #36]	; (8006818 <STM32446Adc1Read+0x54>)
 80067f2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	4b07      	ldr	r3, [pc, #28]	; (8006818 <STM32446Adc1Read+0x54>)
 80067fa:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80067fe:	f022 0210 	bic.w	r2, r2, #16
 8006802:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8006804:	4b05      	ldr	r3, [pc, #20]	; (800681c <STM32446Adc1Read+0x58>)
 8006806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680a:	ec43 2b17 	vmov	d7, r2, r3
}
 800680e:	eeb0 0a47 	vmov.f32	s0, s14
 8006812:	eef0 0a67 	vmov.f32	s1, s15
 8006816:	bd80      	pop	{r7, pc}
 8006818:	20000684 	.word	0x20000684
 800681c:	200008b0 	.word	0x200008b0

08006820 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8006824:	4b0b      	ldr	r3, [pc, #44]	; (8006854 <STM32446Adc1Restart+0x34>)
 8006826:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	2b00      	cmp	r3, #0
 8006832:	d109      	bne.n	8006848 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8006834:	4b07      	ldr	r3, [pc, #28]	; (8006854 <STM32446Adc1Restart+0x34>)
 8006836:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800683a:	689a      	ldr	r2, [r3, #8]
 800683c:	4b05      	ldr	r3, [pc, #20]	; (8006854 <STM32446Adc1Restart+0x34>)
 800683e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006842:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006846:	609a      	str	r2, [r3, #8]
}
 8006848:	bf00      	nop
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	20000684 	.word	0x20000684

08006858 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8006858:	b480      	push	{r7}
 800685a:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 800685c:	4b07      	ldr	r3, [pc, #28]	; (800687c <STM32446Adc1Stop+0x24>)
 800685e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	4b05      	ldr	r3, [pc, #20]	; (800687c <STM32446Adc1Stop+0x24>)
 8006866:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800686a:	f042 0201 	orr.w	r2, r2, #1
 800686e:	609a      	str	r2, [r3, #8]
}
 8006870:	bf00      	nop
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	20000684 	.word	0x20000684

08006880 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	ed87 0b00 	vstr	d0, [r7]
 800688c:	60ba      	str	r2, [r7, #8]
 800688e:	73fb      	strb	r3, [r7, #15]
 8006890:	460b      	mov	r3, r1
 8006892:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8006894:	4b18      	ldr	r3, [pc, #96]	; (80068f8 <STM32446Usart1Inic+0x78>)
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800689a:	4b17      	ldr	r3, [pc, #92]	; (80068f8 <STM32446Usart1Inic+0x78>)
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	f042 0210 	orr.w	r2, r2, #16
 80068a2:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therefore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 80068a4:	4b14      	ldr	r3, [pc, #80]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a8:	2109      	movs	r1, #9
 80068aa:	2002      	movs	r0, #2
 80068ac:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 80068ae:	4b12      	ldr	r3, [pc, #72]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068b2:	210a      	movs	r1, #10
 80068b4:	2002      	movs	r0, #2
 80068b6:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 80068b8:	4b0f      	ldr	r3, [pc, #60]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068bc:	2109      	movs	r1, #9
 80068be:	2007      	movs	r0, #7
 80068c0:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 80068c2:	4b0d      	ldr	r3, [pc, #52]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068c6:	210a      	movs	r1, #10
 80068c8:	2007      	movs	r0, #7
 80068ca:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 80068cc:	4b0a      	ldr	r3, [pc, #40]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068ce:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80068d2:	68da      	ldr	r2, [r3, #12]
 80068d4:	4b08      	ldr	r3, [pc, #32]	; (80068f8 <STM32446Usart1Inic+0x78>)
 80068d6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80068da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068de:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 80068e0:	7bb9      	ldrb	r1, [r7, #14]
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	ed97 0b00 	vldr	d0, [r7]
 80068ea:	4618      	mov	r0, r3
 80068ec:	f000 f858 	bl	80069a0 <STM32446Usart1Parameters>

}
 80068f0:	bf00      	nop
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	20000684 	.word	0x20000684

080068fc <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8006900:	4b11      	ldr	r3, [pc, #68]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 8006902:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006906:	695a      	ldr	r2, [r3, #20]
 8006908:	4b0f      	ldr	r3, [pc, #60]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 800690a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800690e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006912:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8006914:	4b0c      	ldr	r3, [pc, #48]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 8006916:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 800691e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006922:	f042 0208 	orr.w	r2, r2, #8
 8006926:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
	ret.usart1.reg->SR &= ~(1 << 6); // TC: Transmission complete
 8006928:	4b07      	ldr	r3, [pc, #28]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 800692a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	4b05      	ldr	r3, [pc, #20]	; (8006948 <STM32446Usart1Transmit+0x4c>)
 8006932:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006936:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800693a:	601a      	str	r2, [r3, #0]
}
 800693c:	bf00      	nop
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	20000684 	.word	0x20000684

0800694c <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 800694c:	b480      	push	{r7}
 800694e:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8006950:	4b11      	ldr	r3, [pc, #68]	; (8006998 <STM32446Usart1Receive+0x4c>)
 8006952:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006956:	695a      	ldr	r2, [r3, #20]
 8006958:	4b0f      	ldr	r3, [pc, #60]	; (8006998 <STM32446Usart1Receive+0x4c>)
 800695a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800695e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006962:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 8006964:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <STM32446Usart1Receive+0x4c>)
 8006966:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800696a:	68da      	ldr	r2, [r3, #12]
 800696c:	4b0a      	ldr	r3, [pc, #40]	; (8006998 <STM32446Usart1Receive+0x4c>)
 800696e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006972:	f042 0204 	orr.w	r2, r2, #4
 8006976:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->SR &= ~(1 << 5); // RXNE: Read data register not empty
 8006978:	4b07      	ldr	r3, [pc, #28]	; (8006998 <STM32446Usart1Receive+0x4c>)
 800697a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	4b05      	ldr	r3, [pc, #20]	; (8006998 <STM32446Usart1Receive+0x4c>)
 8006982:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006986:	f022 0220 	bic.w	r2, r2, #32
 800698a:	601a      	str	r2, [r3, #0]
}
 800698c:	bf00      	nop
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	20000684 	.word	0x20000684
 800699c:	00000000 	.word	0x00000000

080069a0 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 80069a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069a4:	b08e      	sub	sp, #56	; 0x38
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	4603      	mov	r3, r0
 80069aa:	ed87 0b02 	vstr	d0, [r7, #8]
 80069ae:	613a      	str	r2, [r7, #16]
 80069b0:	75fb      	strb	r3, [r7, #23]
 80069b2:	460b      	mov	r3, r1
 80069b4:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 80069b6:	7dfb      	ldrb	r3, [r7, #23]
 80069b8:	2b09      	cmp	r3, #9
 80069ba:	d10a      	bne.n	80069d2 <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 80069bc:	4bb6      	ldr	r3, [pc, #728]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069be:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069c2:	68da      	ldr	r2, [r3, #12]
 80069c4:	4bb4      	ldr	r3, [pc, #720]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069c6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069ce:	60da      	str	r2, [r3, #12]
 80069d0:	e017      	b.n	8006a02 <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 80069d2:	7dfb      	ldrb	r3, [r7, #23]
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	d10a      	bne.n	80069ee <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 80069d8:	4baf      	ldr	r3, [pc, #700]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069da:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069de:	68da      	ldr	r2, [r3, #12]
 80069e0:	4bad      	ldr	r3, [pc, #692]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069e2:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069ea:	60da      	str	r2, [r3, #12]
 80069ec:	e009      	b.n	8006a02 <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 80069ee:	4baa      	ldr	r3, [pc, #680]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069f0:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	4ba8      	ldr	r3, [pc, #672]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 80069f8:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80069fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a00:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8006a02:	7dbb      	ldrb	r3, [r7, #22]
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d10d      	bne.n	8006a24 <STM32446Usart1Parameters+0x84>
		sampling = 8;
 8006a08:	2308      	movs	r3, #8
 8006a0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8006a0e:	4ba2      	ldr	r3, [pc, #648]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a10:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a14:	68da      	ldr	r2, [r3, #12]
 8006a16:	4ba0      	ldr	r3, [pc, #640]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a18:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a20:	60da      	str	r2, [r3, #12]
 8006a22:	e01d      	b.n	8006a60 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 8006a24:	7dbb      	ldrb	r3, [r7, #22]
 8006a26:	2b10      	cmp	r3, #16
 8006a28:	d10d      	bne.n	8006a46 <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8006a2a:	2310      	movs	r3, #16
 8006a2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8006a30:	4b99      	ldr	r3, [pc, #612]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a32:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a36:	68da      	ldr	r2, [r3, #12]
 8006a38:	4b97      	ldr	r3, [pc, #604]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a3a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a42:	60da      	str	r2, [r3, #12]
 8006a44:	e00c      	b.n	8006a60 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 8006a46:	2310      	movs	r3, #16
 8006a48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8006a4c:	4b92      	ldr	r3, [pc, #584]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a4e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	4b90      	ldr	r3, [pc, #576]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a56:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a5e:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8006a60:	4b8d      	ldr	r3, [pc, #564]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a62:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a66:	691a      	ldr	r2, [r3, #16]
 8006a68:	4b8b      	ldr	r3, [pc, #556]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006a6a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006a6e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006a72:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	4b88      	ldr	r3, [pc, #544]	; (8006c9c <STM32446Usart1Parameters+0x2fc>)
 8006a7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a7e:	f7f9 fc23 	bl	80002c8 <__aeabi_dsub>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	603a      	str	r2, [r7, #0]
 8006a88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	a380      	add	r3, pc, #512	; (adr r3, 8006c90 <STM32446Usart1Parameters+0x2f0>)
 8006a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a98:	f7fa f840 	bl	8000b1c <__aeabi_dcmplt>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00a      	beq.n	8006ab8 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8006aa2:	4b7d      	ldr	r3, [pc, #500]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006aa4:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006aa8:	691a      	ldr	r2, [r3, #16]
 8006aaa:	4b7b      	ldr	r3, [pc, #492]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006aac:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006ab0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ab4:	611a      	str	r2, [r3, #16]
 8006ab6:	e062      	b.n	8006b7e <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	4b78      	ldr	r3, [pc, #480]	; (8006ca0 <STM32446Usart1Parameters+0x300>)
 8006abe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ac2:	f7f9 fc01 	bl	80002c8 <__aeabi_dsub>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	4692      	mov	sl, r2
 8006acc:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8006ad0:	a36f      	add	r3, pc, #444	; (adr r3, 8006c90 <STM32446Usart1Parameters+0x2f0>)
 8006ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad6:	4650      	mov	r0, sl
 8006ad8:	4659      	mov	r1, fp
 8006ada:	f7fa f81f 	bl	8000b1c <__aeabi_dcmplt>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00a      	beq.n	8006afa <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8006ae4:	4b6c      	ldr	r3, [pc, #432]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006ae6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006aea:	691a      	ldr	r2, [r3, #16]
 8006aec:	4b6a      	ldr	r3, [pc, #424]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006aee:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006af2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006af6:	611a      	str	r2, [r3, #16]
 8006af8:	e041      	b.n	8006b7e <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8006afa:	f04f 0200 	mov.w	r2, #0
 8006afe:	4b69      	ldr	r3, [pc, #420]	; (8006ca4 <STM32446Usart1Parameters+0x304>)
 8006b00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b04:	f7f9 fbe0 	bl	80002c8 <__aeabi_dsub>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4690      	mov	r8, r2
 8006b0e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8006b12:	a35f      	add	r3, pc, #380	; (adr r3, 8006c90 <STM32446Usart1Parameters+0x2f0>)
 8006b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b18:	4640      	mov	r0, r8
 8006b1a:	4649      	mov	r1, r9
 8006b1c:	f7f9 fffe 	bl	8000b1c <__aeabi_dcmplt>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00a      	beq.n	8006b3c <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8006b26:	4b5c      	ldr	r3, [pc, #368]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006b28:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006b2c:	691a      	ldr	r2, [r3, #16]
 8006b2e:	4b5a      	ldr	r3, [pc, #360]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006b30:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006b34:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006b38:	611a      	str	r2, [r3, #16]
 8006b3a:	e020      	b.n	8006b7e <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006b3c:	f04f 0200 	mov.w	r2, #0
 8006b40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b48:	f7f9 fbbe 	bl	80002c8 <__aeabi_dsub>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	4614      	mov	r4, r2
 8006b52:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006b56:	a34e      	add	r3, pc, #312	; (adr r3, 8006c90 <STM32446Usart1Parameters+0x2f0>)
 8006b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	4629      	mov	r1, r5
 8006b60:	f7f9 ffdc 	bl	8000b1c <__aeabi_dcmplt>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d009      	beq.n	8006b7e <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006b6a:	4b4b      	ldr	r3, [pc, #300]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006b6c:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006b70:	691a      	ldr	r2, [r3, #16]
 8006b72:	4b49      	ldr	r3, [pc, #292]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006b74:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006b78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b7c:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemClock() / ( sampling * baudrate );
 8006b7e:	f7fd fe47 	bl	8004810 <SystemClock>
 8006b82:	4603      	mov	r3, r0
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7f9 fcdd 	bl	8000544 <__aeabi_ui2d>
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	460d      	mov	r5, r1
 8006b8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	fb02 f303 	mul.w	r3, r2, r3
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7f9 fcd3 	bl	8000544 <__aeabi_ui2d>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	4629      	mov	r1, r5
 8006ba6:	f7f9 fe71 	bl	800088c <__aeabi_ddiv>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8006bb2:	f107 0318 	add.w	r3, r7, #24
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8006bbc:	f000 fbf8 	bl	80073b0 <modf>
 8006bc0:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 8006bc4:	4b34      	ldr	r3, [pc, #208]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006bc6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006bca:	2200      	movs	r2, #0
 8006bcc:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 8006bce:	7dbb      	ldrb	r3, [r7, #22]
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	d12b      	bne.n	8006c2c <STM32446Usart1Parameters+0x28c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006bd4:	f04f 0200 	mov.w	r2, #0
 8006bd8:	4b33      	ldr	r3, [pc, #204]	; (8006ca8 <STM32446Usart1Parameters+0x308>)
 8006bda:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006bde:	f7f9 fd2b 	bl	8000638 <__aeabi_dmul>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	ec43 2b17 	vmov	d7, r2, r3
 8006bea:	eeb0 0a47 	vmov.f32	s0, s14
 8006bee:	eef0 0a67 	vmov.f32	s1, s15
 8006bf2:	f001 f8d3 	bl	8007d9c <round>
 8006bf6:	ec51 0b10 	vmov	r0, r1, d0
 8006bfa:	4b27      	ldr	r3, [pc, #156]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006bfc:	f8d3 419c 	ldr.w	r4, [r3, #412]	; 0x19c
 8006c00:	f7f9 fff2 	bl	8000be8 <__aeabi_d2uiz>
 8006c04:	4603      	mov	r3, r0
 8006c06:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006c08:	4b23      	ldr	r3, [pc, #140]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006c0a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006c0e:	689c      	ldr	r4, [r3, #8]
 8006c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c14:	4610      	mov	r0, r2
 8006c16:	4619      	mov	r1, r3
 8006c18:	f7f9 ffe6 	bl	8000be8 <__aeabi_d2uiz>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	011a      	lsls	r2, r3, #4
 8006c20:	4b1d      	ldr	r3, [pc, #116]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006c22:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006c26:	4322      	orrs	r2, r4
 8006c28:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006c2a:	e06c      	b.n	8006d06 <STM32446Usart1Parameters+0x366>
	}else if(samplingmode == 8){
 8006c2c:	7dbb      	ldrb	r3, [r7, #22]
 8006c2e:	2b08      	cmp	r3, #8
 8006c30:	d13e      	bne.n	8006cb0 <STM32446Usart1Parameters+0x310>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006c32:	f04f 0200 	mov.w	r2, #0
 8006c36:	4b1d      	ldr	r3, [pc, #116]	; (8006cac <STM32446Usart1Parameters+0x30c>)
 8006c38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006c3c:	f7f9 fcfc 	bl	8000638 <__aeabi_dmul>
 8006c40:	4602      	mov	r2, r0
 8006c42:	460b      	mov	r3, r1
 8006c44:	ec43 2b17 	vmov	d7, r2, r3
 8006c48:	eeb0 0a47 	vmov.f32	s0, s14
 8006c4c:	eef0 0a67 	vmov.f32	s1, s15
 8006c50:	f001 f8a4 	bl	8007d9c <round>
 8006c54:	ec51 0b10 	vmov	r0, r1, d0
 8006c58:	4b0f      	ldr	r3, [pc, #60]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006c5a:	f8d3 419c 	ldr.w	r4, [r3, #412]	; 0x19c
 8006c5e:	f7f9 ffc3 	bl	8000be8 <__aeabi_d2uiz>
 8006c62:	4603      	mov	r3, r0
 8006c64:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006c66:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006c68:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006c6c:	689c      	ldr	r4, [r3, #8]
 8006c6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c72:	4610      	mov	r0, r2
 8006c74:	4619      	mov	r1, r3
 8006c76:	f7f9 ffb7 	bl	8000be8 <__aeabi_d2uiz>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	011a      	lsls	r2, r3, #4
 8006c7e:	4b06      	ldr	r3, [pc, #24]	; (8006c98 <STM32446Usart1Parameters+0x2f8>)
 8006c80:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006c84:	4322      	orrs	r2, r4
 8006c86:	609a      	str	r2, [r3, #8]
}
 8006c88:	e03d      	b.n	8006d06 <STM32446Usart1Parameters+0x366>
 8006c8a:	bf00      	nop
 8006c8c:	f3af 8000 	nop.w
 8006c90:	88e368f1 	.word	0x88e368f1
 8006c94:	3ee4f8b5 	.word	0x3ee4f8b5
 8006c98:	20000684 	.word	0x20000684
 8006c9c:	3fe00000 	.word	0x3fe00000
 8006ca0:	3ff00000 	.word	0x3ff00000
 8006ca4:	3ff80000 	.word	0x3ff80000
 8006ca8:	40300000 	.word	0x40300000
 8006cac:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	4b16      	ldr	r3, [pc, #88]	; (8006d10 <STM32446Usart1Parameters+0x370>)
 8006cb6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006cba:	f7f9 fcbd 	bl	8000638 <__aeabi_dmul>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	ec43 2b17 	vmov	d7, r2, r3
 8006cc6:	eeb0 0a47 	vmov.f32	s0, s14
 8006cca:	eef0 0a67 	vmov.f32	s1, s15
 8006cce:	f001 f865 	bl	8007d9c <round>
 8006cd2:	ec51 0b10 	vmov	r0, r1, d0
 8006cd6:	4b0f      	ldr	r3, [pc, #60]	; (8006d14 <STM32446Usart1Parameters+0x374>)
 8006cd8:	f8d3 419c 	ldr.w	r4, [r3, #412]	; 0x19c
 8006cdc:	f7f9 ff84 	bl	8000be8 <__aeabi_d2uiz>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8006ce4:	4b0b      	ldr	r3, [pc, #44]	; (8006d14 <STM32446Usart1Parameters+0x374>)
 8006ce6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006cea:	689c      	ldr	r4, [r3, #8]
 8006cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cf0:	4610      	mov	r0, r2
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	f7f9 ff78 	bl	8000be8 <__aeabi_d2uiz>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	011a      	lsls	r2, r3, #4
 8006cfc:	4b05      	ldr	r3, [pc, #20]	; (8006d14 <STM32446Usart1Parameters+0x374>)
 8006cfe:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006d02:	4322      	orrs	r2, r4
 8006d04:	609a      	str	r2, [r3, #8]
}
 8006d06:	bf00      	nop
 8006d08:	3738      	adds	r7, #56	; 0x38
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d10:	40300000 	.word	0x40300000
 8006d14:	20000684 	.word	0x20000684

08006d18 <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 8006d18:	b480      	push	{r7}
 8006d1a:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 8006d1c:	4b07      	ldr	r3, [pc, #28]	; (8006d3c <STM32446Usart1Stop+0x24>)
 8006d1e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006d22:	68da      	ldr	r2, [r3, #12]
 8006d24:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <STM32446Usart1Stop+0x24>)
 8006d26:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8006d2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d2e:	60da      	str	r2, [r3, #12]
}
 8006d30:	bf00      	nop
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	20000684 	.word	0x20000684

08006d40 <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	4603      	mov	r3, r0
 8006d48:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8006d4a:	79fb      	ldrb	r3, [r7, #7]
 8006d4c:	091b      	lsrs	r3, r3, #4
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	461a      	mov	r2, r3
 8006d52:	0092      	lsls	r2, r2, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	79fb      	ldrb	r3, [r7, #7]
 8006d5c:	f003 030f 	and.w	r3, r3, #15
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	4413      	add	r3, r2
 8006d64:	b2db      	uxtb	r3, r3
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	370c      	adds	r7, #12
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
	...

08006d74 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006d7e:	79fb      	ldrb	r3, [r7, #7]
 8006d80:	4a0c      	ldr	r2, [pc, #48]	; (8006db4 <STM32446dec2bcd+0x40>)
 8006d82:	fba2 2303 	umull	r2, r3, r2, r3
 8006d86:	08db      	lsrs	r3, r3, #3
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	b2d8      	uxtb	r0, r3
 8006d8e:	79fa      	ldrb	r2, [r7, #7]
 8006d90:	4b08      	ldr	r3, [pc, #32]	; (8006db4 <STM32446dec2bcd+0x40>)
 8006d92:	fba3 1302 	umull	r1, r3, r3, r2
 8006d96:	08d9      	lsrs	r1, r3, #3
 8006d98:	460b      	mov	r3, r1
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	440b      	add	r3, r1
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	4403      	add	r3, r0
 8006da6:	b2db      	uxtb	r3, r3
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	cccccccd 	.word	0xcccccccd

08006db8 <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	607a      	str	r2, [r7, #4]
 8006dc4:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8006dc6:	4b26      	ldr	r3, [pc, #152]	; (8006e60 <STM32446triggerA+0xa8>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006dcc:	4b24      	ldr	r3, [pc, #144]	; (8006e60 <STM32446triggerA+0xa8>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d002      	beq.n	8006dda <STM32446triggerA+0x22>
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d010      	beq.n	8006dfa <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8006dd8:	e039      	b.n	8006e4e <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8006dda:	7afb      	ldrb	r3, [r7, #11]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	fa02 f303 	lsl.w	r3, r2, r3
 8006de2:	461a      	mov	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4013      	ands	r3, r2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d02d      	beq.n	8006e48 <STM32446triggerA+0x90>
				mem[1] = counter;
 8006dec:	4a1c      	ldr	r2, [pc, #112]	; (8006e60 <STM32446triggerA+0xa8>)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006df2:	4b1b      	ldr	r3, [pc, #108]	; (8006e60 <STM32446triggerA+0xa8>)
 8006df4:	2201      	movs	r2, #1
 8006df6:	601a      	str	r2, [r3, #0]
			break;
 8006df8:	e026      	b.n	8006e48 <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8006dfa:	7afb      	ldrb	r3, [r7, #11]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006e02:	461a      	mov	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	4013      	ands	r3, r2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01f      	beq.n	8006e4c <STM32446triggerA+0x94>
				mem[2] = counter;
 8006e0c:	4a14      	ldr	r2, [pc, #80]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006e12:	4b13      	ldr	r3, [pc, #76]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	1c5a      	adds	r2, r3, #1
 8006e18:	4b11      	ldr	r3, [pc, #68]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d907      	bls.n	8006e30 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8006e20:	4b0f      	ldr	r3, [pc, #60]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	4b0e      	ldr	r3, [pc, #56]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	4a0d      	ldr	r2, [pc, #52]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e2c:	60d3      	str	r3, [r2, #12]
 8006e2e:	e007      	b.n	8006e40 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006e30:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	4b0a      	ldr	r3, [pc, #40]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	4a08      	ldr	r2, [pc, #32]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e3e:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006e40:	4b07      	ldr	r3, [pc, #28]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	601a      	str	r2, [r3, #0]
			break;
 8006e46:	e001      	b.n	8006e4c <STM32446triggerA+0x94>
			break;
 8006e48:	bf00      	nop
 8006e4a:	e000      	b.n	8006e4e <STM32446triggerA+0x96>
			break;
 8006e4c:	bf00      	nop
	}
	return mem[3];
 8006e4e:	4b04      	ldr	r3, [pc, #16]	; (8006e60 <STM32446triggerA+0xa8>)
 8006e50:	68db      	ldr	r3, [r3, #12]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	20000890 	.word	0x20000890

08006e64 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	603b      	str	r3, [r7, #0]
 8006e70:	4613      	mov	r3, r2
 8006e72:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006e74:	4b25      	ldr	r3, [pc, #148]	; (8006f0c <STM32446triggerB+0xa8>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006e7a:	4b24      	ldr	r3, [pc, #144]	; (8006f0c <STM32446triggerB+0xa8>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <STM32446triggerB+0x24>
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d010      	beq.n	8006ea8 <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006e86:	e039      	b.n	8006efc <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006e88:	79fb      	ldrb	r3, [r7, #7]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e90:	461a      	mov	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4013      	ands	r3, r2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d02d      	beq.n	8006ef6 <STM32446triggerB+0x92>
				nen[1] = counter;
 8006e9a:	4a1c      	ldr	r2, [pc, #112]	; (8006f0c <STM32446triggerB+0xa8>)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006ea0:	4b1a      	ldr	r3, [pc, #104]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	601a      	str	r2, [r3, #0]
			break;
 8006ea6:	e026      	b.n	8006ef6 <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006ea8:	79fb      	ldrb	r3, [r7, #7]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d01f      	beq.n	8006efa <STM32446triggerB+0x96>
				nen[2] = counter;
 8006eba:	4a14      	ldr	r2, [pc, #80]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006ec0:	4b12      	ldr	r3, [pc, #72]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	4b11      	ldr	r3, [pc, #68]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d907      	bls.n	8006ede <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006ece:	4b0f      	ldr	r3, [pc, #60]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ed0:	689a      	ldr	r2, [r3, #8]
 8006ed2:	4b0e      	ldr	r3, [pc, #56]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	4a0c      	ldr	r2, [pc, #48]	; (8006f0c <STM32446triggerB+0xa8>)
 8006eda:	60d3      	str	r3, [r2, #12]
 8006edc:	e007      	b.n	8006eee <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006ede:	4b0b      	ldr	r3, [pc, #44]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ee0:	689a      	ldr	r2, [r3, #8]
 8006ee2:	4b0a      	ldr	r3, [pc, #40]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	4a08      	ldr	r2, [pc, #32]	; (8006f0c <STM32446triggerB+0xa8>)
 8006eec:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006eee:	4b07      	ldr	r3, [pc, #28]	; (8006f0c <STM32446triggerB+0xa8>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	601a      	str	r2, [r3, #0]
			break;
 8006ef4:	e001      	b.n	8006efa <STM32446triggerB+0x96>
			break;
 8006ef6:	bf00      	nop
 8006ef8:	e000      	b.n	8006efc <STM32446triggerB+0x98>
			break;
 8006efa:	bf00      	nop
	}
	return nen[3];
 8006efc:	4b03      	ldr	r3, [pc, #12]	; (8006f0c <STM32446triggerB+0xa8>)
 8006efe:	68db      	ldr	r3, [r3, #12]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	200008a0 	.word	0x200008a0

08006f10 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8006f18:	793b      	ldrb	r3, [r7, #4]
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	021b      	lsls	r3, r3, #8
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	797b      	ldrb	r3, [r7, #5]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	4313      	orrs	r3, r2
 8006f26:	b29b      	uxth	r3, r3
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006f3c:	797b      	ldrb	r3, [r7, #5]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	793b      	ldrb	r3, [r7, #4]
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	b29b      	uxth	r3, r3
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	4603      	mov	r3, r0
 8006f60:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006f62:	88fb      	ldrh	r3, [r7, #6]
 8006f64:	0a1b      	lsrs	r3, r3, #8
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	723b      	strb	r3, [r7, #8]
 8006f6c:	88fb      	ldrh	r3, [r7, #6]
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	727b      	strb	r3, [r7, #9]
	return reg;
 8006f72:	893b      	ldrh	r3, [r7, #8]
 8006f74:	81bb      	strh	r3, [r7, #12]
 8006f76:	2300      	movs	r3, #0
 8006f78:	7b3a      	ldrb	r2, [r7, #12]
 8006f7a:	f362 0307 	bfi	r3, r2, #0, #8
 8006f7e:	7b7a      	ldrb	r2, [r7, #13]
 8006f80:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	4603      	mov	r3, r0
 8006f98:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006f9a:	88fb      	ldrh	r3, [r7, #6]
 8006f9c:	0a1b      	lsrs	r3, r3, #8
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	727b      	strb	r3, [r7, #9]
 8006fa4:	88fb      	ldrh	r3, [r7, #6]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	723b      	strb	r3, [r7, #8]
	return reg;
 8006faa:	893b      	ldrh	r3, [r7, #8]
 8006fac:	81bb      	strh	r3, [r7, #12]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	7b3a      	ldrb	r2, [r7, #12]
 8006fb2:	f362 0307 	bfi	r3, r2, #0, #8
 8006fb6:	7b7a      	ldrb	r2, [r7, #13]
 8006fb8:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	4603      	mov	r3, r0
 8006fd0:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006fd2:	88fb      	ldrh	r3, [r7, #6]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8006fd8:	88fb      	ldrh	r3, [r7, #6]
 8006fda:	0a1b      	lsrs	r3, r3, #8
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	89fb      	ldrh	r3, [r7, #14]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	b29b      	uxth	r3, r3
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006ff4:	4b25      	ldr	r3, [pc, #148]	; (800708c <STM32446RtcSetTr+0x9c>)
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	4b24      	ldr	r3, [pc, #144]	; (800708c <STM32446RtcSetTr+0x9c>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007002:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8007004:	4b21      	ldr	r3, [pc, #132]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800700a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800700c:	4b1f      	ldr	r3, [pc, #124]	; (800708c <STM32446RtcSetTr+0x9c>)
 800700e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007012:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8007016:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8007018:	4b1c      	ldr	r3, [pc, #112]	; (800708c <STM32446RtcSetTr+0x9c>)
 800701a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800701e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007020:	4b1a      	ldr	r3, [pc, #104]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007026:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800702a:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800702c:	4b17      	ldr	r3, [pc, #92]	; (800708c <STM32446RtcSetTr+0x9c>)
 800702e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007032:	68da      	ldr	r2, [r3, #12]
 8007034:	4b15      	ldr	r3, [pc, #84]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800703a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800703e:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8007040:	bf00      	nop
 8007042:	4b12      	ldr	r3, [pc, #72]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d0f7      	beq.n	8007042 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8007052:	4b0e      	ldr	r3, [pc, #56]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007058:	4a0d      	ldr	r2, [pc, #52]	; (8007090 <STM32446RtcSetTr+0xa0>)
 800705a:	6812      	ldr	r2, [r2, #0]
 800705c:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800705e:	4b0b      	ldr	r3, [pc, #44]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	4b09      	ldr	r3, [pc, #36]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800706c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007070:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8007072:	4b06      	ldr	r3, [pc, #24]	; (800708c <STM32446RtcSetTr+0x9c>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <STM32446RtcSetTr+0x9c>)
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007080:	601a      	str	r2, [r3, #0]
}
 8007082:	bf00      	nop
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr
 800708c:	20000684 	.word	0x20000684
 8007090:	20000888 	.word	0x20000888

08007094 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8007094:	b480      	push	{r7}
 8007096:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8007098:	4b25      	ldr	r3, [pc, #148]	; (8007130 <STM32446RtcSetDr+0x9c>)
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	4b24      	ldr	r3, [pc, #144]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070a6:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80070a8:	4b21      	ldr	r3, [pc, #132]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070b0:	4b1f      	ldr	r3, [pc, #124]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070b6:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80070ba:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80070bc:	4b1c      	ldr	r3, [pc, #112]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070c4:	4b1a      	ldr	r3, [pc, #104]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070ca:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80070ce:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80070d0:	4b17      	ldr	r3, [pc, #92]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070d6:	68da      	ldr	r2, [r3, #12]
 80070d8:	4b15      	ldr	r3, [pc, #84]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070e2:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80070e4:	bf00      	nop
 80070e6:	4b12      	ldr	r3, [pc, #72]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070ec:	68db      	ldr	r3, [r3, #12]
 80070ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0f7      	beq.n	80070e6 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 80070f6:	4b0e      	ldr	r3, [pc, #56]	; (8007130 <STM32446RtcSetDr+0x9c>)
 80070f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070fc:	4a0d      	ldr	r2, [pc, #52]	; (8007134 <STM32446RtcSetDr+0xa0>)
 80070fe:	6812      	ldr	r2, [r2, #0]
 8007100:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8007102:	4b0b      	ldr	r3, [pc, #44]	; (8007130 <STM32446RtcSetDr+0x9c>)
 8007104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	4b09      	ldr	r3, [pc, #36]	; (8007130 <STM32446RtcSetDr+0x9c>)
 800710c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007110:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007114:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8007116:	4b06      	ldr	r3, [pc, #24]	; (8007130 <STM32446RtcSetDr+0x9c>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	4b04      	ldr	r3, [pc, #16]	; (8007130 <STM32446RtcSetDr+0x9c>)
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007124:	601a      	str	r2, [r3, #0]
}
 8007126:	bf00      	nop
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	20000684 	.word	0x20000684
 8007134:	2000088c 	.word	0x2000088c

08007138 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	4603      	mov	r3, r0
 8007140:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8007142:	4b10      	ldr	r3, [pc, #64]	; (8007184 <STM32446RtcAccess+0x4c>)
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007148:	4b0e      	ldr	r3, [pc, #56]	; (8007184 <STM32446RtcAccess+0x4c>)
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007150:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8007152:	4b0c      	ldr	r3, [pc, #48]	; (8007184 <STM32446RtcAccess+0x4c>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	4b0a      	ldr	r3, [pc, #40]	; (8007184 <STM32446RtcAccess+0x4c>)
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007160:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8007162:	79fb      	ldrb	r3, [r7, #7]
 8007164:	4618      	mov	r0, r3
 8007166:	f7fc fffd 	bl	8004164 <STM32446RccLEnable>
	status = 1;
 800716a:	2301      	movs	r3, #1
 800716c:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 800716e:	79fb      	ldrb	r3, [r7, #7]
 8007170:	4618      	mov	r0, r3
 8007172:	f7fd f855 	bl	8004220 <STM32446RccLSelect>
	status = 2;
 8007176:	2302      	movs	r3, #2
 8007178:	73fb      	strb	r3, [r7, #15]
	return status;
 800717a:	7bfb      	ldrb	r3, [r7, #15]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	20000684 	.word	0x20000684

08007188 <template>:
	ret.rcc.reg->AHB1ENR |= (1 << 18); // BKPSRAMEN: Backup SRAM interface clock enable
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 8007188:	b480      	push	{r7}
 800718a:	af00      	add	r7, sp, #0

}
 800718c:	bf00      	nop
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
	...

08007198 <SystickInic>:
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemClock() - 1);
 800719c:	f7fd fb38 	bl	8004810 <SystemClock>
 80071a0:	4602      	mov	r2, r0
 80071a2:	4b0b      	ldr	r3, [pc, #44]	; (80071d0 <SystickInic+0x38>)
 80071a4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071a8:	3a01      	subs	r2, #1
 80071aa:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 80071ac:	4b08      	ldr	r3, [pc, #32]	; (80071d0 <SystickInic+0x38>)
 80071ae:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071b2:	2200      	movs	r2, #0
 80071b4:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 80071b6:	4b06      	ldr	r3, [pc, #24]	; (80071d0 <SystickInic+0x38>)
 80071b8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	4b04      	ldr	r3, [pc, #16]	; (80071d0 <SystickInic+0x38>)
 80071c0:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071c4:	f042 0206 	orr.w	r2, r2, #6
 80071c8:	601a      	str	r2, [r3, #0]
}
 80071ca:	bf00      	nop
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	20000684 	.word	0x20000684

080071d4 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000) - 1);
 80071dc:	f7fd fb18 	bl	8004810 <SystemClock>
 80071e0:	4603      	mov	r3, r0
 80071e2:	4a15      	ldr	r2, [pc, #84]	; (8007238 <STM32446delay_ms+0x64>)
 80071e4:	fba2 2303 	umull	r2, r3, r2, r3
 80071e8:	099a      	lsrs	r2, r3, #6
 80071ea:	4b14      	ldr	r3, [pc, #80]	; (800723c <STM32446delay_ms+0x68>)
 80071ec:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071f0:	3a01      	subs	r2, #1
 80071f2:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80071f4:	4b11      	ldr	r3, [pc, #68]	; (800723c <STM32446delay_ms+0x68>)
 80071f6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	4b0f      	ldr	r3, [pc, #60]	; (800723c <STM32446delay_ms+0x68>)
 80071fe:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007202:	f042 0201 	orr.w	r2, r2, #1
 8007206:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8007208:	4b0d      	ldr	r3, [pc, #52]	; (8007240 <STM32446delay_ms+0x6c>)
 800720a:	2200      	movs	r2, #0
 800720c:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 800720e:	bf00      	nop
 8007210:	4b0b      	ldr	r3, [pc, #44]	; (8007240 <STM32446delay_ms+0x6c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	429a      	cmp	r2, r3
 8007218:	d8fa      	bhi.n	8007210 <STM32446delay_ms+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800721a:	4b08      	ldr	r3, [pc, #32]	; (800723c <STM32446delay_ms+0x68>)
 800721c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4b06      	ldr	r3, [pc, #24]	; (800723c <STM32446delay_ms+0x68>)
 8007224:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007228:	f022 0201 	bic.w	r2, r2, #1
 800722c:	601a      	str	r2, [r3, #0]
}
 800722e:	bf00      	nop
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	10624dd3 	.word	0x10624dd3
 800723c:	20000684 	.word	0x20000684
 8007240:	20000884 	.word	0x20000884

08007244 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t ten_us)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 100000) - 1);
 800724c:	f7fd fae0 	bl	8004810 <SystemClock>
 8007250:	4603      	mov	r3, r0
 8007252:	095b      	lsrs	r3, r3, #5
 8007254:	4a14      	ldr	r2, [pc, #80]	; (80072a8 <STM32446delay_10us+0x64>)
 8007256:	fba2 2303 	umull	r2, r3, r2, r3
 800725a:	09da      	lsrs	r2, r3, #7
 800725c:	4b13      	ldr	r3, [pc, #76]	; (80072ac <STM32446delay_10us+0x68>)
 800725e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007262:	3a01      	subs	r2, #1
 8007264:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8007266:	4b11      	ldr	r3, [pc, #68]	; (80072ac <STM32446delay_10us+0x68>)
 8007268:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	4b0f      	ldr	r3, [pc, #60]	; (80072ac <STM32446delay_10us+0x68>)
 8007270:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007274:	f042 0201 	orr.w	r2, r2, #1
 8007278:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800727a:	4b0d      	ldr	r3, [pc, #52]	; (80072b0 <STM32446delay_10us+0x6c>)
 800727c:	2200      	movs	r2, #0
 800727e:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ten_us);
 8007280:	bf00      	nop
 8007282:	4b0b      	ldr	r3, [pc, #44]	; (80072b0 <STM32446delay_10us+0x6c>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	429a      	cmp	r2, r3
 800728a:	d8fa      	bhi.n	8007282 <STM32446delay_10us+0x3e>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800728c:	4b07      	ldr	r3, [pc, #28]	; (80072ac <STM32446delay_10us+0x68>)
 800728e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	4b05      	ldr	r3, [pc, #20]	; (80072ac <STM32446delay_10us+0x68>)
 8007296:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800729a:	f022 0201 	bic.w	r2, r2, #1
 800729e:	601a      	str	r2, [r3, #0]
}
 80072a0:	bf00      	nop
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	0a7c5ac5 	.word	0x0a7c5ac5
 80072ac:	20000684 	.word	0x20000684
 80072b0:	20000884 	.word	0x20000884

080072b4 <STM32446delay_us>:

void STM32446delay_us(uint32_t us)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000000) - 1);
 80072bc:	f7fd faa8 	bl	8004810 <SystemClock>
 80072c0:	4603      	mov	r3, r0
 80072c2:	4a15      	ldr	r2, [pc, #84]	; (8007318 <STM32446delay_us+0x64>)
 80072c4:	fba2 2303 	umull	r2, r3, r2, r3
 80072c8:	0c9a      	lsrs	r2, r3, #18
 80072ca:	4b14      	ldr	r3, [pc, #80]	; (800731c <STM32446delay_us+0x68>)
 80072cc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072d0:	3a01      	subs	r2, #1
 80072d2:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80072d4:	4b11      	ldr	r3, [pc, #68]	; (800731c <STM32446delay_us+0x68>)
 80072d6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	4b0f      	ldr	r3, [pc, #60]	; (800731c <STM32446delay_us+0x68>)
 80072de:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80072e8:	4b0d      	ldr	r3, [pc, #52]	; (8007320 <STM32446delay_us+0x6c>)
 80072ea:	2200      	movs	r2, #0
 80072ec:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 80072ee:	bf00      	nop
 80072f0:	4b0b      	ldr	r3, [pc, #44]	; (8007320 <STM32446delay_us+0x6c>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d8fa      	bhi.n	80072f0 <STM32446delay_us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80072fa:	4b08      	ldr	r3, [pc, #32]	; (800731c <STM32446delay_us+0x68>)
 80072fc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	4b06      	ldr	r3, [pc, #24]	; (800731c <STM32446delay_us+0x68>)
 8007304:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007308:	f022 0201 	bic.w	r2, r2, #1
 800730c:	601a      	str	r2, [r3, #0]
}
 800730e:	bf00      	nop
 8007310:	3708      	adds	r7, #8
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	431bde83 	.word	0x431bde83
 800731c:	20000684 	.word	0x20000684
 8007320:	20000884 	.word	0x20000884

08007324 <SysTick_Handler>:

/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8007324:	b480      	push	{r7}
 8007326:	af00      	add	r7, sp, #0
	DelayCounter++;
 8007328:	4b04      	ldr	r3, [pc, #16]	; (800733c <SysTick_Handler+0x18>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3301      	adds	r3, #1
 800732e:	4a03      	ldr	r2, [pc, #12]	; (800733c <SysTick_Handler+0x18>)
 8007330:	6013      	str	r3, [r2, #0]
}
 8007332:	bf00      	nop
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr
 800733c:	20000884 	.word	0x20000884

08007340 <__errno>:
 8007340:	4b01      	ldr	r3, [pc, #4]	; (8007348 <__errno+0x8>)
 8007342:	6818      	ldr	r0, [r3, #0]
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	20000004 	.word	0x20000004

0800734c <__libc_init_array>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	4d0d      	ldr	r5, [pc, #52]	; (8007384 <__libc_init_array+0x38>)
 8007350:	4c0d      	ldr	r4, [pc, #52]	; (8007388 <__libc_init_array+0x3c>)
 8007352:	1b64      	subs	r4, r4, r5
 8007354:	10a4      	asrs	r4, r4, #2
 8007356:	2600      	movs	r6, #0
 8007358:	42a6      	cmp	r6, r4
 800735a:	d109      	bne.n	8007370 <__libc_init_array+0x24>
 800735c:	4d0b      	ldr	r5, [pc, #44]	; (800738c <__libc_init_array+0x40>)
 800735e:	4c0c      	ldr	r4, [pc, #48]	; (8007390 <__libc_init_array+0x44>)
 8007360:	f001 fc7c 	bl	8008c5c <_init>
 8007364:	1b64      	subs	r4, r4, r5
 8007366:	10a4      	asrs	r4, r4, #2
 8007368:	2600      	movs	r6, #0
 800736a:	42a6      	cmp	r6, r4
 800736c:	d105      	bne.n	800737a <__libc_init_array+0x2e>
 800736e:	bd70      	pop	{r4, r5, r6, pc}
 8007370:	f855 3b04 	ldr.w	r3, [r5], #4
 8007374:	4798      	blx	r3
 8007376:	3601      	adds	r6, #1
 8007378:	e7ee      	b.n	8007358 <__libc_init_array+0xc>
 800737a:	f855 3b04 	ldr.w	r3, [r5], #4
 800737e:	4798      	blx	r3
 8007380:	3601      	adds	r6, #1
 8007382:	e7f2      	b.n	800736a <__libc_init_array+0x1e>
 8007384:	08008ef0 	.word	0x08008ef0
 8007388:	08008ef0 	.word	0x08008ef0
 800738c:	08008ef0 	.word	0x08008ef0
 8007390:	08008ef4 	.word	0x08008ef4

08007394 <memcpy>:
 8007394:	440a      	add	r2, r1
 8007396:	4291      	cmp	r1, r2
 8007398:	f100 33ff 	add.w	r3, r0, #4294967295
 800739c:	d100      	bne.n	80073a0 <memcpy+0xc>
 800739e:	4770      	bx	lr
 80073a0:	b510      	push	{r4, lr}
 80073a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073aa:	4291      	cmp	r1, r2
 80073ac:	d1f9      	bne.n	80073a2 <memcpy+0xe>
 80073ae:	bd10      	pop	{r4, pc}

080073b0 <modf>:
 80073b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073b2:	ec55 4b10 	vmov	r4, r5, d0
 80073b6:	4606      	mov	r6, r0
 80073b8:	f3c5 500a 	ubfx	r0, r5, #20, #11
 80073bc:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 80073c0:	2b13      	cmp	r3, #19
 80073c2:	462f      	mov	r7, r5
 80073c4:	dc21      	bgt.n	800740a <modf+0x5a>
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	da07      	bge.n	80073da <modf+0x2a>
 80073ca:	2200      	movs	r2, #0
 80073cc:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80073d0:	e9c6 2300 	strd	r2, r3, [r6]
 80073d4:	ec45 4b10 	vmov	d0, r4, r5
 80073d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073da:	481d      	ldr	r0, [pc, #116]	; (8007450 <modf+0xa0>)
 80073dc:	4118      	asrs	r0, r3
 80073de:	ea05 0300 	and.w	r3, r5, r0
 80073e2:	4323      	orrs	r3, r4
 80073e4:	d105      	bne.n	80073f2 <modf+0x42>
 80073e6:	e9c6 4500 	strd	r4, r5, [r6]
 80073ea:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 80073ee:	461c      	mov	r4, r3
 80073f0:	e7f0      	b.n	80073d4 <modf+0x24>
 80073f2:	2200      	movs	r2, #0
 80073f4:	ea25 0300 	bic.w	r3, r5, r0
 80073f8:	4620      	mov	r0, r4
 80073fa:	4629      	mov	r1, r5
 80073fc:	e9c6 2300 	strd	r2, r3, [r6]
 8007400:	f7f8 ff62 	bl	80002c8 <__aeabi_dsub>
 8007404:	4604      	mov	r4, r0
 8007406:	460d      	mov	r5, r1
 8007408:	e7e4      	b.n	80073d4 <modf+0x24>
 800740a:	2b33      	cmp	r3, #51	; 0x33
 800740c:	dd13      	ble.n	8007436 <modf+0x86>
 800740e:	ed86 0b00 	vstr	d0, [r6]
 8007412:	f000 fc2b 	bl	8007c6c <__fpclassifyd>
 8007416:	b950      	cbnz	r0, 800742e <modf+0x7e>
 8007418:	4622      	mov	r2, r4
 800741a:	462b      	mov	r3, r5
 800741c:	4620      	mov	r0, r4
 800741e:	4629      	mov	r1, r5
 8007420:	f7f8 ff54 	bl	80002cc <__adddf3>
 8007424:	4604      	mov	r4, r0
 8007426:	460d      	mov	r5, r1
 8007428:	e9c6 4500 	strd	r4, r5, [r6]
 800742c:	e7d2      	b.n	80073d4 <modf+0x24>
 800742e:	2400      	movs	r4, #0
 8007430:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007434:	e7ce      	b.n	80073d4 <modf+0x24>
 8007436:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	40d8      	lsrs	r0, r3
 8007440:	ea14 0300 	ands.w	r3, r4, r0
 8007444:	d0cf      	beq.n	80073e6 <modf+0x36>
 8007446:	462b      	mov	r3, r5
 8007448:	ea24 0200 	bic.w	r2, r4, r0
 800744c:	e7d4      	b.n	80073f8 <modf+0x48>
 800744e:	bf00      	nop
 8007450:	000fffff 	.word	0x000fffff

08007454 <_vsniprintf_r>:
 8007454:	b530      	push	{r4, r5, lr}
 8007456:	4614      	mov	r4, r2
 8007458:	2c00      	cmp	r4, #0
 800745a:	b09b      	sub	sp, #108	; 0x6c
 800745c:	4605      	mov	r5, r0
 800745e:	461a      	mov	r2, r3
 8007460:	da05      	bge.n	800746e <_vsniprintf_r+0x1a>
 8007462:	238b      	movs	r3, #139	; 0x8b
 8007464:	6003      	str	r3, [r0, #0]
 8007466:	f04f 30ff 	mov.w	r0, #4294967295
 800746a:	b01b      	add	sp, #108	; 0x6c
 800746c:	bd30      	pop	{r4, r5, pc}
 800746e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007472:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007476:	bf14      	ite	ne
 8007478:	f104 33ff 	addne.w	r3, r4, #4294967295
 800747c:	4623      	moveq	r3, r4
 800747e:	9302      	str	r3, [sp, #8]
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007486:	9100      	str	r1, [sp, #0]
 8007488:	9104      	str	r1, [sp, #16]
 800748a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800748e:	4669      	mov	r1, sp
 8007490:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007492:	f000 f957 	bl	8007744 <_svfiprintf_r>
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	bfbc      	itt	lt
 800749a:	238b      	movlt	r3, #139	; 0x8b
 800749c:	602b      	strlt	r3, [r5, #0]
 800749e:	2c00      	cmp	r4, #0
 80074a0:	d0e3      	beq.n	800746a <_vsniprintf_r+0x16>
 80074a2:	9b00      	ldr	r3, [sp, #0]
 80074a4:	2200      	movs	r2, #0
 80074a6:	701a      	strb	r2, [r3, #0]
 80074a8:	e7df      	b.n	800746a <_vsniprintf_r+0x16>
	...

080074ac <vsniprintf>:
 80074ac:	b507      	push	{r0, r1, r2, lr}
 80074ae:	9300      	str	r3, [sp, #0]
 80074b0:	4613      	mov	r3, r2
 80074b2:	460a      	mov	r2, r1
 80074b4:	4601      	mov	r1, r0
 80074b6:	4803      	ldr	r0, [pc, #12]	; (80074c4 <vsniprintf+0x18>)
 80074b8:	6800      	ldr	r0, [r0, #0]
 80074ba:	f7ff ffcb 	bl	8007454 <_vsniprintf_r>
 80074be:	b003      	add	sp, #12
 80074c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80074c4:	20000004 	.word	0x20000004

080074c8 <__retarget_lock_acquire_recursive>:
 80074c8:	4770      	bx	lr

080074ca <__retarget_lock_release_recursive>:
 80074ca:	4770      	bx	lr

080074cc <_free_r>:
 80074cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074ce:	2900      	cmp	r1, #0
 80074d0:	d044      	beq.n	800755c <_free_r+0x90>
 80074d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074d6:	9001      	str	r0, [sp, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f1a1 0404 	sub.w	r4, r1, #4
 80074de:	bfb8      	it	lt
 80074e0:	18e4      	addlt	r4, r4, r3
 80074e2:	f000 fc17 	bl	8007d14 <__malloc_lock>
 80074e6:	4a1e      	ldr	r2, [pc, #120]	; (8007560 <_free_r+0x94>)
 80074e8:	9801      	ldr	r0, [sp, #4]
 80074ea:	6813      	ldr	r3, [r2, #0]
 80074ec:	b933      	cbnz	r3, 80074fc <_free_r+0x30>
 80074ee:	6063      	str	r3, [r4, #4]
 80074f0:	6014      	str	r4, [r2, #0]
 80074f2:	b003      	add	sp, #12
 80074f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074f8:	f000 bc12 	b.w	8007d20 <__malloc_unlock>
 80074fc:	42a3      	cmp	r3, r4
 80074fe:	d908      	bls.n	8007512 <_free_r+0x46>
 8007500:	6825      	ldr	r5, [r4, #0]
 8007502:	1961      	adds	r1, r4, r5
 8007504:	428b      	cmp	r3, r1
 8007506:	bf01      	itttt	eq
 8007508:	6819      	ldreq	r1, [r3, #0]
 800750a:	685b      	ldreq	r3, [r3, #4]
 800750c:	1949      	addeq	r1, r1, r5
 800750e:	6021      	streq	r1, [r4, #0]
 8007510:	e7ed      	b.n	80074ee <_free_r+0x22>
 8007512:	461a      	mov	r2, r3
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	b10b      	cbz	r3, 800751c <_free_r+0x50>
 8007518:	42a3      	cmp	r3, r4
 800751a:	d9fa      	bls.n	8007512 <_free_r+0x46>
 800751c:	6811      	ldr	r1, [r2, #0]
 800751e:	1855      	adds	r5, r2, r1
 8007520:	42a5      	cmp	r5, r4
 8007522:	d10b      	bne.n	800753c <_free_r+0x70>
 8007524:	6824      	ldr	r4, [r4, #0]
 8007526:	4421      	add	r1, r4
 8007528:	1854      	adds	r4, r2, r1
 800752a:	42a3      	cmp	r3, r4
 800752c:	6011      	str	r1, [r2, #0]
 800752e:	d1e0      	bne.n	80074f2 <_free_r+0x26>
 8007530:	681c      	ldr	r4, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	6053      	str	r3, [r2, #4]
 8007536:	4421      	add	r1, r4
 8007538:	6011      	str	r1, [r2, #0]
 800753a:	e7da      	b.n	80074f2 <_free_r+0x26>
 800753c:	d902      	bls.n	8007544 <_free_r+0x78>
 800753e:	230c      	movs	r3, #12
 8007540:	6003      	str	r3, [r0, #0]
 8007542:	e7d6      	b.n	80074f2 <_free_r+0x26>
 8007544:	6825      	ldr	r5, [r4, #0]
 8007546:	1961      	adds	r1, r4, r5
 8007548:	428b      	cmp	r3, r1
 800754a:	bf04      	itt	eq
 800754c:	6819      	ldreq	r1, [r3, #0]
 800754e:	685b      	ldreq	r3, [r3, #4]
 8007550:	6063      	str	r3, [r4, #4]
 8007552:	bf04      	itt	eq
 8007554:	1949      	addeq	r1, r1, r5
 8007556:	6021      	streq	r1, [r4, #0]
 8007558:	6054      	str	r4, [r2, #4]
 800755a:	e7ca      	b.n	80074f2 <_free_r+0x26>
 800755c:	b003      	add	sp, #12
 800755e:	bd30      	pop	{r4, r5, pc}
 8007560:	200008e0 	.word	0x200008e0

08007564 <sbrk_aligned>:
 8007564:	b570      	push	{r4, r5, r6, lr}
 8007566:	4e0e      	ldr	r6, [pc, #56]	; (80075a0 <sbrk_aligned+0x3c>)
 8007568:	460c      	mov	r4, r1
 800756a:	6831      	ldr	r1, [r6, #0]
 800756c:	4605      	mov	r5, r0
 800756e:	b911      	cbnz	r1, 8007576 <sbrk_aligned+0x12>
 8007570:	f000 fba6 	bl	8007cc0 <_sbrk_r>
 8007574:	6030      	str	r0, [r6, #0]
 8007576:	4621      	mov	r1, r4
 8007578:	4628      	mov	r0, r5
 800757a:	f000 fba1 	bl	8007cc0 <_sbrk_r>
 800757e:	1c43      	adds	r3, r0, #1
 8007580:	d00a      	beq.n	8007598 <sbrk_aligned+0x34>
 8007582:	1cc4      	adds	r4, r0, #3
 8007584:	f024 0403 	bic.w	r4, r4, #3
 8007588:	42a0      	cmp	r0, r4
 800758a:	d007      	beq.n	800759c <sbrk_aligned+0x38>
 800758c:	1a21      	subs	r1, r4, r0
 800758e:	4628      	mov	r0, r5
 8007590:	f000 fb96 	bl	8007cc0 <_sbrk_r>
 8007594:	3001      	adds	r0, #1
 8007596:	d101      	bne.n	800759c <sbrk_aligned+0x38>
 8007598:	f04f 34ff 	mov.w	r4, #4294967295
 800759c:	4620      	mov	r0, r4
 800759e:	bd70      	pop	{r4, r5, r6, pc}
 80075a0:	200008e4 	.word	0x200008e4

080075a4 <_malloc_r>:
 80075a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075a8:	1ccd      	adds	r5, r1, #3
 80075aa:	f025 0503 	bic.w	r5, r5, #3
 80075ae:	3508      	adds	r5, #8
 80075b0:	2d0c      	cmp	r5, #12
 80075b2:	bf38      	it	cc
 80075b4:	250c      	movcc	r5, #12
 80075b6:	2d00      	cmp	r5, #0
 80075b8:	4607      	mov	r7, r0
 80075ba:	db01      	blt.n	80075c0 <_malloc_r+0x1c>
 80075bc:	42a9      	cmp	r1, r5
 80075be:	d905      	bls.n	80075cc <_malloc_r+0x28>
 80075c0:	230c      	movs	r3, #12
 80075c2:	603b      	str	r3, [r7, #0]
 80075c4:	2600      	movs	r6, #0
 80075c6:	4630      	mov	r0, r6
 80075c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075cc:	4e2e      	ldr	r6, [pc, #184]	; (8007688 <_malloc_r+0xe4>)
 80075ce:	f000 fba1 	bl	8007d14 <__malloc_lock>
 80075d2:	6833      	ldr	r3, [r6, #0]
 80075d4:	461c      	mov	r4, r3
 80075d6:	bb34      	cbnz	r4, 8007626 <_malloc_r+0x82>
 80075d8:	4629      	mov	r1, r5
 80075da:	4638      	mov	r0, r7
 80075dc:	f7ff ffc2 	bl	8007564 <sbrk_aligned>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	4604      	mov	r4, r0
 80075e4:	d14d      	bne.n	8007682 <_malloc_r+0xde>
 80075e6:	6834      	ldr	r4, [r6, #0]
 80075e8:	4626      	mov	r6, r4
 80075ea:	2e00      	cmp	r6, #0
 80075ec:	d140      	bne.n	8007670 <_malloc_r+0xcc>
 80075ee:	6823      	ldr	r3, [r4, #0]
 80075f0:	4631      	mov	r1, r6
 80075f2:	4638      	mov	r0, r7
 80075f4:	eb04 0803 	add.w	r8, r4, r3
 80075f8:	f000 fb62 	bl	8007cc0 <_sbrk_r>
 80075fc:	4580      	cmp	r8, r0
 80075fe:	d13a      	bne.n	8007676 <_malloc_r+0xd2>
 8007600:	6821      	ldr	r1, [r4, #0]
 8007602:	3503      	adds	r5, #3
 8007604:	1a6d      	subs	r5, r5, r1
 8007606:	f025 0503 	bic.w	r5, r5, #3
 800760a:	3508      	adds	r5, #8
 800760c:	2d0c      	cmp	r5, #12
 800760e:	bf38      	it	cc
 8007610:	250c      	movcc	r5, #12
 8007612:	4629      	mov	r1, r5
 8007614:	4638      	mov	r0, r7
 8007616:	f7ff ffa5 	bl	8007564 <sbrk_aligned>
 800761a:	3001      	adds	r0, #1
 800761c:	d02b      	beq.n	8007676 <_malloc_r+0xd2>
 800761e:	6823      	ldr	r3, [r4, #0]
 8007620:	442b      	add	r3, r5
 8007622:	6023      	str	r3, [r4, #0]
 8007624:	e00e      	b.n	8007644 <_malloc_r+0xa0>
 8007626:	6822      	ldr	r2, [r4, #0]
 8007628:	1b52      	subs	r2, r2, r5
 800762a:	d41e      	bmi.n	800766a <_malloc_r+0xc6>
 800762c:	2a0b      	cmp	r2, #11
 800762e:	d916      	bls.n	800765e <_malloc_r+0xba>
 8007630:	1961      	adds	r1, r4, r5
 8007632:	42a3      	cmp	r3, r4
 8007634:	6025      	str	r5, [r4, #0]
 8007636:	bf18      	it	ne
 8007638:	6059      	strne	r1, [r3, #4]
 800763a:	6863      	ldr	r3, [r4, #4]
 800763c:	bf08      	it	eq
 800763e:	6031      	streq	r1, [r6, #0]
 8007640:	5162      	str	r2, [r4, r5]
 8007642:	604b      	str	r3, [r1, #4]
 8007644:	4638      	mov	r0, r7
 8007646:	f104 060b 	add.w	r6, r4, #11
 800764a:	f000 fb69 	bl	8007d20 <__malloc_unlock>
 800764e:	f026 0607 	bic.w	r6, r6, #7
 8007652:	1d23      	adds	r3, r4, #4
 8007654:	1af2      	subs	r2, r6, r3
 8007656:	d0b6      	beq.n	80075c6 <_malloc_r+0x22>
 8007658:	1b9b      	subs	r3, r3, r6
 800765a:	50a3      	str	r3, [r4, r2]
 800765c:	e7b3      	b.n	80075c6 <_malloc_r+0x22>
 800765e:	6862      	ldr	r2, [r4, #4]
 8007660:	42a3      	cmp	r3, r4
 8007662:	bf0c      	ite	eq
 8007664:	6032      	streq	r2, [r6, #0]
 8007666:	605a      	strne	r2, [r3, #4]
 8007668:	e7ec      	b.n	8007644 <_malloc_r+0xa0>
 800766a:	4623      	mov	r3, r4
 800766c:	6864      	ldr	r4, [r4, #4]
 800766e:	e7b2      	b.n	80075d6 <_malloc_r+0x32>
 8007670:	4634      	mov	r4, r6
 8007672:	6876      	ldr	r6, [r6, #4]
 8007674:	e7b9      	b.n	80075ea <_malloc_r+0x46>
 8007676:	230c      	movs	r3, #12
 8007678:	603b      	str	r3, [r7, #0]
 800767a:	4638      	mov	r0, r7
 800767c:	f000 fb50 	bl	8007d20 <__malloc_unlock>
 8007680:	e7a1      	b.n	80075c6 <_malloc_r+0x22>
 8007682:	6025      	str	r5, [r4, #0]
 8007684:	e7de      	b.n	8007644 <_malloc_r+0xa0>
 8007686:	bf00      	nop
 8007688:	200008e0 	.word	0x200008e0

0800768c <__ssputs_r>:
 800768c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007690:	688e      	ldr	r6, [r1, #8]
 8007692:	429e      	cmp	r6, r3
 8007694:	4682      	mov	sl, r0
 8007696:	460c      	mov	r4, r1
 8007698:	4690      	mov	r8, r2
 800769a:	461f      	mov	r7, r3
 800769c:	d838      	bhi.n	8007710 <__ssputs_r+0x84>
 800769e:	898a      	ldrh	r2, [r1, #12]
 80076a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80076a4:	d032      	beq.n	800770c <__ssputs_r+0x80>
 80076a6:	6825      	ldr	r5, [r4, #0]
 80076a8:	6909      	ldr	r1, [r1, #16]
 80076aa:	eba5 0901 	sub.w	r9, r5, r1
 80076ae:	6965      	ldr	r5, [r4, #20]
 80076b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076b8:	3301      	adds	r3, #1
 80076ba:	444b      	add	r3, r9
 80076bc:	106d      	asrs	r5, r5, #1
 80076be:	429d      	cmp	r5, r3
 80076c0:	bf38      	it	cc
 80076c2:	461d      	movcc	r5, r3
 80076c4:	0553      	lsls	r3, r2, #21
 80076c6:	d531      	bpl.n	800772c <__ssputs_r+0xa0>
 80076c8:	4629      	mov	r1, r5
 80076ca:	f7ff ff6b 	bl	80075a4 <_malloc_r>
 80076ce:	4606      	mov	r6, r0
 80076d0:	b950      	cbnz	r0, 80076e8 <__ssputs_r+0x5c>
 80076d2:	230c      	movs	r3, #12
 80076d4:	f8ca 3000 	str.w	r3, [sl]
 80076d8:	89a3      	ldrh	r3, [r4, #12]
 80076da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076de:	81a3      	strh	r3, [r4, #12]
 80076e0:	f04f 30ff 	mov.w	r0, #4294967295
 80076e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e8:	6921      	ldr	r1, [r4, #16]
 80076ea:	464a      	mov	r2, r9
 80076ec:	f7ff fe52 	bl	8007394 <memcpy>
 80076f0:	89a3      	ldrh	r3, [r4, #12]
 80076f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076fa:	81a3      	strh	r3, [r4, #12]
 80076fc:	6126      	str	r6, [r4, #16]
 80076fe:	6165      	str	r5, [r4, #20]
 8007700:	444e      	add	r6, r9
 8007702:	eba5 0509 	sub.w	r5, r5, r9
 8007706:	6026      	str	r6, [r4, #0]
 8007708:	60a5      	str	r5, [r4, #8]
 800770a:	463e      	mov	r6, r7
 800770c:	42be      	cmp	r6, r7
 800770e:	d900      	bls.n	8007712 <__ssputs_r+0x86>
 8007710:	463e      	mov	r6, r7
 8007712:	6820      	ldr	r0, [r4, #0]
 8007714:	4632      	mov	r2, r6
 8007716:	4641      	mov	r1, r8
 8007718:	f000 fae2 	bl	8007ce0 <memmove>
 800771c:	68a3      	ldr	r3, [r4, #8]
 800771e:	1b9b      	subs	r3, r3, r6
 8007720:	60a3      	str	r3, [r4, #8]
 8007722:	6823      	ldr	r3, [r4, #0]
 8007724:	4433      	add	r3, r6
 8007726:	6023      	str	r3, [r4, #0]
 8007728:	2000      	movs	r0, #0
 800772a:	e7db      	b.n	80076e4 <__ssputs_r+0x58>
 800772c:	462a      	mov	r2, r5
 800772e:	f000 fafd 	bl	8007d2c <_realloc_r>
 8007732:	4606      	mov	r6, r0
 8007734:	2800      	cmp	r0, #0
 8007736:	d1e1      	bne.n	80076fc <__ssputs_r+0x70>
 8007738:	6921      	ldr	r1, [r4, #16]
 800773a:	4650      	mov	r0, sl
 800773c:	f7ff fec6 	bl	80074cc <_free_r>
 8007740:	e7c7      	b.n	80076d2 <__ssputs_r+0x46>
	...

08007744 <_svfiprintf_r>:
 8007744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007748:	4698      	mov	r8, r3
 800774a:	898b      	ldrh	r3, [r1, #12]
 800774c:	061b      	lsls	r3, r3, #24
 800774e:	b09d      	sub	sp, #116	; 0x74
 8007750:	4607      	mov	r7, r0
 8007752:	460d      	mov	r5, r1
 8007754:	4614      	mov	r4, r2
 8007756:	d50e      	bpl.n	8007776 <_svfiprintf_r+0x32>
 8007758:	690b      	ldr	r3, [r1, #16]
 800775a:	b963      	cbnz	r3, 8007776 <_svfiprintf_r+0x32>
 800775c:	2140      	movs	r1, #64	; 0x40
 800775e:	f7ff ff21 	bl	80075a4 <_malloc_r>
 8007762:	6028      	str	r0, [r5, #0]
 8007764:	6128      	str	r0, [r5, #16]
 8007766:	b920      	cbnz	r0, 8007772 <_svfiprintf_r+0x2e>
 8007768:	230c      	movs	r3, #12
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	f04f 30ff 	mov.w	r0, #4294967295
 8007770:	e0d1      	b.n	8007916 <_svfiprintf_r+0x1d2>
 8007772:	2340      	movs	r3, #64	; 0x40
 8007774:	616b      	str	r3, [r5, #20]
 8007776:	2300      	movs	r3, #0
 8007778:	9309      	str	r3, [sp, #36]	; 0x24
 800777a:	2320      	movs	r3, #32
 800777c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007780:	f8cd 800c 	str.w	r8, [sp, #12]
 8007784:	2330      	movs	r3, #48	; 0x30
 8007786:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007930 <_svfiprintf_r+0x1ec>
 800778a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800778e:	f04f 0901 	mov.w	r9, #1
 8007792:	4623      	mov	r3, r4
 8007794:	469a      	mov	sl, r3
 8007796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800779a:	b10a      	cbz	r2, 80077a0 <_svfiprintf_r+0x5c>
 800779c:	2a25      	cmp	r2, #37	; 0x25
 800779e:	d1f9      	bne.n	8007794 <_svfiprintf_r+0x50>
 80077a0:	ebba 0b04 	subs.w	fp, sl, r4
 80077a4:	d00b      	beq.n	80077be <_svfiprintf_r+0x7a>
 80077a6:	465b      	mov	r3, fp
 80077a8:	4622      	mov	r2, r4
 80077aa:	4629      	mov	r1, r5
 80077ac:	4638      	mov	r0, r7
 80077ae:	f7ff ff6d 	bl	800768c <__ssputs_r>
 80077b2:	3001      	adds	r0, #1
 80077b4:	f000 80aa 	beq.w	800790c <_svfiprintf_r+0x1c8>
 80077b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077ba:	445a      	add	r2, fp
 80077bc:	9209      	str	r2, [sp, #36]	; 0x24
 80077be:	f89a 3000 	ldrb.w	r3, [sl]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f000 80a2 	beq.w	800790c <_svfiprintf_r+0x1c8>
 80077c8:	2300      	movs	r3, #0
 80077ca:	f04f 32ff 	mov.w	r2, #4294967295
 80077ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077d2:	f10a 0a01 	add.w	sl, sl, #1
 80077d6:	9304      	str	r3, [sp, #16]
 80077d8:	9307      	str	r3, [sp, #28]
 80077da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077de:	931a      	str	r3, [sp, #104]	; 0x68
 80077e0:	4654      	mov	r4, sl
 80077e2:	2205      	movs	r2, #5
 80077e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e8:	4851      	ldr	r0, [pc, #324]	; (8007930 <_svfiprintf_r+0x1ec>)
 80077ea:	f7f8 fd19 	bl	8000220 <memchr>
 80077ee:	9a04      	ldr	r2, [sp, #16]
 80077f0:	b9d8      	cbnz	r0, 800782a <_svfiprintf_r+0xe6>
 80077f2:	06d0      	lsls	r0, r2, #27
 80077f4:	bf44      	itt	mi
 80077f6:	2320      	movmi	r3, #32
 80077f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fc:	0711      	lsls	r1, r2, #28
 80077fe:	bf44      	itt	mi
 8007800:	232b      	movmi	r3, #43	; 0x2b
 8007802:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007806:	f89a 3000 	ldrb.w	r3, [sl]
 800780a:	2b2a      	cmp	r3, #42	; 0x2a
 800780c:	d015      	beq.n	800783a <_svfiprintf_r+0xf6>
 800780e:	9a07      	ldr	r2, [sp, #28]
 8007810:	4654      	mov	r4, sl
 8007812:	2000      	movs	r0, #0
 8007814:	f04f 0c0a 	mov.w	ip, #10
 8007818:	4621      	mov	r1, r4
 800781a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800781e:	3b30      	subs	r3, #48	; 0x30
 8007820:	2b09      	cmp	r3, #9
 8007822:	d94e      	bls.n	80078c2 <_svfiprintf_r+0x17e>
 8007824:	b1b0      	cbz	r0, 8007854 <_svfiprintf_r+0x110>
 8007826:	9207      	str	r2, [sp, #28]
 8007828:	e014      	b.n	8007854 <_svfiprintf_r+0x110>
 800782a:	eba0 0308 	sub.w	r3, r0, r8
 800782e:	fa09 f303 	lsl.w	r3, r9, r3
 8007832:	4313      	orrs	r3, r2
 8007834:	9304      	str	r3, [sp, #16]
 8007836:	46a2      	mov	sl, r4
 8007838:	e7d2      	b.n	80077e0 <_svfiprintf_r+0x9c>
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	1d19      	adds	r1, r3, #4
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	9103      	str	r1, [sp, #12]
 8007842:	2b00      	cmp	r3, #0
 8007844:	bfbb      	ittet	lt
 8007846:	425b      	neglt	r3, r3
 8007848:	f042 0202 	orrlt.w	r2, r2, #2
 800784c:	9307      	strge	r3, [sp, #28]
 800784e:	9307      	strlt	r3, [sp, #28]
 8007850:	bfb8      	it	lt
 8007852:	9204      	strlt	r2, [sp, #16]
 8007854:	7823      	ldrb	r3, [r4, #0]
 8007856:	2b2e      	cmp	r3, #46	; 0x2e
 8007858:	d10c      	bne.n	8007874 <_svfiprintf_r+0x130>
 800785a:	7863      	ldrb	r3, [r4, #1]
 800785c:	2b2a      	cmp	r3, #42	; 0x2a
 800785e:	d135      	bne.n	80078cc <_svfiprintf_r+0x188>
 8007860:	9b03      	ldr	r3, [sp, #12]
 8007862:	1d1a      	adds	r2, r3, #4
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	9203      	str	r2, [sp, #12]
 8007868:	2b00      	cmp	r3, #0
 800786a:	bfb8      	it	lt
 800786c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007870:	3402      	adds	r4, #2
 8007872:	9305      	str	r3, [sp, #20]
 8007874:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007940 <_svfiprintf_r+0x1fc>
 8007878:	7821      	ldrb	r1, [r4, #0]
 800787a:	2203      	movs	r2, #3
 800787c:	4650      	mov	r0, sl
 800787e:	f7f8 fccf 	bl	8000220 <memchr>
 8007882:	b140      	cbz	r0, 8007896 <_svfiprintf_r+0x152>
 8007884:	2340      	movs	r3, #64	; 0x40
 8007886:	eba0 000a 	sub.w	r0, r0, sl
 800788a:	fa03 f000 	lsl.w	r0, r3, r0
 800788e:	9b04      	ldr	r3, [sp, #16]
 8007890:	4303      	orrs	r3, r0
 8007892:	3401      	adds	r4, #1
 8007894:	9304      	str	r3, [sp, #16]
 8007896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800789a:	4826      	ldr	r0, [pc, #152]	; (8007934 <_svfiprintf_r+0x1f0>)
 800789c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078a0:	2206      	movs	r2, #6
 80078a2:	f7f8 fcbd 	bl	8000220 <memchr>
 80078a6:	2800      	cmp	r0, #0
 80078a8:	d038      	beq.n	800791c <_svfiprintf_r+0x1d8>
 80078aa:	4b23      	ldr	r3, [pc, #140]	; (8007938 <_svfiprintf_r+0x1f4>)
 80078ac:	bb1b      	cbnz	r3, 80078f6 <_svfiprintf_r+0x1b2>
 80078ae:	9b03      	ldr	r3, [sp, #12]
 80078b0:	3307      	adds	r3, #7
 80078b2:	f023 0307 	bic.w	r3, r3, #7
 80078b6:	3308      	adds	r3, #8
 80078b8:	9303      	str	r3, [sp, #12]
 80078ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078bc:	4433      	add	r3, r6
 80078be:	9309      	str	r3, [sp, #36]	; 0x24
 80078c0:	e767      	b.n	8007792 <_svfiprintf_r+0x4e>
 80078c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80078c6:	460c      	mov	r4, r1
 80078c8:	2001      	movs	r0, #1
 80078ca:	e7a5      	b.n	8007818 <_svfiprintf_r+0xd4>
 80078cc:	2300      	movs	r3, #0
 80078ce:	3401      	adds	r4, #1
 80078d0:	9305      	str	r3, [sp, #20]
 80078d2:	4619      	mov	r1, r3
 80078d4:	f04f 0c0a 	mov.w	ip, #10
 80078d8:	4620      	mov	r0, r4
 80078da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078de:	3a30      	subs	r2, #48	; 0x30
 80078e0:	2a09      	cmp	r2, #9
 80078e2:	d903      	bls.n	80078ec <_svfiprintf_r+0x1a8>
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0c5      	beq.n	8007874 <_svfiprintf_r+0x130>
 80078e8:	9105      	str	r1, [sp, #20]
 80078ea:	e7c3      	b.n	8007874 <_svfiprintf_r+0x130>
 80078ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80078f0:	4604      	mov	r4, r0
 80078f2:	2301      	movs	r3, #1
 80078f4:	e7f0      	b.n	80078d8 <_svfiprintf_r+0x194>
 80078f6:	ab03      	add	r3, sp, #12
 80078f8:	9300      	str	r3, [sp, #0]
 80078fa:	462a      	mov	r2, r5
 80078fc:	4b0f      	ldr	r3, [pc, #60]	; (800793c <_svfiprintf_r+0x1f8>)
 80078fe:	a904      	add	r1, sp, #16
 8007900:	4638      	mov	r0, r7
 8007902:	f3af 8000 	nop.w
 8007906:	1c42      	adds	r2, r0, #1
 8007908:	4606      	mov	r6, r0
 800790a:	d1d6      	bne.n	80078ba <_svfiprintf_r+0x176>
 800790c:	89ab      	ldrh	r3, [r5, #12]
 800790e:	065b      	lsls	r3, r3, #25
 8007910:	f53f af2c 	bmi.w	800776c <_svfiprintf_r+0x28>
 8007914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007916:	b01d      	add	sp, #116	; 0x74
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	ab03      	add	r3, sp, #12
 800791e:	9300      	str	r3, [sp, #0]
 8007920:	462a      	mov	r2, r5
 8007922:	4b06      	ldr	r3, [pc, #24]	; (800793c <_svfiprintf_r+0x1f8>)
 8007924:	a904      	add	r1, sp, #16
 8007926:	4638      	mov	r0, r7
 8007928:	f000 f87a 	bl	8007a20 <_printf_i>
 800792c:	e7eb      	b.n	8007906 <_svfiprintf_r+0x1c2>
 800792e:	bf00      	nop
 8007930:	08008e8c 	.word	0x08008e8c
 8007934:	08008e96 	.word	0x08008e96
 8007938:	00000000 	.word	0x00000000
 800793c:	0800768d 	.word	0x0800768d
 8007940:	08008e92 	.word	0x08008e92

08007944 <_printf_common>:
 8007944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	4616      	mov	r6, r2
 800794a:	4699      	mov	r9, r3
 800794c:	688a      	ldr	r2, [r1, #8]
 800794e:	690b      	ldr	r3, [r1, #16]
 8007950:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007954:	4293      	cmp	r3, r2
 8007956:	bfb8      	it	lt
 8007958:	4613      	movlt	r3, r2
 800795a:	6033      	str	r3, [r6, #0]
 800795c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007960:	4607      	mov	r7, r0
 8007962:	460c      	mov	r4, r1
 8007964:	b10a      	cbz	r2, 800796a <_printf_common+0x26>
 8007966:	3301      	adds	r3, #1
 8007968:	6033      	str	r3, [r6, #0]
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	0699      	lsls	r1, r3, #26
 800796e:	bf42      	ittt	mi
 8007970:	6833      	ldrmi	r3, [r6, #0]
 8007972:	3302      	addmi	r3, #2
 8007974:	6033      	strmi	r3, [r6, #0]
 8007976:	6825      	ldr	r5, [r4, #0]
 8007978:	f015 0506 	ands.w	r5, r5, #6
 800797c:	d106      	bne.n	800798c <_printf_common+0x48>
 800797e:	f104 0a19 	add.w	sl, r4, #25
 8007982:	68e3      	ldr	r3, [r4, #12]
 8007984:	6832      	ldr	r2, [r6, #0]
 8007986:	1a9b      	subs	r3, r3, r2
 8007988:	42ab      	cmp	r3, r5
 800798a:	dc26      	bgt.n	80079da <_printf_common+0x96>
 800798c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007990:	1e13      	subs	r3, r2, #0
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	bf18      	it	ne
 8007996:	2301      	movne	r3, #1
 8007998:	0692      	lsls	r2, r2, #26
 800799a:	d42b      	bmi.n	80079f4 <_printf_common+0xb0>
 800799c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079a0:	4649      	mov	r1, r9
 80079a2:	4638      	mov	r0, r7
 80079a4:	47c0      	blx	r8
 80079a6:	3001      	adds	r0, #1
 80079a8:	d01e      	beq.n	80079e8 <_printf_common+0xa4>
 80079aa:	6823      	ldr	r3, [r4, #0]
 80079ac:	68e5      	ldr	r5, [r4, #12]
 80079ae:	6832      	ldr	r2, [r6, #0]
 80079b0:	f003 0306 	and.w	r3, r3, #6
 80079b4:	2b04      	cmp	r3, #4
 80079b6:	bf08      	it	eq
 80079b8:	1aad      	subeq	r5, r5, r2
 80079ba:	68a3      	ldr	r3, [r4, #8]
 80079bc:	6922      	ldr	r2, [r4, #16]
 80079be:	bf0c      	ite	eq
 80079c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079c4:	2500      	movne	r5, #0
 80079c6:	4293      	cmp	r3, r2
 80079c8:	bfc4      	itt	gt
 80079ca:	1a9b      	subgt	r3, r3, r2
 80079cc:	18ed      	addgt	r5, r5, r3
 80079ce:	2600      	movs	r6, #0
 80079d0:	341a      	adds	r4, #26
 80079d2:	42b5      	cmp	r5, r6
 80079d4:	d11a      	bne.n	8007a0c <_printf_common+0xc8>
 80079d6:	2000      	movs	r0, #0
 80079d8:	e008      	b.n	80079ec <_printf_common+0xa8>
 80079da:	2301      	movs	r3, #1
 80079dc:	4652      	mov	r2, sl
 80079de:	4649      	mov	r1, r9
 80079e0:	4638      	mov	r0, r7
 80079e2:	47c0      	blx	r8
 80079e4:	3001      	adds	r0, #1
 80079e6:	d103      	bne.n	80079f0 <_printf_common+0xac>
 80079e8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f0:	3501      	adds	r5, #1
 80079f2:	e7c6      	b.n	8007982 <_printf_common+0x3e>
 80079f4:	18e1      	adds	r1, r4, r3
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	2030      	movs	r0, #48	; 0x30
 80079fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079fe:	4422      	add	r2, r4
 8007a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a08:	3302      	adds	r3, #2
 8007a0a:	e7c7      	b.n	800799c <_printf_common+0x58>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	4622      	mov	r2, r4
 8007a10:	4649      	mov	r1, r9
 8007a12:	4638      	mov	r0, r7
 8007a14:	47c0      	blx	r8
 8007a16:	3001      	adds	r0, #1
 8007a18:	d0e6      	beq.n	80079e8 <_printf_common+0xa4>
 8007a1a:	3601      	adds	r6, #1
 8007a1c:	e7d9      	b.n	80079d2 <_printf_common+0x8e>
	...

08007a20 <_printf_i>:
 8007a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a24:	7e0f      	ldrb	r7, [r1, #24]
 8007a26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a28:	2f78      	cmp	r7, #120	; 0x78
 8007a2a:	4691      	mov	r9, r2
 8007a2c:	4680      	mov	r8, r0
 8007a2e:	460c      	mov	r4, r1
 8007a30:	469a      	mov	sl, r3
 8007a32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a36:	d807      	bhi.n	8007a48 <_printf_i+0x28>
 8007a38:	2f62      	cmp	r7, #98	; 0x62
 8007a3a:	d80a      	bhi.n	8007a52 <_printf_i+0x32>
 8007a3c:	2f00      	cmp	r7, #0
 8007a3e:	f000 80d8 	beq.w	8007bf2 <_printf_i+0x1d2>
 8007a42:	2f58      	cmp	r7, #88	; 0x58
 8007a44:	f000 80a3 	beq.w	8007b8e <_printf_i+0x16e>
 8007a48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a50:	e03a      	b.n	8007ac8 <_printf_i+0xa8>
 8007a52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a56:	2b15      	cmp	r3, #21
 8007a58:	d8f6      	bhi.n	8007a48 <_printf_i+0x28>
 8007a5a:	a101      	add	r1, pc, #4	; (adr r1, 8007a60 <_printf_i+0x40>)
 8007a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a60:	08007ab9 	.word	0x08007ab9
 8007a64:	08007acd 	.word	0x08007acd
 8007a68:	08007a49 	.word	0x08007a49
 8007a6c:	08007a49 	.word	0x08007a49
 8007a70:	08007a49 	.word	0x08007a49
 8007a74:	08007a49 	.word	0x08007a49
 8007a78:	08007acd 	.word	0x08007acd
 8007a7c:	08007a49 	.word	0x08007a49
 8007a80:	08007a49 	.word	0x08007a49
 8007a84:	08007a49 	.word	0x08007a49
 8007a88:	08007a49 	.word	0x08007a49
 8007a8c:	08007bd9 	.word	0x08007bd9
 8007a90:	08007afd 	.word	0x08007afd
 8007a94:	08007bbb 	.word	0x08007bbb
 8007a98:	08007a49 	.word	0x08007a49
 8007a9c:	08007a49 	.word	0x08007a49
 8007aa0:	08007bfb 	.word	0x08007bfb
 8007aa4:	08007a49 	.word	0x08007a49
 8007aa8:	08007afd 	.word	0x08007afd
 8007aac:	08007a49 	.word	0x08007a49
 8007ab0:	08007a49 	.word	0x08007a49
 8007ab4:	08007bc3 	.word	0x08007bc3
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	1d1a      	adds	r2, r3, #4
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	602a      	str	r2, [r5, #0]
 8007ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e0a3      	b.n	8007c14 <_printf_i+0x1f4>
 8007acc:	6820      	ldr	r0, [r4, #0]
 8007ace:	6829      	ldr	r1, [r5, #0]
 8007ad0:	0606      	lsls	r6, r0, #24
 8007ad2:	f101 0304 	add.w	r3, r1, #4
 8007ad6:	d50a      	bpl.n	8007aee <_printf_i+0xce>
 8007ad8:	680e      	ldr	r6, [r1, #0]
 8007ada:	602b      	str	r3, [r5, #0]
 8007adc:	2e00      	cmp	r6, #0
 8007ade:	da03      	bge.n	8007ae8 <_printf_i+0xc8>
 8007ae0:	232d      	movs	r3, #45	; 0x2d
 8007ae2:	4276      	negs	r6, r6
 8007ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ae8:	485e      	ldr	r0, [pc, #376]	; (8007c64 <_printf_i+0x244>)
 8007aea:	230a      	movs	r3, #10
 8007aec:	e019      	b.n	8007b22 <_printf_i+0x102>
 8007aee:	680e      	ldr	r6, [r1, #0]
 8007af0:	602b      	str	r3, [r5, #0]
 8007af2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007af6:	bf18      	it	ne
 8007af8:	b236      	sxthne	r6, r6
 8007afa:	e7ef      	b.n	8007adc <_printf_i+0xbc>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	6820      	ldr	r0, [r4, #0]
 8007b00:	1d19      	adds	r1, r3, #4
 8007b02:	6029      	str	r1, [r5, #0]
 8007b04:	0601      	lsls	r1, r0, #24
 8007b06:	d501      	bpl.n	8007b0c <_printf_i+0xec>
 8007b08:	681e      	ldr	r6, [r3, #0]
 8007b0a:	e002      	b.n	8007b12 <_printf_i+0xf2>
 8007b0c:	0646      	lsls	r6, r0, #25
 8007b0e:	d5fb      	bpl.n	8007b08 <_printf_i+0xe8>
 8007b10:	881e      	ldrh	r6, [r3, #0]
 8007b12:	4854      	ldr	r0, [pc, #336]	; (8007c64 <_printf_i+0x244>)
 8007b14:	2f6f      	cmp	r7, #111	; 0x6f
 8007b16:	bf0c      	ite	eq
 8007b18:	2308      	moveq	r3, #8
 8007b1a:	230a      	movne	r3, #10
 8007b1c:	2100      	movs	r1, #0
 8007b1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b22:	6865      	ldr	r5, [r4, #4]
 8007b24:	60a5      	str	r5, [r4, #8]
 8007b26:	2d00      	cmp	r5, #0
 8007b28:	bfa2      	ittt	ge
 8007b2a:	6821      	ldrge	r1, [r4, #0]
 8007b2c:	f021 0104 	bicge.w	r1, r1, #4
 8007b30:	6021      	strge	r1, [r4, #0]
 8007b32:	b90e      	cbnz	r6, 8007b38 <_printf_i+0x118>
 8007b34:	2d00      	cmp	r5, #0
 8007b36:	d04d      	beq.n	8007bd4 <_printf_i+0x1b4>
 8007b38:	4615      	mov	r5, r2
 8007b3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b3e:	fb03 6711 	mls	r7, r3, r1, r6
 8007b42:	5dc7      	ldrb	r7, [r0, r7]
 8007b44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b48:	4637      	mov	r7, r6
 8007b4a:	42bb      	cmp	r3, r7
 8007b4c:	460e      	mov	r6, r1
 8007b4e:	d9f4      	bls.n	8007b3a <_printf_i+0x11a>
 8007b50:	2b08      	cmp	r3, #8
 8007b52:	d10b      	bne.n	8007b6c <_printf_i+0x14c>
 8007b54:	6823      	ldr	r3, [r4, #0]
 8007b56:	07de      	lsls	r6, r3, #31
 8007b58:	d508      	bpl.n	8007b6c <_printf_i+0x14c>
 8007b5a:	6923      	ldr	r3, [r4, #16]
 8007b5c:	6861      	ldr	r1, [r4, #4]
 8007b5e:	4299      	cmp	r1, r3
 8007b60:	bfde      	ittt	le
 8007b62:	2330      	movle	r3, #48	; 0x30
 8007b64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b6c:	1b52      	subs	r2, r2, r5
 8007b6e:	6122      	str	r2, [r4, #16]
 8007b70:	f8cd a000 	str.w	sl, [sp]
 8007b74:	464b      	mov	r3, r9
 8007b76:	aa03      	add	r2, sp, #12
 8007b78:	4621      	mov	r1, r4
 8007b7a:	4640      	mov	r0, r8
 8007b7c:	f7ff fee2 	bl	8007944 <_printf_common>
 8007b80:	3001      	adds	r0, #1
 8007b82:	d14c      	bne.n	8007c1e <_printf_i+0x1fe>
 8007b84:	f04f 30ff 	mov.w	r0, #4294967295
 8007b88:	b004      	add	sp, #16
 8007b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b8e:	4835      	ldr	r0, [pc, #212]	; (8007c64 <_printf_i+0x244>)
 8007b90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007b94:	6829      	ldr	r1, [r5, #0]
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b9c:	6029      	str	r1, [r5, #0]
 8007b9e:	061d      	lsls	r5, r3, #24
 8007ba0:	d514      	bpl.n	8007bcc <_printf_i+0x1ac>
 8007ba2:	07df      	lsls	r7, r3, #31
 8007ba4:	bf44      	itt	mi
 8007ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8007baa:	6023      	strmi	r3, [r4, #0]
 8007bac:	b91e      	cbnz	r6, 8007bb6 <_printf_i+0x196>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	f023 0320 	bic.w	r3, r3, #32
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	2310      	movs	r3, #16
 8007bb8:	e7b0      	b.n	8007b1c <_printf_i+0xfc>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	f043 0320 	orr.w	r3, r3, #32
 8007bc0:	6023      	str	r3, [r4, #0]
 8007bc2:	2378      	movs	r3, #120	; 0x78
 8007bc4:	4828      	ldr	r0, [pc, #160]	; (8007c68 <_printf_i+0x248>)
 8007bc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bca:	e7e3      	b.n	8007b94 <_printf_i+0x174>
 8007bcc:	0659      	lsls	r1, r3, #25
 8007bce:	bf48      	it	mi
 8007bd0:	b2b6      	uxthmi	r6, r6
 8007bd2:	e7e6      	b.n	8007ba2 <_printf_i+0x182>
 8007bd4:	4615      	mov	r5, r2
 8007bd6:	e7bb      	b.n	8007b50 <_printf_i+0x130>
 8007bd8:	682b      	ldr	r3, [r5, #0]
 8007bda:	6826      	ldr	r6, [r4, #0]
 8007bdc:	6961      	ldr	r1, [r4, #20]
 8007bde:	1d18      	adds	r0, r3, #4
 8007be0:	6028      	str	r0, [r5, #0]
 8007be2:	0635      	lsls	r5, r6, #24
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	d501      	bpl.n	8007bec <_printf_i+0x1cc>
 8007be8:	6019      	str	r1, [r3, #0]
 8007bea:	e002      	b.n	8007bf2 <_printf_i+0x1d2>
 8007bec:	0670      	lsls	r0, r6, #25
 8007bee:	d5fb      	bpl.n	8007be8 <_printf_i+0x1c8>
 8007bf0:	8019      	strh	r1, [r3, #0]
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	6123      	str	r3, [r4, #16]
 8007bf6:	4615      	mov	r5, r2
 8007bf8:	e7ba      	b.n	8007b70 <_printf_i+0x150>
 8007bfa:	682b      	ldr	r3, [r5, #0]
 8007bfc:	1d1a      	adds	r2, r3, #4
 8007bfe:	602a      	str	r2, [r5, #0]
 8007c00:	681d      	ldr	r5, [r3, #0]
 8007c02:	6862      	ldr	r2, [r4, #4]
 8007c04:	2100      	movs	r1, #0
 8007c06:	4628      	mov	r0, r5
 8007c08:	f7f8 fb0a 	bl	8000220 <memchr>
 8007c0c:	b108      	cbz	r0, 8007c12 <_printf_i+0x1f2>
 8007c0e:	1b40      	subs	r0, r0, r5
 8007c10:	6060      	str	r0, [r4, #4]
 8007c12:	6863      	ldr	r3, [r4, #4]
 8007c14:	6123      	str	r3, [r4, #16]
 8007c16:	2300      	movs	r3, #0
 8007c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c1c:	e7a8      	b.n	8007b70 <_printf_i+0x150>
 8007c1e:	6923      	ldr	r3, [r4, #16]
 8007c20:	462a      	mov	r2, r5
 8007c22:	4649      	mov	r1, r9
 8007c24:	4640      	mov	r0, r8
 8007c26:	47d0      	blx	sl
 8007c28:	3001      	adds	r0, #1
 8007c2a:	d0ab      	beq.n	8007b84 <_printf_i+0x164>
 8007c2c:	6823      	ldr	r3, [r4, #0]
 8007c2e:	079b      	lsls	r3, r3, #30
 8007c30:	d413      	bmi.n	8007c5a <_printf_i+0x23a>
 8007c32:	68e0      	ldr	r0, [r4, #12]
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	4298      	cmp	r0, r3
 8007c38:	bfb8      	it	lt
 8007c3a:	4618      	movlt	r0, r3
 8007c3c:	e7a4      	b.n	8007b88 <_printf_i+0x168>
 8007c3e:	2301      	movs	r3, #1
 8007c40:	4632      	mov	r2, r6
 8007c42:	4649      	mov	r1, r9
 8007c44:	4640      	mov	r0, r8
 8007c46:	47d0      	blx	sl
 8007c48:	3001      	adds	r0, #1
 8007c4a:	d09b      	beq.n	8007b84 <_printf_i+0x164>
 8007c4c:	3501      	adds	r5, #1
 8007c4e:	68e3      	ldr	r3, [r4, #12]
 8007c50:	9903      	ldr	r1, [sp, #12]
 8007c52:	1a5b      	subs	r3, r3, r1
 8007c54:	42ab      	cmp	r3, r5
 8007c56:	dcf2      	bgt.n	8007c3e <_printf_i+0x21e>
 8007c58:	e7eb      	b.n	8007c32 <_printf_i+0x212>
 8007c5a:	2500      	movs	r5, #0
 8007c5c:	f104 0619 	add.w	r6, r4, #25
 8007c60:	e7f5      	b.n	8007c4e <_printf_i+0x22e>
 8007c62:	bf00      	nop
 8007c64:	08008e9d 	.word	0x08008e9d
 8007c68:	08008eae 	.word	0x08008eae

08007c6c <__fpclassifyd>:
 8007c6c:	ec51 0b10 	vmov	r0, r1, d0
 8007c70:	b510      	push	{r4, lr}
 8007c72:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8007c76:	460b      	mov	r3, r1
 8007c78:	d019      	beq.n	8007cae <__fpclassifyd+0x42>
 8007c7a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8007c7e:	490e      	ldr	r1, [pc, #56]	; (8007cb8 <__fpclassifyd+0x4c>)
 8007c80:	428a      	cmp	r2, r1
 8007c82:	d90e      	bls.n	8007ca2 <__fpclassifyd+0x36>
 8007c84:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8007c88:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8007c8c:	428a      	cmp	r2, r1
 8007c8e:	d908      	bls.n	8007ca2 <__fpclassifyd+0x36>
 8007c90:	4a0a      	ldr	r2, [pc, #40]	; (8007cbc <__fpclassifyd+0x50>)
 8007c92:	4213      	tst	r3, r2
 8007c94:	d007      	beq.n	8007ca6 <__fpclassifyd+0x3a>
 8007c96:	4294      	cmp	r4, r2
 8007c98:	d107      	bne.n	8007caa <__fpclassifyd+0x3e>
 8007c9a:	fab0 f080 	clz	r0, r0
 8007c9e:	0940      	lsrs	r0, r0, #5
 8007ca0:	bd10      	pop	{r4, pc}
 8007ca2:	2004      	movs	r0, #4
 8007ca4:	e7fc      	b.n	8007ca0 <__fpclassifyd+0x34>
 8007ca6:	2003      	movs	r0, #3
 8007ca8:	e7fa      	b.n	8007ca0 <__fpclassifyd+0x34>
 8007caa:	2000      	movs	r0, #0
 8007cac:	e7f8      	b.n	8007ca0 <__fpclassifyd+0x34>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d1ee      	bne.n	8007c90 <__fpclassifyd+0x24>
 8007cb2:	2002      	movs	r0, #2
 8007cb4:	e7f4      	b.n	8007ca0 <__fpclassifyd+0x34>
 8007cb6:	bf00      	nop
 8007cb8:	7fdfffff 	.word	0x7fdfffff
 8007cbc:	7ff00000 	.word	0x7ff00000

08007cc0 <_sbrk_r>:
 8007cc0:	b538      	push	{r3, r4, r5, lr}
 8007cc2:	4d06      	ldr	r5, [pc, #24]	; (8007cdc <_sbrk_r+0x1c>)
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	4608      	mov	r0, r1
 8007cca:	602b      	str	r3, [r5, #0]
 8007ccc:	f7fa f82c 	bl	8001d28 <_sbrk>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d102      	bne.n	8007cda <_sbrk_r+0x1a>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	b103      	cbz	r3, 8007cda <_sbrk_r+0x1a>
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	bd38      	pop	{r3, r4, r5, pc}
 8007cdc:	200008e8 	.word	0x200008e8

08007ce0 <memmove>:
 8007ce0:	4288      	cmp	r0, r1
 8007ce2:	b510      	push	{r4, lr}
 8007ce4:	eb01 0402 	add.w	r4, r1, r2
 8007ce8:	d902      	bls.n	8007cf0 <memmove+0x10>
 8007cea:	4284      	cmp	r4, r0
 8007cec:	4623      	mov	r3, r4
 8007cee:	d807      	bhi.n	8007d00 <memmove+0x20>
 8007cf0:	1e43      	subs	r3, r0, #1
 8007cf2:	42a1      	cmp	r1, r4
 8007cf4:	d008      	beq.n	8007d08 <memmove+0x28>
 8007cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cfe:	e7f8      	b.n	8007cf2 <memmove+0x12>
 8007d00:	4402      	add	r2, r0
 8007d02:	4601      	mov	r1, r0
 8007d04:	428a      	cmp	r2, r1
 8007d06:	d100      	bne.n	8007d0a <memmove+0x2a>
 8007d08:	bd10      	pop	{r4, pc}
 8007d0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d12:	e7f7      	b.n	8007d04 <memmove+0x24>

08007d14 <__malloc_lock>:
 8007d14:	4801      	ldr	r0, [pc, #4]	; (8007d1c <__malloc_lock+0x8>)
 8007d16:	f7ff bbd7 	b.w	80074c8 <__retarget_lock_acquire_recursive>
 8007d1a:	bf00      	nop
 8007d1c:	200008dc 	.word	0x200008dc

08007d20 <__malloc_unlock>:
 8007d20:	4801      	ldr	r0, [pc, #4]	; (8007d28 <__malloc_unlock+0x8>)
 8007d22:	f7ff bbd2 	b.w	80074ca <__retarget_lock_release_recursive>
 8007d26:	bf00      	nop
 8007d28:	200008dc 	.word	0x200008dc

08007d2c <_realloc_r>:
 8007d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d30:	4680      	mov	r8, r0
 8007d32:	4614      	mov	r4, r2
 8007d34:	460e      	mov	r6, r1
 8007d36:	b921      	cbnz	r1, 8007d42 <_realloc_r+0x16>
 8007d38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3c:	4611      	mov	r1, r2
 8007d3e:	f7ff bc31 	b.w	80075a4 <_malloc_r>
 8007d42:	b92a      	cbnz	r2, 8007d50 <_realloc_r+0x24>
 8007d44:	f7ff fbc2 	bl	80074cc <_free_r>
 8007d48:	4625      	mov	r5, r4
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d50:	f000 f81b 	bl	8007d8a <_malloc_usable_size_r>
 8007d54:	4284      	cmp	r4, r0
 8007d56:	4607      	mov	r7, r0
 8007d58:	d802      	bhi.n	8007d60 <_realloc_r+0x34>
 8007d5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d5e:	d812      	bhi.n	8007d86 <_realloc_r+0x5a>
 8007d60:	4621      	mov	r1, r4
 8007d62:	4640      	mov	r0, r8
 8007d64:	f7ff fc1e 	bl	80075a4 <_malloc_r>
 8007d68:	4605      	mov	r5, r0
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d0ed      	beq.n	8007d4a <_realloc_r+0x1e>
 8007d6e:	42bc      	cmp	r4, r7
 8007d70:	4622      	mov	r2, r4
 8007d72:	4631      	mov	r1, r6
 8007d74:	bf28      	it	cs
 8007d76:	463a      	movcs	r2, r7
 8007d78:	f7ff fb0c 	bl	8007394 <memcpy>
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4640      	mov	r0, r8
 8007d80:	f7ff fba4 	bl	80074cc <_free_r>
 8007d84:	e7e1      	b.n	8007d4a <_realloc_r+0x1e>
 8007d86:	4635      	mov	r5, r6
 8007d88:	e7df      	b.n	8007d4a <_realloc_r+0x1e>

08007d8a <_malloc_usable_size_r>:
 8007d8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d8e:	1f18      	subs	r0, r3, #4
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	bfbc      	itt	lt
 8007d94:	580b      	ldrlt	r3, [r1, r0]
 8007d96:	18c0      	addlt	r0, r0, r3
 8007d98:	4770      	bx	lr
	...

08007d9c <round>:
 8007d9c:	ec51 0b10 	vmov	r0, r1, d0
 8007da0:	b570      	push	{r4, r5, r6, lr}
 8007da2:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8007da6:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8007daa:	2c13      	cmp	r4, #19
 8007dac:	ee10 2a10 	vmov	r2, s0
 8007db0:	460b      	mov	r3, r1
 8007db2:	dc19      	bgt.n	8007de8 <round+0x4c>
 8007db4:	2c00      	cmp	r4, #0
 8007db6:	da09      	bge.n	8007dcc <round+0x30>
 8007db8:	3401      	adds	r4, #1
 8007dba:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8007dbe:	d103      	bne.n	8007dc8 <round+0x2c>
 8007dc0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007dc4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007dc8:	2200      	movs	r2, #0
 8007dca:	e028      	b.n	8007e1e <round+0x82>
 8007dcc:	4d15      	ldr	r5, [pc, #84]	; (8007e24 <round+0x88>)
 8007dce:	4125      	asrs	r5, r4
 8007dd0:	ea01 0605 	and.w	r6, r1, r5
 8007dd4:	4332      	orrs	r2, r6
 8007dd6:	d00e      	beq.n	8007df6 <round+0x5a>
 8007dd8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007ddc:	fa42 f404 	asr.w	r4, r2, r4
 8007de0:	4423      	add	r3, r4
 8007de2:	ea23 0305 	bic.w	r3, r3, r5
 8007de6:	e7ef      	b.n	8007dc8 <round+0x2c>
 8007de8:	2c33      	cmp	r4, #51	; 0x33
 8007dea:	dd07      	ble.n	8007dfc <round+0x60>
 8007dec:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8007df0:	d101      	bne.n	8007df6 <round+0x5a>
 8007df2:	f7f8 fa6b 	bl	80002cc <__adddf3>
 8007df6:	ec41 0b10 	vmov	d0, r0, r1
 8007dfa:	bd70      	pop	{r4, r5, r6, pc}
 8007dfc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8007e00:	f04f 35ff 	mov.w	r5, #4294967295
 8007e04:	40f5      	lsrs	r5, r6
 8007e06:	4228      	tst	r0, r5
 8007e08:	d0f5      	beq.n	8007df6 <round+0x5a>
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007e10:	fa01 f404 	lsl.w	r4, r1, r4
 8007e14:	1912      	adds	r2, r2, r4
 8007e16:	bf28      	it	cs
 8007e18:	185b      	addcs	r3, r3, r1
 8007e1a:	ea22 0205 	bic.w	r2, r2, r5
 8007e1e:	4619      	mov	r1, r3
 8007e20:	4610      	mov	r0, r2
 8007e22:	e7e8      	b.n	8007df6 <round+0x5a>
 8007e24:	000fffff 	.word	0x000fffff

08007e28 <pow>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	ed2d 8b02 	vpush	{d8}
 8007e2e:	eeb0 8a40 	vmov.f32	s16, s0
 8007e32:	eef0 8a60 	vmov.f32	s17, s1
 8007e36:	ec55 4b11 	vmov	r4, r5, d1
 8007e3a:	f000 f865 	bl	8007f08 <__ieee754_pow>
 8007e3e:	4622      	mov	r2, r4
 8007e40:	462b      	mov	r3, r5
 8007e42:	4620      	mov	r0, r4
 8007e44:	4629      	mov	r1, r5
 8007e46:	ec57 6b10 	vmov	r6, r7, d0
 8007e4a:	f7f8 fe8f 	bl	8000b6c <__aeabi_dcmpun>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	d13b      	bne.n	8007eca <pow+0xa2>
 8007e52:	ec51 0b18 	vmov	r0, r1, d8
 8007e56:	2200      	movs	r2, #0
 8007e58:	2300      	movs	r3, #0
 8007e5a:	f7f8 fe55 	bl	8000b08 <__aeabi_dcmpeq>
 8007e5e:	b1b8      	cbz	r0, 8007e90 <pow+0x68>
 8007e60:	2200      	movs	r2, #0
 8007e62:	2300      	movs	r3, #0
 8007e64:	4620      	mov	r0, r4
 8007e66:	4629      	mov	r1, r5
 8007e68:	f7f8 fe4e 	bl	8000b08 <__aeabi_dcmpeq>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d146      	bne.n	8007efe <pow+0xd6>
 8007e70:	ec45 4b10 	vmov	d0, r4, r5
 8007e74:	f000 fe61 	bl	8008b3a <finite>
 8007e78:	b338      	cbz	r0, 8007eca <pow+0xa2>
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	4620      	mov	r0, r4
 8007e80:	4629      	mov	r1, r5
 8007e82:	f7f8 fe4b 	bl	8000b1c <__aeabi_dcmplt>
 8007e86:	b300      	cbz	r0, 8007eca <pow+0xa2>
 8007e88:	f7ff fa5a 	bl	8007340 <__errno>
 8007e8c:	2322      	movs	r3, #34	; 0x22
 8007e8e:	e01b      	b.n	8007ec8 <pow+0xa0>
 8007e90:	ec47 6b10 	vmov	d0, r6, r7
 8007e94:	f000 fe51 	bl	8008b3a <finite>
 8007e98:	b9e0      	cbnz	r0, 8007ed4 <pow+0xac>
 8007e9a:	eeb0 0a48 	vmov.f32	s0, s16
 8007e9e:	eef0 0a68 	vmov.f32	s1, s17
 8007ea2:	f000 fe4a 	bl	8008b3a <finite>
 8007ea6:	b1a8      	cbz	r0, 8007ed4 <pow+0xac>
 8007ea8:	ec45 4b10 	vmov	d0, r4, r5
 8007eac:	f000 fe45 	bl	8008b3a <finite>
 8007eb0:	b180      	cbz	r0, 8007ed4 <pow+0xac>
 8007eb2:	4632      	mov	r2, r6
 8007eb4:	463b      	mov	r3, r7
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	4639      	mov	r1, r7
 8007eba:	f7f8 fe57 	bl	8000b6c <__aeabi_dcmpun>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d0e2      	beq.n	8007e88 <pow+0x60>
 8007ec2:	f7ff fa3d 	bl	8007340 <__errno>
 8007ec6:	2321      	movs	r3, #33	; 0x21
 8007ec8:	6003      	str	r3, [r0, #0]
 8007eca:	ecbd 8b02 	vpop	{d8}
 8007ece:	ec47 6b10 	vmov	d0, r6, r7
 8007ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	4630      	mov	r0, r6
 8007eda:	4639      	mov	r1, r7
 8007edc:	f7f8 fe14 	bl	8000b08 <__aeabi_dcmpeq>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	d0f2      	beq.n	8007eca <pow+0xa2>
 8007ee4:	eeb0 0a48 	vmov.f32	s0, s16
 8007ee8:	eef0 0a68 	vmov.f32	s1, s17
 8007eec:	f000 fe25 	bl	8008b3a <finite>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d0ea      	beq.n	8007eca <pow+0xa2>
 8007ef4:	ec45 4b10 	vmov	d0, r4, r5
 8007ef8:	f000 fe1f 	bl	8008b3a <finite>
 8007efc:	e7c3      	b.n	8007e86 <pow+0x5e>
 8007efe:	4f01      	ldr	r7, [pc, #4]	; (8007f04 <pow+0xdc>)
 8007f00:	2600      	movs	r6, #0
 8007f02:	e7e2      	b.n	8007eca <pow+0xa2>
 8007f04:	3ff00000 	.word	0x3ff00000

08007f08 <__ieee754_pow>:
 8007f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0c:	ed2d 8b06 	vpush	{d8-d10}
 8007f10:	b089      	sub	sp, #36	; 0x24
 8007f12:	ed8d 1b00 	vstr	d1, [sp]
 8007f16:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007f1a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007f1e:	ea58 0102 	orrs.w	r1, r8, r2
 8007f22:	ec57 6b10 	vmov	r6, r7, d0
 8007f26:	d115      	bne.n	8007f54 <__ieee754_pow+0x4c>
 8007f28:	19b3      	adds	r3, r6, r6
 8007f2a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007f2e:	4152      	adcs	r2, r2
 8007f30:	4299      	cmp	r1, r3
 8007f32:	4b89      	ldr	r3, [pc, #548]	; (8008158 <__ieee754_pow+0x250>)
 8007f34:	4193      	sbcs	r3, r2
 8007f36:	f080 84d2 	bcs.w	80088de <__ieee754_pow+0x9d6>
 8007f3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f3e:	4630      	mov	r0, r6
 8007f40:	4639      	mov	r1, r7
 8007f42:	f7f8 f9c3 	bl	80002cc <__adddf3>
 8007f46:	ec41 0b10 	vmov	d0, r0, r1
 8007f4a:	b009      	add	sp, #36	; 0x24
 8007f4c:	ecbd 8b06 	vpop	{d8-d10}
 8007f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f54:	4b81      	ldr	r3, [pc, #516]	; (800815c <__ieee754_pow+0x254>)
 8007f56:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007f5a:	429c      	cmp	r4, r3
 8007f5c:	ee10 aa10 	vmov	sl, s0
 8007f60:	463d      	mov	r5, r7
 8007f62:	dc06      	bgt.n	8007f72 <__ieee754_pow+0x6a>
 8007f64:	d101      	bne.n	8007f6a <__ieee754_pow+0x62>
 8007f66:	2e00      	cmp	r6, #0
 8007f68:	d1e7      	bne.n	8007f3a <__ieee754_pow+0x32>
 8007f6a:	4598      	cmp	r8, r3
 8007f6c:	dc01      	bgt.n	8007f72 <__ieee754_pow+0x6a>
 8007f6e:	d10f      	bne.n	8007f90 <__ieee754_pow+0x88>
 8007f70:	b172      	cbz	r2, 8007f90 <__ieee754_pow+0x88>
 8007f72:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007f76:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007f7a:	ea55 050a 	orrs.w	r5, r5, sl
 8007f7e:	d1dc      	bne.n	8007f3a <__ieee754_pow+0x32>
 8007f80:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f84:	18db      	adds	r3, r3, r3
 8007f86:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007f8a:	4152      	adcs	r2, r2
 8007f8c:	429d      	cmp	r5, r3
 8007f8e:	e7d0      	b.n	8007f32 <__ieee754_pow+0x2a>
 8007f90:	2d00      	cmp	r5, #0
 8007f92:	da3b      	bge.n	800800c <__ieee754_pow+0x104>
 8007f94:	4b72      	ldr	r3, [pc, #456]	; (8008160 <__ieee754_pow+0x258>)
 8007f96:	4598      	cmp	r8, r3
 8007f98:	dc51      	bgt.n	800803e <__ieee754_pow+0x136>
 8007f9a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007f9e:	4598      	cmp	r8, r3
 8007fa0:	f340 84ac 	ble.w	80088fc <__ieee754_pow+0x9f4>
 8007fa4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007fa8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007fac:	2b14      	cmp	r3, #20
 8007fae:	dd0f      	ble.n	8007fd0 <__ieee754_pow+0xc8>
 8007fb0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007fb4:	fa22 f103 	lsr.w	r1, r2, r3
 8007fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	f040 849d 	bne.w	80088fc <__ieee754_pow+0x9f4>
 8007fc2:	f001 0101 	and.w	r1, r1, #1
 8007fc6:	f1c1 0302 	rsb	r3, r1, #2
 8007fca:	9304      	str	r3, [sp, #16]
 8007fcc:	b182      	cbz	r2, 8007ff0 <__ieee754_pow+0xe8>
 8007fce:	e05f      	b.n	8008090 <__ieee754_pow+0x188>
 8007fd0:	2a00      	cmp	r2, #0
 8007fd2:	d15b      	bne.n	800808c <__ieee754_pow+0x184>
 8007fd4:	f1c3 0314 	rsb	r3, r3, #20
 8007fd8:	fa48 f103 	asr.w	r1, r8, r3
 8007fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe0:	4543      	cmp	r3, r8
 8007fe2:	f040 8488 	bne.w	80088f6 <__ieee754_pow+0x9ee>
 8007fe6:	f001 0101 	and.w	r1, r1, #1
 8007fea:	f1c1 0302 	rsb	r3, r1, #2
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	4b5c      	ldr	r3, [pc, #368]	; (8008164 <__ieee754_pow+0x25c>)
 8007ff2:	4598      	cmp	r8, r3
 8007ff4:	d132      	bne.n	800805c <__ieee754_pow+0x154>
 8007ff6:	f1b9 0f00 	cmp.w	r9, #0
 8007ffa:	f280 8478 	bge.w	80088ee <__ieee754_pow+0x9e6>
 8007ffe:	4959      	ldr	r1, [pc, #356]	; (8008164 <__ieee754_pow+0x25c>)
 8008000:	4632      	mov	r2, r6
 8008002:	463b      	mov	r3, r7
 8008004:	2000      	movs	r0, #0
 8008006:	f7f8 fc41 	bl	800088c <__aeabi_ddiv>
 800800a:	e79c      	b.n	8007f46 <__ieee754_pow+0x3e>
 800800c:	2300      	movs	r3, #0
 800800e:	9304      	str	r3, [sp, #16]
 8008010:	2a00      	cmp	r2, #0
 8008012:	d13d      	bne.n	8008090 <__ieee754_pow+0x188>
 8008014:	4b51      	ldr	r3, [pc, #324]	; (800815c <__ieee754_pow+0x254>)
 8008016:	4598      	cmp	r8, r3
 8008018:	d1ea      	bne.n	8007ff0 <__ieee754_pow+0xe8>
 800801a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800801e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008022:	ea53 030a 	orrs.w	r3, r3, sl
 8008026:	f000 845a 	beq.w	80088de <__ieee754_pow+0x9d6>
 800802a:	4b4f      	ldr	r3, [pc, #316]	; (8008168 <__ieee754_pow+0x260>)
 800802c:	429c      	cmp	r4, r3
 800802e:	dd08      	ble.n	8008042 <__ieee754_pow+0x13a>
 8008030:	f1b9 0f00 	cmp.w	r9, #0
 8008034:	f2c0 8457 	blt.w	80088e6 <__ieee754_pow+0x9de>
 8008038:	e9dd 0100 	ldrd	r0, r1, [sp]
 800803c:	e783      	b.n	8007f46 <__ieee754_pow+0x3e>
 800803e:	2302      	movs	r3, #2
 8008040:	e7e5      	b.n	800800e <__ieee754_pow+0x106>
 8008042:	f1b9 0f00 	cmp.w	r9, #0
 8008046:	f04f 0000 	mov.w	r0, #0
 800804a:	f04f 0100 	mov.w	r1, #0
 800804e:	f6bf af7a 	bge.w	8007f46 <__ieee754_pow+0x3e>
 8008052:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008056:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800805a:	e774      	b.n	8007f46 <__ieee754_pow+0x3e>
 800805c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008060:	d106      	bne.n	8008070 <__ieee754_pow+0x168>
 8008062:	4632      	mov	r2, r6
 8008064:	463b      	mov	r3, r7
 8008066:	4630      	mov	r0, r6
 8008068:	4639      	mov	r1, r7
 800806a:	f7f8 fae5 	bl	8000638 <__aeabi_dmul>
 800806e:	e76a      	b.n	8007f46 <__ieee754_pow+0x3e>
 8008070:	4b3e      	ldr	r3, [pc, #248]	; (800816c <__ieee754_pow+0x264>)
 8008072:	4599      	cmp	r9, r3
 8008074:	d10c      	bne.n	8008090 <__ieee754_pow+0x188>
 8008076:	2d00      	cmp	r5, #0
 8008078:	db0a      	blt.n	8008090 <__ieee754_pow+0x188>
 800807a:	ec47 6b10 	vmov	d0, r6, r7
 800807e:	b009      	add	sp, #36	; 0x24
 8008080:	ecbd 8b06 	vpop	{d8-d10}
 8008084:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008088:	f000 bc6c 	b.w	8008964 <__ieee754_sqrt>
 800808c:	2300      	movs	r3, #0
 800808e:	9304      	str	r3, [sp, #16]
 8008090:	ec47 6b10 	vmov	d0, r6, r7
 8008094:	f000 fd48 	bl	8008b28 <fabs>
 8008098:	ec51 0b10 	vmov	r0, r1, d0
 800809c:	f1ba 0f00 	cmp.w	sl, #0
 80080a0:	d129      	bne.n	80080f6 <__ieee754_pow+0x1ee>
 80080a2:	b124      	cbz	r4, 80080ae <__ieee754_pow+0x1a6>
 80080a4:	4b2f      	ldr	r3, [pc, #188]	; (8008164 <__ieee754_pow+0x25c>)
 80080a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d123      	bne.n	80080f6 <__ieee754_pow+0x1ee>
 80080ae:	f1b9 0f00 	cmp.w	r9, #0
 80080b2:	da05      	bge.n	80080c0 <__ieee754_pow+0x1b8>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	2000      	movs	r0, #0
 80080ba:	492a      	ldr	r1, [pc, #168]	; (8008164 <__ieee754_pow+0x25c>)
 80080bc:	f7f8 fbe6 	bl	800088c <__aeabi_ddiv>
 80080c0:	2d00      	cmp	r5, #0
 80080c2:	f6bf af40 	bge.w	8007f46 <__ieee754_pow+0x3e>
 80080c6:	9b04      	ldr	r3, [sp, #16]
 80080c8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80080cc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80080d0:	4323      	orrs	r3, r4
 80080d2:	d108      	bne.n	80080e6 <__ieee754_pow+0x1de>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4610      	mov	r0, r2
 80080da:	4619      	mov	r1, r3
 80080dc:	f7f8 f8f4 	bl	80002c8 <__aeabi_dsub>
 80080e0:	4602      	mov	r2, r0
 80080e2:	460b      	mov	r3, r1
 80080e4:	e78f      	b.n	8008006 <__ieee754_pow+0xfe>
 80080e6:	9b04      	ldr	r3, [sp, #16]
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	f47f af2c 	bne.w	8007f46 <__ieee754_pow+0x3e>
 80080ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080f2:	4619      	mov	r1, r3
 80080f4:	e727      	b.n	8007f46 <__ieee754_pow+0x3e>
 80080f6:	0feb      	lsrs	r3, r5, #31
 80080f8:	3b01      	subs	r3, #1
 80080fa:	9306      	str	r3, [sp, #24]
 80080fc:	9a06      	ldr	r2, [sp, #24]
 80080fe:	9b04      	ldr	r3, [sp, #16]
 8008100:	4313      	orrs	r3, r2
 8008102:	d102      	bne.n	800810a <__ieee754_pow+0x202>
 8008104:	4632      	mov	r2, r6
 8008106:	463b      	mov	r3, r7
 8008108:	e7e6      	b.n	80080d8 <__ieee754_pow+0x1d0>
 800810a:	4b19      	ldr	r3, [pc, #100]	; (8008170 <__ieee754_pow+0x268>)
 800810c:	4598      	cmp	r8, r3
 800810e:	f340 80fb 	ble.w	8008308 <__ieee754_pow+0x400>
 8008112:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008116:	4598      	cmp	r8, r3
 8008118:	4b13      	ldr	r3, [pc, #76]	; (8008168 <__ieee754_pow+0x260>)
 800811a:	dd0c      	ble.n	8008136 <__ieee754_pow+0x22e>
 800811c:	429c      	cmp	r4, r3
 800811e:	dc0f      	bgt.n	8008140 <__ieee754_pow+0x238>
 8008120:	f1b9 0f00 	cmp.w	r9, #0
 8008124:	da0f      	bge.n	8008146 <__ieee754_pow+0x23e>
 8008126:	2000      	movs	r0, #0
 8008128:	b009      	add	sp, #36	; 0x24
 800812a:	ecbd 8b06 	vpop	{d8-d10}
 800812e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008132:	f000 bcf0 	b.w	8008b16 <__math_oflow>
 8008136:	429c      	cmp	r4, r3
 8008138:	dbf2      	blt.n	8008120 <__ieee754_pow+0x218>
 800813a:	4b0a      	ldr	r3, [pc, #40]	; (8008164 <__ieee754_pow+0x25c>)
 800813c:	429c      	cmp	r4, r3
 800813e:	dd19      	ble.n	8008174 <__ieee754_pow+0x26c>
 8008140:	f1b9 0f00 	cmp.w	r9, #0
 8008144:	dcef      	bgt.n	8008126 <__ieee754_pow+0x21e>
 8008146:	2000      	movs	r0, #0
 8008148:	b009      	add	sp, #36	; 0x24
 800814a:	ecbd 8b06 	vpop	{d8-d10}
 800814e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008152:	f000 bcd7 	b.w	8008b04 <__math_uflow>
 8008156:	bf00      	nop
 8008158:	fff00000 	.word	0xfff00000
 800815c:	7ff00000 	.word	0x7ff00000
 8008160:	433fffff 	.word	0x433fffff
 8008164:	3ff00000 	.word	0x3ff00000
 8008168:	3fefffff 	.word	0x3fefffff
 800816c:	3fe00000 	.word	0x3fe00000
 8008170:	41e00000 	.word	0x41e00000
 8008174:	4b60      	ldr	r3, [pc, #384]	; (80082f8 <__ieee754_pow+0x3f0>)
 8008176:	2200      	movs	r2, #0
 8008178:	f7f8 f8a6 	bl	80002c8 <__aeabi_dsub>
 800817c:	a354      	add	r3, pc, #336	; (adr r3, 80082d0 <__ieee754_pow+0x3c8>)
 800817e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008182:	4604      	mov	r4, r0
 8008184:	460d      	mov	r5, r1
 8008186:	f7f8 fa57 	bl	8000638 <__aeabi_dmul>
 800818a:	a353      	add	r3, pc, #332	; (adr r3, 80082d8 <__ieee754_pow+0x3d0>)
 800818c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008190:	4606      	mov	r6, r0
 8008192:	460f      	mov	r7, r1
 8008194:	4620      	mov	r0, r4
 8008196:	4629      	mov	r1, r5
 8008198:	f7f8 fa4e 	bl	8000638 <__aeabi_dmul>
 800819c:	4b57      	ldr	r3, [pc, #348]	; (80082fc <__ieee754_pow+0x3f4>)
 800819e:	4682      	mov	sl, r0
 80081a0:	468b      	mov	fp, r1
 80081a2:	2200      	movs	r2, #0
 80081a4:	4620      	mov	r0, r4
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7f8 fa46 	bl	8000638 <__aeabi_dmul>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	a14b      	add	r1, pc, #300	; (adr r1, 80082e0 <__ieee754_pow+0x3d8>)
 80081b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081b6:	f7f8 f887 	bl	80002c8 <__aeabi_dsub>
 80081ba:	4622      	mov	r2, r4
 80081bc:	462b      	mov	r3, r5
 80081be:	f7f8 fa3b 	bl	8000638 <__aeabi_dmul>
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	2000      	movs	r0, #0
 80081c8:	494d      	ldr	r1, [pc, #308]	; (8008300 <__ieee754_pow+0x3f8>)
 80081ca:	f7f8 f87d 	bl	80002c8 <__aeabi_dsub>
 80081ce:	4622      	mov	r2, r4
 80081d0:	4680      	mov	r8, r0
 80081d2:	4689      	mov	r9, r1
 80081d4:	462b      	mov	r3, r5
 80081d6:	4620      	mov	r0, r4
 80081d8:	4629      	mov	r1, r5
 80081da:	f7f8 fa2d 	bl	8000638 <__aeabi_dmul>
 80081de:	4602      	mov	r2, r0
 80081e0:	460b      	mov	r3, r1
 80081e2:	4640      	mov	r0, r8
 80081e4:	4649      	mov	r1, r9
 80081e6:	f7f8 fa27 	bl	8000638 <__aeabi_dmul>
 80081ea:	a33f      	add	r3, pc, #252	; (adr r3, 80082e8 <__ieee754_pow+0x3e0>)
 80081ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f0:	f7f8 fa22 	bl	8000638 <__aeabi_dmul>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4650      	mov	r0, sl
 80081fa:	4659      	mov	r1, fp
 80081fc:	f7f8 f864 	bl	80002c8 <__aeabi_dsub>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	4680      	mov	r8, r0
 8008206:	4689      	mov	r9, r1
 8008208:	4630      	mov	r0, r6
 800820a:	4639      	mov	r1, r7
 800820c:	f7f8 f85e 	bl	80002cc <__adddf3>
 8008210:	2000      	movs	r0, #0
 8008212:	4632      	mov	r2, r6
 8008214:	463b      	mov	r3, r7
 8008216:	4604      	mov	r4, r0
 8008218:	460d      	mov	r5, r1
 800821a:	f7f8 f855 	bl	80002c8 <__aeabi_dsub>
 800821e:	4602      	mov	r2, r0
 8008220:	460b      	mov	r3, r1
 8008222:	4640      	mov	r0, r8
 8008224:	4649      	mov	r1, r9
 8008226:	f7f8 f84f 	bl	80002c8 <__aeabi_dsub>
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	9a06      	ldr	r2, [sp, #24]
 800822e:	3b01      	subs	r3, #1
 8008230:	4313      	orrs	r3, r2
 8008232:	4682      	mov	sl, r0
 8008234:	468b      	mov	fp, r1
 8008236:	f040 81e7 	bne.w	8008608 <__ieee754_pow+0x700>
 800823a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80082f0 <__ieee754_pow+0x3e8>
 800823e:	eeb0 8a47 	vmov.f32	s16, s14
 8008242:	eef0 8a67 	vmov.f32	s17, s15
 8008246:	e9dd 6700 	ldrd	r6, r7, [sp]
 800824a:	2600      	movs	r6, #0
 800824c:	4632      	mov	r2, r6
 800824e:	463b      	mov	r3, r7
 8008250:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008254:	f7f8 f838 	bl	80002c8 <__aeabi_dsub>
 8008258:	4622      	mov	r2, r4
 800825a:	462b      	mov	r3, r5
 800825c:	f7f8 f9ec 	bl	8000638 <__aeabi_dmul>
 8008260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008264:	4680      	mov	r8, r0
 8008266:	4689      	mov	r9, r1
 8008268:	4650      	mov	r0, sl
 800826a:	4659      	mov	r1, fp
 800826c:	f7f8 f9e4 	bl	8000638 <__aeabi_dmul>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4640      	mov	r0, r8
 8008276:	4649      	mov	r1, r9
 8008278:	f7f8 f828 	bl	80002cc <__adddf3>
 800827c:	4632      	mov	r2, r6
 800827e:	463b      	mov	r3, r7
 8008280:	4680      	mov	r8, r0
 8008282:	4689      	mov	r9, r1
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 f9d6 	bl	8000638 <__aeabi_dmul>
 800828c:	460b      	mov	r3, r1
 800828e:	4604      	mov	r4, r0
 8008290:	460d      	mov	r5, r1
 8008292:	4602      	mov	r2, r0
 8008294:	4649      	mov	r1, r9
 8008296:	4640      	mov	r0, r8
 8008298:	f7f8 f818 	bl	80002cc <__adddf3>
 800829c:	4b19      	ldr	r3, [pc, #100]	; (8008304 <__ieee754_pow+0x3fc>)
 800829e:	4299      	cmp	r1, r3
 80082a0:	ec45 4b19 	vmov	d9, r4, r5
 80082a4:	4606      	mov	r6, r0
 80082a6:	460f      	mov	r7, r1
 80082a8:	468b      	mov	fp, r1
 80082aa:	f340 82f1 	ble.w	8008890 <__ieee754_pow+0x988>
 80082ae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80082b2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80082b6:	4303      	orrs	r3, r0
 80082b8:	f000 81e4 	beq.w	8008684 <__ieee754_pow+0x77c>
 80082bc:	ec51 0b18 	vmov	r0, r1, d8
 80082c0:	2200      	movs	r2, #0
 80082c2:	2300      	movs	r3, #0
 80082c4:	f7f8 fc2a 	bl	8000b1c <__aeabi_dcmplt>
 80082c8:	3800      	subs	r0, #0
 80082ca:	bf18      	it	ne
 80082cc:	2001      	movne	r0, #1
 80082ce:	e72b      	b.n	8008128 <__ieee754_pow+0x220>
 80082d0:	60000000 	.word	0x60000000
 80082d4:	3ff71547 	.word	0x3ff71547
 80082d8:	f85ddf44 	.word	0xf85ddf44
 80082dc:	3e54ae0b 	.word	0x3e54ae0b
 80082e0:	55555555 	.word	0x55555555
 80082e4:	3fd55555 	.word	0x3fd55555
 80082e8:	652b82fe 	.word	0x652b82fe
 80082ec:	3ff71547 	.word	0x3ff71547
 80082f0:	00000000 	.word	0x00000000
 80082f4:	bff00000 	.word	0xbff00000
 80082f8:	3ff00000 	.word	0x3ff00000
 80082fc:	3fd00000 	.word	0x3fd00000
 8008300:	3fe00000 	.word	0x3fe00000
 8008304:	408fffff 	.word	0x408fffff
 8008308:	4bd5      	ldr	r3, [pc, #852]	; (8008660 <__ieee754_pow+0x758>)
 800830a:	402b      	ands	r3, r5
 800830c:	2200      	movs	r2, #0
 800830e:	b92b      	cbnz	r3, 800831c <__ieee754_pow+0x414>
 8008310:	4bd4      	ldr	r3, [pc, #848]	; (8008664 <__ieee754_pow+0x75c>)
 8008312:	f7f8 f991 	bl	8000638 <__aeabi_dmul>
 8008316:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800831a:	460c      	mov	r4, r1
 800831c:	1523      	asrs	r3, r4, #20
 800831e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008322:	4413      	add	r3, r2
 8008324:	9305      	str	r3, [sp, #20]
 8008326:	4bd0      	ldr	r3, [pc, #832]	; (8008668 <__ieee754_pow+0x760>)
 8008328:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800832c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008330:	429c      	cmp	r4, r3
 8008332:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008336:	dd08      	ble.n	800834a <__ieee754_pow+0x442>
 8008338:	4bcc      	ldr	r3, [pc, #816]	; (800866c <__ieee754_pow+0x764>)
 800833a:	429c      	cmp	r4, r3
 800833c:	f340 8162 	ble.w	8008604 <__ieee754_pow+0x6fc>
 8008340:	9b05      	ldr	r3, [sp, #20]
 8008342:	3301      	adds	r3, #1
 8008344:	9305      	str	r3, [sp, #20]
 8008346:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800834a:	2400      	movs	r4, #0
 800834c:	00e3      	lsls	r3, r4, #3
 800834e:	9307      	str	r3, [sp, #28]
 8008350:	4bc7      	ldr	r3, [pc, #796]	; (8008670 <__ieee754_pow+0x768>)
 8008352:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008356:	ed93 7b00 	vldr	d7, [r3]
 800835a:	4629      	mov	r1, r5
 800835c:	ec53 2b17 	vmov	r2, r3, d7
 8008360:	eeb0 9a47 	vmov.f32	s18, s14
 8008364:	eef0 9a67 	vmov.f32	s19, s15
 8008368:	4682      	mov	sl, r0
 800836a:	f7f7 ffad 	bl	80002c8 <__aeabi_dsub>
 800836e:	4652      	mov	r2, sl
 8008370:	4606      	mov	r6, r0
 8008372:	460f      	mov	r7, r1
 8008374:	462b      	mov	r3, r5
 8008376:	ec51 0b19 	vmov	r0, r1, d9
 800837a:	f7f7 ffa7 	bl	80002cc <__adddf3>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	2000      	movs	r0, #0
 8008384:	49bb      	ldr	r1, [pc, #748]	; (8008674 <__ieee754_pow+0x76c>)
 8008386:	f7f8 fa81 	bl	800088c <__aeabi_ddiv>
 800838a:	ec41 0b1a 	vmov	d10, r0, r1
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	4630      	mov	r0, r6
 8008394:	4639      	mov	r1, r7
 8008396:	f7f8 f94f 	bl	8000638 <__aeabi_dmul>
 800839a:	2300      	movs	r3, #0
 800839c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083a0:	9302      	str	r3, [sp, #8]
 80083a2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80083a6:	46ab      	mov	fp, r5
 80083a8:	106d      	asrs	r5, r5, #1
 80083aa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80083ae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80083b2:	ec41 0b18 	vmov	d8, r0, r1
 80083b6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80083ba:	2200      	movs	r2, #0
 80083bc:	4640      	mov	r0, r8
 80083be:	4649      	mov	r1, r9
 80083c0:	4614      	mov	r4, r2
 80083c2:	461d      	mov	r5, r3
 80083c4:	f7f8 f938 	bl	8000638 <__aeabi_dmul>
 80083c8:	4602      	mov	r2, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	4630      	mov	r0, r6
 80083ce:	4639      	mov	r1, r7
 80083d0:	f7f7 ff7a 	bl	80002c8 <__aeabi_dsub>
 80083d4:	ec53 2b19 	vmov	r2, r3, d9
 80083d8:	4606      	mov	r6, r0
 80083da:	460f      	mov	r7, r1
 80083dc:	4620      	mov	r0, r4
 80083de:	4629      	mov	r1, r5
 80083e0:	f7f7 ff72 	bl	80002c8 <__aeabi_dsub>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4650      	mov	r0, sl
 80083ea:	4659      	mov	r1, fp
 80083ec:	f7f7 ff6c 	bl	80002c8 <__aeabi_dsub>
 80083f0:	4642      	mov	r2, r8
 80083f2:	464b      	mov	r3, r9
 80083f4:	f7f8 f920 	bl	8000638 <__aeabi_dmul>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4630      	mov	r0, r6
 80083fe:	4639      	mov	r1, r7
 8008400:	f7f7 ff62 	bl	80002c8 <__aeabi_dsub>
 8008404:	ec53 2b1a 	vmov	r2, r3, d10
 8008408:	f7f8 f916 	bl	8000638 <__aeabi_dmul>
 800840c:	ec53 2b18 	vmov	r2, r3, d8
 8008410:	ec41 0b19 	vmov	d9, r0, r1
 8008414:	ec51 0b18 	vmov	r0, r1, d8
 8008418:	f7f8 f90e 	bl	8000638 <__aeabi_dmul>
 800841c:	a37c      	add	r3, pc, #496	; (adr r3, 8008610 <__ieee754_pow+0x708>)
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	4604      	mov	r4, r0
 8008424:	460d      	mov	r5, r1
 8008426:	f7f8 f907 	bl	8000638 <__aeabi_dmul>
 800842a:	a37b      	add	r3, pc, #492	; (adr r3, 8008618 <__ieee754_pow+0x710>)
 800842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008430:	f7f7 ff4c 	bl	80002cc <__adddf3>
 8008434:	4622      	mov	r2, r4
 8008436:	462b      	mov	r3, r5
 8008438:	f7f8 f8fe 	bl	8000638 <__aeabi_dmul>
 800843c:	a378      	add	r3, pc, #480	; (adr r3, 8008620 <__ieee754_pow+0x718>)
 800843e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008442:	f7f7 ff43 	bl	80002cc <__adddf3>
 8008446:	4622      	mov	r2, r4
 8008448:	462b      	mov	r3, r5
 800844a:	f7f8 f8f5 	bl	8000638 <__aeabi_dmul>
 800844e:	a376      	add	r3, pc, #472	; (adr r3, 8008628 <__ieee754_pow+0x720>)
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	f7f7 ff3a 	bl	80002cc <__adddf3>
 8008458:	4622      	mov	r2, r4
 800845a:	462b      	mov	r3, r5
 800845c:	f7f8 f8ec 	bl	8000638 <__aeabi_dmul>
 8008460:	a373      	add	r3, pc, #460	; (adr r3, 8008630 <__ieee754_pow+0x728>)
 8008462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008466:	f7f7 ff31 	bl	80002cc <__adddf3>
 800846a:	4622      	mov	r2, r4
 800846c:	462b      	mov	r3, r5
 800846e:	f7f8 f8e3 	bl	8000638 <__aeabi_dmul>
 8008472:	a371      	add	r3, pc, #452	; (adr r3, 8008638 <__ieee754_pow+0x730>)
 8008474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008478:	f7f7 ff28 	bl	80002cc <__adddf3>
 800847c:	4622      	mov	r2, r4
 800847e:	4606      	mov	r6, r0
 8008480:	460f      	mov	r7, r1
 8008482:	462b      	mov	r3, r5
 8008484:	4620      	mov	r0, r4
 8008486:	4629      	mov	r1, r5
 8008488:	f7f8 f8d6 	bl	8000638 <__aeabi_dmul>
 800848c:	4602      	mov	r2, r0
 800848e:	460b      	mov	r3, r1
 8008490:	4630      	mov	r0, r6
 8008492:	4639      	mov	r1, r7
 8008494:	f7f8 f8d0 	bl	8000638 <__aeabi_dmul>
 8008498:	4642      	mov	r2, r8
 800849a:	4604      	mov	r4, r0
 800849c:	460d      	mov	r5, r1
 800849e:	464b      	mov	r3, r9
 80084a0:	ec51 0b18 	vmov	r0, r1, d8
 80084a4:	f7f7 ff12 	bl	80002cc <__adddf3>
 80084a8:	ec53 2b19 	vmov	r2, r3, d9
 80084ac:	f7f8 f8c4 	bl	8000638 <__aeabi_dmul>
 80084b0:	4622      	mov	r2, r4
 80084b2:	462b      	mov	r3, r5
 80084b4:	f7f7 ff0a 	bl	80002cc <__adddf3>
 80084b8:	4642      	mov	r2, r8
 80084ba:	4682      	mov	sl, r0
 80084bc:	468b      	mov	fp, r1
 80084be:	464b      	mov	r3, r9
 80084c0:	4640      	mov	r0, r8
 80084c2:	4649      	mov	r1, r9
 80084c4:	f7f8 f8b8 	bl	8000638 <__aeabi_dmul>
 80084c8:	4b6b      	ldr	r3, [pc, #428]	; (8008678 <__ieee754_pow+0x770>)
 80084ca:	2200      	movs	r2, #0
 80084cc:	4606      	mov	r6, r0
 80084ce:	460f      	mov	r7, r1
 80084d0:	f7f7 fefc 	bl	80002cc <__adddf3>
 80084d4:	4652      	mov	r2, sl
 80084d6:	465b      	mov	r3, fp
 80084d8:	f7f7 fef8 	bl	80002cc <__adddf3>
 80084dc:	2000      	movs	r0, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	460d      	mov	r5, r1
 80084e2:	4602      	mov	r2, r0
 80084e4:	460b      	mov	r3, r1
 80084e6:	4640      	mov	r0, r8
 80084e8:	4649      	mov	r1, r9
 80084ea:	f7f8 f8a5 	bl	8000638 <__aeabi_dmul>
 80084ee:	4b62      	ldr	r3, [pc, #392]	; (8008678 <__ieee754_pow+0x770>)
 80084f0:	4680      	mov	r8, r0
 80084f2:	4689      	mov	r9, r1
 80084f4:	2200      	movs	r2, #0
 80084f6:	4620      	mov	r0, r4
 80084f8:	4629      	mov	r1, r5
 80084fa:	f7f7 fee5 	bl	80002c8 <__aeabi_dsub>
 80084fe:	4632      	mov	r2, r6
 8008500:	463b      	mov	r3, r7
 8008502:	f7f7 fee1 	bl	80002c8 <__aeabi_dsub>
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4650      	mov	r0, sl
 800850c:	4659      	mov	r1, fp
 800850e:	f7f7 fedb 	bl	80002c8 <__aeabi_dsub>
 8008512:	ec53 2b18 	vmov	r2, r3, d8
 8008516:	f7f8 f88f 	bl	8000638 <__aeabi_dmul>
 800851a:	4622      	mov	r2, r4
 800851c:	4606      	mov	r6, r0
 800851e:	460f      	mov	r7, r1
 8008520:	462b      	mov	r3, r5
 8008522:	ec51 0b19 	vmov	r0, r1, d9
 8008526:	f7f8 f887 	bl	8000638 <__aeabi_dmul>
 800852a:	4602      	mov	r2, r0
 800852c:	460b      	mov	r3, r1
 800852e:	4630      	mov	r0, r6
 8008530:	4639      	mov	r1, r7
 8008532:	f7f7 fecb 	bl	80002cc <__adddf3>
 8008536:	4606      	mov	r6, r0
 8008538:	460f      	mov	r7, r1
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4640      	mov	r0, r8
 8008540:	4649      	mov	r1, r9
 8008542:	f7f7 fec3 	bl	80002cc <__adddf3>
 8008546:	a33e      	add	r3, pc, #248	; (adr r3, 8008640 <__ieee754_pow+0x738>)
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	2000      	movs	r0, #0
 800854e:	4604      	mov	r4, r0
 8008550:	460d      	mov	r5, r1
 8008552:	f7f8 f871 	bl	8000638 <__aeabi_dmul>
 8008556:	4642      	mov	r2, r8
 8008558:	ec41 0b18 	vmov	d8, r0, r1
 800855c:	464b      	mov	r3, r9
 800855e:	4620      	mov	r0, r4
 8008560:	4629      	mov	r1, r5
 8008562:	f7f7 feb1 	bl	80002c8 <__aeabi_dsub>
 8008566:	4602      	mov	r2, r0
 8008568:	460b      	mov	r3, r1
 800856a:	4630      	mov	r0, r6
 800856c:	4639      	mov	r1, r7
 800856e:	f7f7 feab 	bl	80002c8 <__aeabi_dsub>
 8008572:	a335      	add	r3, pc, #212	; (adr r3, 8008648 <__ieee754_pow+0x740>)
 8008574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008578:	f7f8 f85e 	bl	8000638 <__aeabi_dmul>
 800857c:	a334      	add	r3, pc, #208	; (adr r3, 8008650 <__ieee754_pow+0x748>)
 800857e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008582:	4606      	mov	r6, r0
 8008584:	460f      	mov	r7, r1
 8008586:	4620      	mov	r0, r4
 8008588:	4629      	mov	r1, r5
 800858a:	f7f8 f855 	bl	8000638 <__aeabi_dmul>
 800858e:	4602      	mov	r2, r0
 8008590:	460b      	mov	r3, r1
 8008592:	4630      	mov	r0, r6
 8008594:	4639      	mov	r1, r7
 8008596:	f7f7 fe99 	bl	80002cc <__adddf3>
 800859a:	9a07      	ldr	r2, [sp, #28]
 800859c:	4b37      	ldr	r3, [pc, #220]	; (800867c <__ieee754_pow+0x774>)
 800859e:	4413      	add	r3, r2
 80085a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a4:	f7f7 fe92 	bl	80002cc <__adddf3>
 80085a8:	4682      	mov	sl, r0
 80085aa:	9805      	ldr	r0, [sp, #20]
 80085ac:	468b      	mov	fp, r1
 80085ae:	f7f7 ffd9 	bl	8000564 <__aeabi_i2d>
 80085b2:	9a07      	ldr	r2, [sp, #28]
 80085b4:	4b32      	ldr	r3, [pc, #200]	; (8008680 <__ieee754_pow+0x778>)
 80085b6:	4413      	add	r3, r2
 80085b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085bc:	4606      	mov	r6, r0
 80085be:	460f      	mov	r7, r1
 80085c0:	4652      	mov	r2, sl
 80085c2:	465b      	mov	r3, fp
 80085c4:	ec51 0b18 	vmov	r0, r1, d8
 80085c8:	f7f7 fe80 	bl	80002cc <__adddf3>
 80085cc:	4642      	mov	r2, r8
 80085ce:	464b      	mov	r3, r9
 80085d0:	f7f7 fe7c 	bl	80002cc <__adddf3>
 80085d4:	4632      	mov	r2, r6
 80085d6:	463b      	mov	r3, r7
 80085d8:	f7f7 fe78 	bl	80002cc <__adddf3>
 80085dc:	2000      	movs	r0, #0
 80085de:	4632      	mov	r2, r6
 80085e0:	463b      	mov	r3, r7
 80085e2:	4604      	mov	r4, r0
 80085e4:	460d      	mov	r5, r1
 80085e6:	f7f7 fe6f 	bl	80002c8 <__aeabi_dsub>
 80085ea:	4642      	mov	r2, r8
 80085ec:	464b      	mov	r3, r9
 80085ee:	f7f7 fe6b 	bl	80002c8 <__aeabi_dsub>
 80085f2:	ec53 2b18 	vmov	r2, r3, d8
 80085f6:	f7f7 fe67 	bl	80002c8 <__aeabi_dsub>
 80085fa:	4602      	mov	r2, r0
 80085fc:	460b      	mov	r3, r1
 80085fe:	4650      	mov	r0, sl
 8008600:	4659      	mov	r1, fp
 8008602:	e610      	b.n	8008226 <__ieee754_pow+0x31e>
 8008604:	2401      	movs	r4, #1
 8008606:	e6a1      	b.n	800834c <__ieee754_pow+0x444>
 8008608:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008658 <__ieee754_pow+0x750>
 800860c:	e617      	b.n	800823e <__ieee754_pow+0x336>
 800860e:	bf00      	nop
 8008610:	4a454eef 	.word	0x4a454eef
 8008614:	3fca7e28 	.word	0x3fca7e28
 8008618:	93c9db65 	.word	0x93c9db65
 800861c:	3fcd864a 	.word	0x3fcd864a
 8008620:	a91d4101 	.word	0xa91d4101
 8008624:	3fd17460 	.word	0x3fd17460
 8008628:	518f264d 	.word	0x518f264d
 800862c:	3fd55555 	.word	0x3fd55555
 8008630:	db6fabff 	.word	0xdb6fabff
 8008634:	3fdb6db6 	.word	0x3fdb6db6
 8008638:	33333303 	.word	0x33333303
 800863c:	3fe33333 	.word	0x3fe33333
 8008640:	e0000000 	.word	0xe0000000
 8008644:	3feec709 	.word	0x3feec709
 8008648:	dc3a03fd 	.word	0xdc3a03fd
 800864c:	3feec709 	.word	0x3feec709
 8008650:	145b01f5 	.word	0x145b01f5
 8008654:	be3e2fe0 	.word	0xbe3e2fe0
 8008658:	00000000 	.word	0x00000000
 800865c:	3ff00000 	.word	0x3ff00000
 8008660:	7ff00000 	.word	0x7ff00000
 8008664:	43400000 	.word	0x43400000
 8008668:	0003988e 	.word	0x0003988e
 800866c:	000bb679 	.word	0x000bb679
 8008670:	08008ec0 	.word	0x08008ec0
 8008674:	3ff00000 	.word	0x3ff00000
 8008678:	40080000 	.word	0x40080000
 800867c:	08008ee0 	.word	0x08008ee0
 8008680:	08008ed0 	.word	0x08008ed0
 8008684:	a3b5      	add	r3, pc, #724	; (adr r3, 800895c <__ieee754_pow+0xa54>)
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	4640      	mov	r0, r8
 800868c:	4649      	mov	r1, r9
 800868e:	f7f7 fe1d 	bl	80002cc <__adddf3>
 8008692:	4622      	mov	r2, r4
 8008694:	ec41 0b1a 	vmov	d10, r0, r1
 8008698:	462b      	mov	r3, r5
 800869a:	4630      	mov	r0, r6
 800869c:	4639      	mov	r1, r7
 800869e:	f7f7 fe13 	bl	80002c8 <__aeabi_dsub>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	ec51 0b1a 	vmov	r0, r1, d10
 80086aa:	f7f8 fa55 	bl	8000b58 <__aeabi_dcmpgt>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	f47f ae04 	bne.w	80082bc <__ieee754_pow+0x3b4>
 80086b4:	4aa4      	ldr	r2, [pc, #656]	; (8008948 <__ieee754_pow+0xa40>)
 80086b6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086ba:	4293      	cmp	r3, r2
 80086bc:	f340 8108 	ble.w	80088d0 <__ieee754_pow+0x9c8>
 80086c0:	151b      	asrs	r3, r3, #20
 80086c2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80086c6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80086ca:	fa4a f303 	asr.w	r3, sl, r3
 80086ce:	445b      	add	r3, fp
 80086d0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80086d4:	4e9d      	ldr	r6, [pc, #628]	; (800894c <__ieee754_pow+0xa44>)
 80086d6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80086da:	4116      	asrs	r6, r2
 80086dc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80086e0:	2000      	movs	r0, #0
 80086e2:	ea23 0106 	bic.w	r1, r3, r6
 80086e6:	f1c2 0214 	rsb	r2, r2, #20
 80086ea:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80086ee:	fa4a fa02 	asr.w	sl, sl, r2
 80086f2:	f1bb 0f00 	cmp.w	fp, #0
 80086f6:	4602      	mov	r2, r0
 80086f8:	460b      	mov	r3, r1
 80086fa:	4620      	mov	r0, r4
 80086fc:	4629      	mov	r1, r5
 80086fe:	bfb8      	it	lt
 8008700:	f1ca 0a00 	rsblt	sl, sl, #0
 8008704:	f7f7 fde0 	bl	80002c8 <__aeabi_dsub>
 8008708:	ec41 0b19 	vmov	d9, r0, r1
 800870c:	4642      	mov	r2, r8
 800870e:	464b      	mov	r3, r9
 8008710:	ec51 0b19 	vmov	r0, r1, d9
 8008714:	f7f7 fdda 	bl	80002cc <__adddf3>
 8008718:	a37b      	add	r3, pc, #492	; (adr r3, 8008908 <__ieee754_pow+0xa00>)
 800871a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871e:	2000      	movs	r0, #0
 8008720:	4604      	mov	r4, r0
 8008722:	460d      	mov	r5, r1
 8008724:	f7f7 ff88 	bl	8000638 <__aeabi_dmul>
 8008728:	ec53 2b19 	vmov	r2, r3, d9
 800872c:	4606      	mov	r6, r0
 800872e:	460f      	mov	r7, r1
 8008730:	4620      	mov	r0, r4
 8008732:	4629      	mov	r1, r5
 8008734:	f7f7 fdc8 	bl	80002c8 <__aeabi_dsub>
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	4640      	mov	r0, r8
 800873e:	4649      	mov	r1, r9
 8008740:	f7f7 fdc2 	bl	80002c8 <__aeabi_dsub>
 8008744:	a372      	add	r3, pc, #456	; (adr r3, 8008910 <__ieee754_pow+0xa08>)
 8008746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874a:	f7f7 ff75 	bl	8000638 <__aeabi_dmul>
 800874e:	a372      	add	r3, pc, #456	; (adr r3, 8008918 <__ieee754_pow+0xa10>)
 8008750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008754:	4680      	mov	r8, r0
 8008756:	4689      	mov	r9, r1
 8008758:	4620      	mov	r0, r4
 800875a:	4629      	mov	r1, r5
 800875c:	f7f7 ff6c 	bl	8000638 <__aeabi_dmul>
 8008760:	4602      	mov	r2, r0
 8008762:	460b      	mov	r3, r1
 8008764:	4640      	mov	r0, r8
 8008766:	4649      	mov	r1, r9
 8008768:	f7f7 fdb0 	bl	80002cc <__adddf3>
 800876c:	4604      	mov	r4, r0
 800876e:	460d      	mov	r5, r1
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4630      	mov	r0, r6
 8008776:	4639      	mov	r1, r7
 8008778:	f7f7 fda8 	bl	80002cc <__adddf3>
 800877c:	4632      	mov	r2, r6
 800877e:	463b      	mov	r3, r7
 8008780:	4680      	mov	r8, r0
 8008782:	4689      	mov	r9, r1
 8008784:	f7f7 fda0 	bl	80002c8 <__aeabi_dsub>
 8008788:	4602      	mov	r2, r0
 800878a:	460b      	mov	r3, r1
 800878c:	4620      	mov	r0, r4
 800878e:	4629      	mov	r1, r5
 8008790:	f7f7 fd9a 	bl	80002c8 <__aeabi_dsub>
 8008794:	4642      	mov	r2, r8
 8008796:	4606      	mov	r6, r0
 8008798:	460f      	mov	r7, r1
 800879a:	464b      	mov	r3, r9
 800879c:	4640      	mov	r0, r8
 800879e:	4649      	mov	r1, r9
 80087a0:	f7f7 ff4a 	bl	8000638 <__aeabi_dmul>
 80087a4:	a35e      	add	r3, pc, #376	; (adr r3, 8008920 <__ieee754_pow+0xa18>)
 80087a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087aa:	4604      	mov	r4, r0
 80087ac:	460d      	mov	r5, r1
 80087ae:	f7f7 ff43 	bl	8000638 <__aeabi_dmul>
 80087b2:	a35d      	add	r3, pc, #372	; (adr r3, 8008928 <__ieee754_pow+0xa20>)
 80087b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b8:	f7f7 fd86 	bl	80002c8 <__aeabi_dsub>
 80087bc:	4622      	mov	r2, r4
 80087be:	462b      	mov	r3, r5
 80087c0:	f7f7 ff3a 	bl	8000638 <__aeabi_dmul>
 80087c4:	a35a      	add	r3, pc, #360	; (adr r3, 8008930 <__ieee754_pow+0xa28>)
 80087c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ca:	f7f7 fd7f 	bl	80002cc <__adddf3>
 80087ce:	4622      	mov	r2, r4
 80087d0:	462b      	mov	r3, r5
 80087d2:	f7f7 ff31 	bl	8000638 <__aeabi_dmul>
 80087d6:	a358      	add	r3, pc, #352	; (adr r3, 8008938 <__ieee754_pow+0xa30>)
 80087d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087dc:	f7f7 fd74 	bl	80002c8 <__aeabi_dsub>
 80087e0:	4622      	mov	r2, r4
 80087e2:	462b      	mov	r3, r5
 80087e4:	f7f7 ff28 	bl	8000638 <__aeabi_dmul>
 80087e8:	a355      	add	r3, pc, #340	; (adr r3, 8008940 <__ieee754_pow+0xa38>)
 80087ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ee:	f7f7 fd6d 	bl	80002cc <__adddf3>
 80087f2:	4622      	mov	r2, r4
 80087f4:	462b      	mov	r3, r5
 80087f6:	f7f7 ff1f 	bl	8000638 <__aeabi_dmul>
 80087fa:	4602      	mov	r2, r0
 80087fc:	460b      	mov	r3, r1
 80087fe:	4640      	mov	r0, r8
 8008800:	4649      	mov	r1, r9
 8008802:	f7f7 fd61 	bl	80002c8 <__aeabi_dsub>
 8008806:	4604      	mov	r4, r0
 8008808:	460d      	mov	r5, r1
 800880a:	4602      	mov	r2, r0
 800880c:	460b      	mov	r3, r1
 800880e:	4640      	mov	r0, r8
 8008810:	4649      	mov	r1, r9
 8008812:	f7f7 ff11 	bl	8000638 <__aeabi_dmul>
 8008816:	2200      	movs	r2, #0
 8008818:	ec41 0b19 	vmov	d9, r0, r1
 800881c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008820:	4620      	mov	r0, r4
 8008822:	4629      	mov	r1, r5
 8008824:	f7f7 fd50 	bl	80002c8 <__aeabi_dsub>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	ec51 0b19 	vmov	r0, r1, d9
 8008830:	f7f8 f82c 	bl	800088c <__aeabi_ddiv>
 8008834:	4632      	mov	r2, r6
 8008836:	4604      	mov	r4, r0
 8008838:	460d      	mov	r5, r1
 800883a:	463b      	mov	r3, r7
 800883c:	4640      	mov	r0, r8
 800883e:	4649      	mov	r1, r9
 8008840:	f7f7 fefa 	bl	8000638 <__aeabi_dmul>
 8008844:	4632      	mov	r2, r6
 8008846:	463b      	mov	r3, r7
 8008848:	f7f7 fd40 	bl	80002cc <__adddf3>
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	4620      	mov	r0, r4
 8008852:	4629      	mov	r1, r5
 8008854:	f7f7 fd38 	bl	80002c8 <__aeabi_dsub>
 8008858:	4642      	mov	r2, r8
 800885a:	464b      	mov	r3, r9
 800885c:	f7f7 fd34 	bl	80002c8 <__aeabi_dsub>
 8008860:	460b      	mov	r3, r1
 8008862:	4602      	mov	r2, r0
 8008864:	493a      	ldr	r1, [pc, #232]	; (8008950 <__ieee754_pow+0xa48>)
 8008866:	2000      	movs	r0, #0
 8008868:	f7f7 fd2e 	bl	80002c8 <__aeabi_dsub>
 800886c:	ec41 0b10 	vmov	d0, r0, r1
 8008870:	ee10 3a90 	vmov	r3, s1
 8008874:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008878:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800887c:	da2b      	bge.n	80088d6 <__ieee754_pow+0x9ce>
 800887e:	4650      	mov	r0, sl
 8008880:	f000 f966 	bl	8008b50 <scalbn>
 8008884:	ec51 0b10 	vmov	r0, r1, d0
 8008888:	ec53 2b18 	vmov	r2, r3, d8
 800888c:	f7ff bbed 	b.w	800806a <__ieee754_pow+0x162>
 8008890:	4b30      	ldr	r3, [pc, #192]	; (8008954 <__ieee754_pow+0xa4c>)
 8008892:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008896:	429e      	cmp	r6, r3
 8008898:	f77f af0c 	ble.w	80086b4 <__ieee754_pow+0x7ac>
 800889c:	4b2e      	ldr	r3, [pc, #184]	; (8008958 <__ieee754_pow+0xa50>)
 800889e:	440b      	add	r3, r1
 80088a0:	4303      	orrs	r3, r0
 80088a2:	d009      	beq.n	80088b8 <__ieee754_pow+0x9b0>
 80088a4:	ec51 0b18 	vmov	r0, r1, d8
 80088a8:	2200      	movs	r2, #0
 80088aa:	2300      	movs	r3, #0
 80088ac:	f7f8 f936 	bl	8000b1c <__aeabi_dcmplt>
 80088b0:	3800      	subs	r0, #0
 80088b2:	bf18      	it	ne
 80088b4:	2001      	movne	r0, #1
 80088b6:	e447      	b.n	8008148 <__ieee754_pow+0x240>
 80088b8:	4622      	mov	r2, r4
 80088ba:	462b      	mov	r3, r5
 80088bc:	f7f7 fd04 	bl	80002c8 <__aeabi_dsub>
 80088c0:	4642      	mov	r2, r8
 80088c2:	464b      	mov	r3, r9
 80088c4:	f7f8 f93e 	bl	8000b44 <__aeabi_dcmpge>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	f43f aef3 	beq.w	80086b4 <__ieee754_pow+0x7ac>
 80088ce:	e7e9      	b.n	80088a4 <__ieee754_pow+0x99c>
 80088d0:	f04f 0a00 	mov.w	sl, #0
 80088d4:	e71a      	b.n	800870c <__ieee754_pow+0x804>
 80088d6:	ec51 0b10 	vmov	r0, r1, d0
 80088da:	4619      	mov	r1, r3
 80088dc:	e7d4      	b.n	8008888 <__ieee754_pow+0x980>
 80088de:	491c      	ldr	r1, [pc, #112]	; (8008950 <__ieee754_pow+0xa48>)
 80088e0:	2000      	movs	r0, #0
 80088e2:	f7ff bb30 	b.w	8007f46 <__ieee754_pow+0x3e>
 80088e6:	2000      	movs	r0, #0
 80088e8:	2100      	movs	r1, #0
 80088ea:	f7ff bb2c 	b.w	8007f46 <__ieee754_pow+0x3e>
 80088ee:	4630      	mov	r0, r6
 80088f0:	4639      	mov	r1, r7
 80088f2:	f7ff bb28 	b.w	8007f46 <__ieee754_pow+0x3e>
 80088f6:	9204      	str	r2, [sp, #16]
 80088f8:	f7ff bb7a 	b.w	8007ff0 <__ieee754_pow+0xe8>
 80088fc:	2300      	movs	r3, #0
 80088fe:	f7ff bb64 	b.w	8007fca <__ieee754_pow+0xc2>
 8008902:	bf00      	nop
 8008904:	f3af 8000 	nop.w
 8008908:	00000000 	.word	0x00000000
 800890c:	3fe62e43 	.word	0x3fe62e43
 8008910:	fefa39ef 	.word	0xfefa39ef
 8008914:	3fe62e42 	.word	0x3fe62e42
 8008918:	0ca86c39 	.word	0x0ca86c39
 800891c:	be205c61 	.word	0xbe205c61
 8008920:	72bea4d0 	.word	0x72bea4d0
 8008924:	3e663769 	.word	0x3e663769
 8008928:	c5d26bf1 	.word	0xc5d26bf1
 800892c:	3ebbbd41 	.word	0x3ebbbd41
 8008930:	af25de2c 	.word	0xaf25de2c
 8008934:	3f11566a 	.word	0x3f11566a
 8008938:	16bebd93 	.word	0x16bebd93
 800893c:	3f66c16c 	.word	0x3f66c16c
 8008940:	5555553e 	.word	0x5555553e
 8008944:	3fc55555 	.word	0x3fc55555
 8008948:	3fe00000 	.word	0x3fe00000
 800894c:	000fffff 	.word	0x000fffff
 8008950:	3ff00000 	.word	0x3ff00000
 8008954:	4090cbff 	.word	0x4090cbff
 8008958:	3f6f3400 	.word	0x3f6f3400
 800895c:	652b82fe 	.word	0x652b82fe
 8008960:	3c971547 	.word	0x3c971547

08008964 <__ieee754_sqrt>:
 8008964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008968:	ec55 4b10 	vmov	r4, r5, d0
 800896c:	4e55      	ldr	r6, [pc, #340]	; (8008ac4 <__ieee754_sqrt+0x160>)
 800896e:	43ae      	bics	r6, r5
 8008970:	ee10 0a10 	vmov	r0, s0
 8008974:	ee10 3a10 	vmov	r3, s0
 8008978:	462a      	mov	r2, r5
 800897a:	4629      	mov	r1, r5
 800897c:	d110      	bne.n	80089a0 <__ieee754_sqrt+0x3c>
 800897e:	ee10 2a10 	vmov	r2, s0
 8008982:	462b      	mov	r3, r5
 8008984:	f7f7 fe58 	bl	8000638 <__aeabi_dmul>
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	4620      	mov	r0, r4
 800898e:	4629      	mov	r1, r5
 8008990:	f7f7 fc9c 	bl	80002cc <__adddf3>
 8008994:	4604      	mov	r4, r0
 8008996:	460d      	mov	r5, r1
 8008998:	ec45 4b10 	vmov	d0, r4, r5
 800899c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a0:	2d00      	cmp	r5, #0
 80089a2:	dc10      	bgt.n	80089c6 <__ieee754_sqrt+0x62>
 80089a4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80089a8:	4330      	orrs	r0, r6
 80089aa:	d0f5      	beq.n	8008998 <__ieee754_sqrt+0x34>
 80089ac:	b15d      	cbz	r5, 80089c6 <__ieee754_sqrt+0x62>
 80089ae:	ee10 2a10 	vmov	r2, s0
 80089b2:	462b      	mov	r3, r5
 80089b4:	ee10 0a10 	vmov	r0, s0
 80089b8:	f7f7 fc86 	bl	80002c8 <__aeabi_dsub>
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	f7f7 ff64 	bl	800088c <__aeabi_ddiv>
 80089c4:	e7e6      	b.n	8008994 <__ieee754_sqrt+0x30>
 80089c6:	1512      	asrs	r2, r2, #20
 80089c8:	d074      	beq.n	8008ab4 <__ieee754_sqrt+0x150>
 80089ca:	07d4      	lsls	r4, r2, #31
 80089cc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80089d0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80089d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80089d8:	bf5e      	ittt	pl
 80089da:	0fda      	lsrpl	r2, r3, #31
 80089dc:	005b      	lslpl	r3, r3, #1
 80089de:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80089e2:	2400      	movs	r4, #0
 80089e4:	0fda      	lsrs	r2, r3, #31
 80089e6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80089ea:	107f      	asrs	r7, r7, #1
 80089ec:	005b      	lsls	r3, r3, #1
 80089ee:	2516      	movs	r5, #22
 80089f0:	4620      	mov	r0, r4
 80089f2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80089f6:	1886      	adds	r6, r0, r2
 80089f8:	428e      	cmp	r6, r1
 80089fa:	bfde      	ittt	le
 80089fc:	1b89      	suble	r1, r1, r6
 80089fe:	18b0      	addle	r0, r6, r2
 8008a00:	18a4      	addle	r4, r4, r2
 8008a02:	0049      	lsls	r1, r1, #1
 8008a04:	3d01      	subs	r5, #1
 8008a06:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008a0a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008a0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a12:	d1f0      	bne.n	80089f6 <__ieee754_sqrt+0x92>
 8008a14:	462a      	mov	r2, r5
 8008a16:	f04f 0e20 	mov.w	lr, #32
 8008a1a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008a1e:	4281      	cmp	r1, r0
 8008a20:	eb06 0c05 	add.w	ip, r6, r5
 8008a24:	dc02      	bgt.n	8008a2c <__ieee754_sqrt+0xc8>
 8008a26:	d113      	bne.n	8008a50 <__ieee754_sqrt+0xec>
 8008a28:	459c      	cmp	ip, r3
 8008a2a:	d811      	bhi.n	8008a50 <__ieee754_sqrt+0xec>
 8008a2c:	f1bc 0f00 	cmp.w	ip, #0
 8008a30:	eb0c 0506 	add.w	r5, ip, r6
 8008a34:	da43      	bge.n	8008abe <__ieee754_sqrt+0x15a>
 8008a36:	2d00      	cmp	r5, #0
 8008a38:	db41      	blt.n	8008abe <__ieee754_sqrt+0x15a>
 8008a3a:	f100 0801 	add.w	r8, r0, #1
 8008a3e:	1a09      	subs	r1, r1, r0
 8008a40:	459c      	cmp	ip, r3
 8008a42:	bf88      	it	hi
 8008a44:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008a48:	eba3 030c 	sub.w	r3, r3, ip
 8008a4c:	4432      	add	r2, r6
 8008a4e:	4640      	mov	r0, r8
 8008a50:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008a54:	f1be 0e01 	subs.w	lr, lr, #1
 8008a58:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008a5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a60:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008a64:	d1db      	bne.n	8008a1e <__ieee754_sqrt+0xba>
 8008a66:	430b      	orrs	r3, r1
 8008a68:	d006      	beq.n	8008a78 <__ieee754_sqrt+0x114>
 8008a6a:	1c50      	adds	r0, r2, #1
 8008a6c:	bf13      	iteet	ne
 8008a6e:	3201      	addne	r2, #1
 8008a70:	3401      	addeq	r4, #1
 8008a72:	4672      	moveq	r2, lr
 8008a74:	f022 0201 	bicne.w	r2, r2, #1
 8008a78:	1063      	asrs	r3, r4, #1
 8008a7a:	0852      	lsrs	r2, r2, #1
 8008a7c:	07e1      	lsls	r1, r4, #31
 8008a7e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008a82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008a86:	bf48      	it	mi
 8008a88:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008a8c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008a90:	4614      	mov	r4, r2
 8008a92:	e781      	b.n	8008998 <__ieee754_sqrt+0x34>
 8008a94:	0ad9      	lsrs	r1, r3, #11
 8008a96:	3815      	subs	r0, #21
 8008a98:	055b      	lsls	r3, r3, #21
 8008a9a:	2900      	cmp	r1, #0
 8008a9c:	d0fa      	beq.n	8008a94 <__ieee754_sqrt+0x130>
 8008a9e:	02cd      	lsls	r5, r1, #11
 8008aa0:	d50a      	bpl.n	8008ab8 <__ieee754_sqrt+0x154>
 8008aa2:	f1c2 0420 	rsb	r4, r2, #32
 8008aa6:	fa23 f404 	lsr.w	r4, r3, r4
 8008aaa:	1e55      	subs	r5, r2, #1
 8008aac:	4093      	lsls	r3, r2
 8008aae:	4321      	orrs	r1, r4
 8008ab0:	1b42      	subs	r2, r0, r5
 8008ab2:	e78a      	b.n	80089ca <__ieee754_sqrt+0x66>
 8008ab4:	4610      	mov	r0, r2
 8008ab6:	e7f0      	b.n	8008a9a <__ieee754_sqrt+0x136>
 8008ab8:	0049      	lsls	r1, r1, #1
 8008aba:	3201      	adds	r2, #1
 8008abc:	e7ef      	b.n	8008a9e <__ieee754_sqrt+0x13a>
 8008abe:	4680      	mov	r8, r0
 8008ac0:	e7bd      	b.n	8008a3e <__ieee754_sqrt+0xda>
 8008ac2:	bf00      	nop
 8008ac4:	7ff00000 	.word	0x7ff00000

08008ac8 <with_errno>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	4604      	mov	r4, r0
 8008acc:	460d      	mov	r5, r1
 8008ace:	4616      	mov	r6, r2
 8008ad0:	f7fe fc36 	bl	8007340 <__errno>
 8008ad4:	4629      	mov	r1, r5
 8008ad6:	6006      	str	r6, [r0, #0]
 8008ad8:	4620      	mov	r0, r4
 8008ada:	bd70      	pop	{r4, r5, r6, pc}

08008adc <xflow>:
 8008adc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ade:	4614      	mov	r4, r2
 8008ae0:	461d      	mov	r5, r3
 8008ae2:	b108      	cbz	r0, 8008ae8 <xflow+0xc>
 8008ae4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008ae8:	e9cd 2300 	strd	r2, r3, [sp]
 8008aec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008af0:	4620      	mov	r0, r4
 8008af2:	4629      	mov	r1, r5
 8008af4:	f7f7 fda0 	bl	8000638 <__aeabi_dmul>
 8008af8:	2222      	movs	r2, #34	; 0x22
 8008afa:	b003      	add	sp, #12
 8008afc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b00:	f7ff bfe2 	b.w	8008ac8 <with_errno>

08008b04 <__math_uflow>:
 8008b04:	b508      	push	{r3, lr}
 8008b06:	2200      	movs	r2, #0
 8008b08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008b0c:	f7ff ffe6 	bl	8008adc <xflow>
 8008b10:	ec41 0b10 	vmov	d0, r0, r1
 8008b14:	bd08      	pop	{r3, pc}

08008b16 <__math_oflow>:
 8008b16:	b508      	push	{r3, lr}
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008b1e:	f7ff ffdd 	bl	8008adc <xflow>
 8008b22:	ec41 0b10 	vmov	d0, r0, r1
 8008b26:	bd08      	pop	{r3, pc}

08008b28 <fabs>:
 8008b28:	ec51 0b10 	vmov	r0, r1, d0
 8008b2c:	ee10 2a10 	vmov	r2, s0
 8008b30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008b34:	ec43 2b10 	vmov	d0, r2, r3
 8008b38:	4770      	bx	lr

08008b3a <finite>:
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	ed8d 0b00 	vstr	d0, [sp]
 8008b40:	9801      	ldr	r0, [sp, #4]
 8008b42:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008b46:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008b4a:	0fc0      	lsrs	r0, r0, #31
 8008b4c:	b002      	add	sp, #8
 8008b4e:	4770      	bx	lr

08008b50 <scalbn>:
 8008b50:	b570      	push	{r4, r5, r6, lr}
 8008b52:	ec55 4b10 	vmov	r4, r5, d0
 8008b56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008b5a:	4606      	mov	r6, r0
 8008b5c:	462b      	mov	r3, r5
 8008b5e:	b99a      	cbnz	r2, 8008b88 <scalbn+0x38>
 8008b60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008b64:	4323      	orrs	r3, r4
 8008b66:	d036      	beq.n	8008bd6 <scalbn+0x86>
 8008b68:	4b39      	ldr	r3, [pc, #228]	; (8008c50 <scalbn+0x100>)
 8008b6a:	4629      	mov	r1, r5
 8008b6c:	ee10 0a10 	vmov	r0, s0
 8008b70:	2200      	movs	r2, #0
 8008b72:	f7f7 fd61 	bl	8000638 <__aeabi_dmul>
 8008b76:	4b37      	ldr	r3, [pc, #220]	; (8008c54 <scalbn+0x104>)
 8008b78:	429e      	cmp	r6, r3
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	460d      	mov	r5, r1
 8008b7e:	da10      	bge.n	8008ba2 <scalbn+0x52>
 8008b80:	a32b      	add	r3, pc, #172	; (adr r3, 8008c30 <scalbn+0xe0>)
 8008b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b86:	e03a      	b.n	8008bfe <scalbn+0xae>
 8008b88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008b8c:	428a      	cmp	r2, r1
 8008b8e:	d10c      	bne.n	8008baa <scalbn+0x5a>
 8008b90:	ee10 2a10 	vmov	r2, s0
 8008b94:	4620      	mov	r0, r4
 8008b96:	4629      	mov	r1, r5
 8008b98:	f7f7 fb98 	bl	80002cc <__adddf3>
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	e019      	b.n	8008bd6 <scalbn+0x86>
 8008ba2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	3a36      	subs	r2, #54	; 0x36
 8008baa:	4432      	add	r2, r6
 8008bac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008bb0:	428a      	cmp	r2, r1
 8008bb2:	dd08      	ble.n	8008bc6 <scalbn+0x76>
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	a120      	add	r1, pc, #128	; (adr r1, 8008c38 <scalbn+0xe8>)
 8008bb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bbc:	da1c      	bge.n	8008bf8 <scalbn+0xa8>
 8008bbe:	a120      	add	r1, pc, #128	; (adr r1, 8008c40 <scalbn+0xf0>)
 8008bc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bc4:	e018      	b.n	8008bf8 <scalbn+0xa8>
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	dd08      	ble.n	8008bdc <scalbn+0x8c>
 8008bca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008bce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008bd2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008bd6:	ec45 4b10 	vmov	d0, r4, r5
 8008bda:	bd70      	pop	{r4, r5, r6, pc}
 8008bdc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008be0:	da19      	bge.n	8008c16 <scalbn+0xc6>
 8008be2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008be6:	429e      	cmp	r6, r3
 8008be8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008bec:	dd0a      	ble.n	8008c04 <scalbn+0xb4>
 8008bee:	a112      	add	r1, pc, #72	; (adr r1, 8008c38 <scalbn+0xe8>)
 8008bf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1e2      	bne.n	8008bbe <scalbn+0x6e>
 8008bf8:	a30f      	add	r3, pc, #60	; (adr r3, 8008c38 <scalbn+0xe8>)
 8008bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfe:	f7f7 fd1b 	bl	8000638 <__aeabi_dmul>
 8008c02:	e7cb      	b.n	8008b9c <scalbn+0x4c>
 8008c04:	a10a      	add	r1, pc, #40	; (adr r1, 8008c30 <scalbn+0xe0>)
 8008c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d0b8      	beq.n	8008b80 <scalbn+0x30>
 8008c0e:	a10e      	add	r1, pc, #56	; (adr r1, 8008c48 <scalbn+0xf8>)
 8008c10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c14:	e7b4      	b.n	8008b80 <scalbn+0x30>
 8008c16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008c1a:	3236      	adds	r2, #54	; 0x36
 8008c1c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008c20:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008c24:	4620      	mov	r0, r4
 8008c26:	4b0c      	ldr	r3, [pc, #48]	; (8008c58 <scalbn+0x108>)
 8008c28:	2200      	movs	r2, #0
 8008c2a:	e7e8      	b.n	8008bfe <scalbn+0xae>
 8008c2c:	f3af 8000 	nop.w
 8008c30:	c2f8f359 	.word	0xc2f8f359
 8008c34:	01a56e1f 	.word	0x01a56e1f
 8008c38:	8800759c 	.word	0x8800759c
 8008c3c:	7e37e43c 	.word	0x7e37e43c
 8008c40:	8800759c 	.word	0x8800759c
 8008c44:	fe37e43c 	.word	0xfe37e43c
 8008c48:	c2f8f359 	.word	0xc2f8f359
 8008c4c:	81a56e1f 	.word	0x81a56e1f
 8008c50:	43500000 	.word	0x43500000
 8008c54:	ffff3cb0 	.word	0xffff3cb0
 8008c58:	3c900000 	.word	0x3c900000

08008c5c <_init>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	bf00      	nop
 8008c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c62:	bc08      	pop	{r3}
 8008c64:	469e      	mov	lr, r3
 8008c66:	4770      	bx	lr

08008c68 <_fini>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr
