<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='425' ll='428' type='void llvm::LiveIntervals::removeAllRegUnitsForPhysReg(llvm::MCRegister Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='421'>/// Remove associated live ranges for the register units associated with \p
    /// Reg. Subsequent uses should rely on on-demand recomputation.  \note This
    /// method can result in inconsistent liveness tracking if multiple phyical
    /// registers share a regunit, and should be used cautiously.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='875' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='107' u='c' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='142' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockENS_15MutableArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='440' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
