--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml dns_regex.twx dns_regex.ncd -o dns_regex.twr dns_regex.pcf

Design file:              dns_regex.ncd
Physical constraint file: dns_regex.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    4.423(R)|   -0.461(R)|clk_BUFGP         |   0.000|
data_in<1>  |    6.311(R)|   -1.728(R)|clk_BUFGP         |   0.000|
data_in<2>  |    4.061(R)|   -0.171(R)|clk_BUFGP         |   0.000|
data_in<3>  |    5.937(R)|   -1.428(R)|clk_BUFGP         |   0.000|
data_in<4>  |    4.107(R)|   -0.209(R)|clk_BUFGP         |   0.000|
data_in<5>  |    3.676(R)|    0.137(R)|clk_BUFGP         |   0.000|
data_in<6>  |    6.078(R)|   -1.542(R)|clk_BUFGP         |   0.000|
data_in<7>  |    5.716(R)|   -1.252(R)|clk_BUFGP         |   0.000|
sof_in_n    |    2.728(R)|    0.528(R)|clk_BUFGP         |   0.000|
src_rdy_in_n|    2.782(R)|    0.485(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
match_out   |    7.526(R)|clk_BUFGP         |   0.000|
rdy_out     |    6.714(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.645|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 08 23:38:36 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



