Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Mon Apr 21 20:31:57 2025
| Host             : wenruoxu running 64-bit major release  (build 9200)
| Command          : report_power -file power_synth_opt.rpt
| Design           : jpeg_compression_pipeline
| Device           : xc7z020clg484-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 814.453 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 813.414                           |
| Device Static (W)        | 1.039                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   212.842 |    78245 |       --- |             --- |
|   LUT as Logic |   181.167 |    43961 |     53200 |           82.63 |
|   CARRY4       |    30.925 |    11010 |     13300 |           82.78 |
|   Register     |     0.669 |    11677 |    106400 |           10.97 |
|   F7/F8 Muxes  |     0.075 |      360 |     53200 |            0.68 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |     2382 |       --- |             --- |
| Signals        |   158.319 |    68383 |       --- |             --- |
| DSPs           |    81.790 |      110 |       220 |           50.00 |
| I/O            |   360.464 |     4418 |       200 |         2209.00 |
| Static Power   |     1.039 |          |           |                 |
| Total          |   814.453 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   459.445 |     459.146 |      0.299 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |    28.729 |      28.629 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |   168.188 |     168.187 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| jpeg_compression_pipeline           |   813.414 |
|   dct_cb_stage                      |    82.756 |
|     u_dct                           |    35.897 |
|   dct_cr_stage                      |    64.434 |
|     u_dct                           |    35.842 |
|   dct_y_stage                       |    80.489 |
|     u_dct                           |    39.517 |
|   quant_cb_stage                    |     0.891 |
|     GEN_MULTS[0].u_mul              |     0.098 |
|     GEN_MULTS[11].u_mul             |     0.067 |
|     GEN_MULTS[12].u_mul             |     0.046 |
|     GEN_MULTS[13].u_mul             |     0.008 |
|     GEN_MULTS[15].u_mul             |     0.047 |
|     GEN_MULTS[16].u_mul             |     0.088 |
|     GEN_MULTS[18].u_mul             |     0.015 |
|     GEN_MULTS[1].u_mul              |     0.101 |
|     GEN_MULTS[24].u_mul             |     0.039 |
|     GEN_MULTS[26].u_mul             |     0.037 |
|     GEN_MULTS[27].u_mul             |     0.048 |
|     GEN_MULTS[28].u_mul             |     0.008 |
|     GEN_MULTS[3].u_mul              |     0.043 |
|     GEN_MULTS[4].u_mul              |     0.046 |
|     GEN_MULTS[5].u_mul              |     0.024 |
|     GEN_MULTS[7].u_mul              |     0.026 |
|     GEN_MULTS[8].u_mul              |     0.115 |
|     GEN_MULTS[9].u_mul              |     0.029 |
|   quant_cr_stage                    |     0.891 |
|     GEN_MULTS[0].u_mul              |     0.098 |
|     GEN_MULTS[11].u_mul             |     0.067 |
|     GEN_MULTS[12].u_mul             |     0.046 |
|     GEN_MULTS[13].u_mul             |     0.008 |
|     GEN_MULTS[15].u_mul             |     0.047 |
|     GEN_MULTS[16].u_mul             |     0.088 |
|     GEN_MULTS[18].u_mul             |     0.015 |
|     GEN_MULTS[1].u_mul              |     0.101 |
|     GEN_MULTS[24].u_mul             |     0.039 |
|     GEN_MULTS[26].u_mul             |     0.037 |
|     GEN_MULTS[27].u_mul             |     0.048 |
|     GEN_MULTS[28].u_mul             |     0.008 |
|     GEN_MULTS[3].u_mul              |     0.043 |
|     GEN_MULTS[4].u_mul              |     0.046 |
|     GEN_MULTS[5].u_mul              |     0.024 |
|     GEN_MULTS[7].u_mul              |     0.026 |
|     GEN_MULTS[8].u_mul              |     0.115 |
|     GEN_MULTS[9].u_mul              |     0.029 |
|   quant_y_stage                     |     0.754 |
|     GEN_MULTS[11].u_mul             |     0.107 |
|     GEN_MULTS[12].u_mul             |     0.109 |
|     GEN_MULTS[13].u_mul             |     0.012 |
|     GEN_MULTS[15].u_mul             |     0.016 |
|     GEN_MULTS[16].u_mul             |     0.015 |
|     GEN_MULTS[1].u_mul              |     0.056 |
|     GEN_MULTS[24].u_mul             |     0.007 |
|     GEN_MULTS[26].u_mul             |     0.086 |
|     GEN_MULTS[27].u_mul             |     0.064 |
|     GEN_MULTS[28].u_mul             |     0.006 |
|     GEN_MULTS[4].u_mul              |     0.122 |
|     GEN_MULTS[5].u_mul              |     0.042 |
|     GEN_MULTS[7].u_mul              |     0.035 |
|     GEN_MULTS[8].u_mul              |     0.057 |
|     GEN_MULTS[9].u_mul              |     0.019 |
|   ycbcr_stage                       |   101.604 |
|     gen_conversion[0].u_conversion  |     1.891 |
|     gen_conversion[10].u_conversion |     1.891 |
|     gen_conversion[11].u_conversion |     1.891 |
|     gen_conversion[12].u_conversion |     1.891 |
|     gen_conversion[13].u_conversion |     1.891 |
|     gen_conversion[14].u_conversion |     1.891 |
|     gen_conversion[15].u_conversion |     1.891 |
|     gen_conversion[16].u_conversion |     1.891 |
|     gen_conversion[17].u_conversion |     1.891 |
|     gen_conversion[18].u_conversion |     1.891 |
|     gen_conversion[19].u_conversion |     1.891 |
|     gen_conversion[1].u_conversion  |     1.891 |
|     gen_conversion[20].u_conversion |     1.891 |
|     gen_conversion[21].u_conversion |     1.891 |
|     gen_conversion[22].u_conversion |     1.891 |
|     gen_conversion[23].u_conversion |     1.891 |
|     gen_conversion[24].u_conversion |     1.891 |
|     gen_conversion[25].u_conversion |     0.811 |
|     gen_conversion[26].u_conversion |     0.811 |
|     gen_conversion[27].u_conversion |     0.811 |
|     gen_conversion[28].u_conversion |     0.811 |
|     gen_conversion[29].u_conversion |     0.811 |
|     gen_conversion[2].u_conversion  |     1.891 |
|     gen_conversion[30].u_conversion |     0.811 |
|     gen_conversion[31].u_conversion |     0.811 |
|     gen_conversion[32].u_conversion |     0.811 |
|     gen_conversion[33].u_conversion |     0.811 |
|     gen_conversion[34].u_conversion |     0.811 |
|     gen_conversion[35].u_conversion |     0.811 |
|     gen_conversion[36].u_conversion |     0.811 |
|     gen_conversion[37].u_conversion |     0.811 |
|     gen_conversion[38].u_conversion |     0.811 |
|     gen_conversion[39].u_conversion |     1.891 |
|     gen_conversion[3].u_conversion  |     1.891 |
|     gen_conversion[40].u_conversion |     0.811 |
|     gen_conversion[41].u_conversion |     0.811 |
|     gen_conversion[42].u_conversion |     0.811 |
|     gen_conversion[43].u_conversion |     1.891 |
|     gen_conversion[44].u_conversion |     1.891 |
|     gen_conversion[45].u_conversion |     1.891 |
|     gen_conversion[46].u_conversion |     1.891 |
|     gen_conversion[47].u_conversion |     1.891 |
|     gen_conversion[48].u_conversion |     1.891 |
|     gen_conversion[49].u_conversion |     1.891 |
|     gen_conversion[4].u_conversion  |     1.891 |
|     gen_conversion[50].u_conversion |     1.891 |
|     gen_conversion[51].u_conversion |     1.891 |
|     gen_conversion[52].u_conversion |     1.891 |
|     gen_conversion[53].u_conversion |     1.891 |
|     gen_conversion[54].u_conversion |     1.891 |
|     gen_conversion[55].u_conversion |     1.891 |
|     gen_conversion[56].u_conversion |     1.891 |
|     gen_conversion[57].u_conversion |     1.891 |
|     gen_conversion[58].u_conversion |     1.891 |
|     gen_conversion[59].u_conversion |     1.891 |
|     gen_conversion[5].u_conversion  |     1.891 |
|     gen_conversion[60].u_conversion |     1.891 |
|     gen_conversion[61].u_conversion |     0.811 |
|     gen_conversion[62].u_conversion |     1.891 |
|     gen_conversion[63].u_conversion |     1.891 |
|     gen_conversion[6].u_conversion  |     1.891 |
|     gen_conversion[7].u_conversion  |     1.891 |
|     gen_conversion[8].u_conversion  |     1.891 |
|     gen_conversion[9].u_conversion  |     1.891 |
|   zigzag_cb_stage                   |     3.433 |
|   zigzag_cr_stage                   |     3.433 |
|   zigzag_y_stage                    |     3.613 |
+-------------------------------------+-----------+


