dut_ddr_clock_convertor.v,verilog,xil_defaultlib,../../../../BOOM_on_HTG937_201901.srcs/sources_1/ip/dut_ddr_clock_convertor/sim/dut_ddr_clock_convertor.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
