Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 21 15:57:50 2025
| Host         : DESKTOP-61TL4JQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nano_processor_control_sets_placed.rpt
| Design       : Nano_processor
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            9 |
|      7 |            1 |
|     13 |            9 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           12 |
| No           | No                    | Yes                    |              30 |           10 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           15 |
| Yes          | Yes                   | No                     |             117 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------+-----------------------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                 |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------+-----------------------------------+------------------+----------------+
|  Slow_Clk_inst/slow_clock          |                                                | Reset_IBUF                        |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                | Program_Rom_inst/load_sig_i_1_n_0 |                1 |              1 |
|  Slow_Clk_inst/CLK                 |                                                | Reset_IBUF                        |                2 |              3 |
|  Program_Rom_inst/E[0]             |                                                |                                   |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_2[0]                 | Reset_IBUF                        |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_0[0]                 | Reset_IBUF                        |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_1[0]                 | Reset_IBUF                        |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_5[0]                 | Reset_IBUF                        |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_4[0]                 | Reset_IBUF                        |                2 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0]_3[0]                 | Reset_IBUF                        |                3 |              4 |
|  Slow_Clk_inst/slow_clock          | Program_Rom_inst/Q_reg[0][0]                   | Reset_IBUF                        |                2 |              4 |
|  address_7_reg[3]_i_2_n_0          |                                                |                                   |                1 |              4 |
|  Program_Rom_inst/Seg7_digit[0][0] |                                                |                                   |                2 |              7 |
|  clk_IBUF_BUFG                     | Program_Rom_inst/instruction[12]_i_1_n_0       | Program_Rom_inst/load_sig_i_1_n_0 |                8 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[6][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                6 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[2][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[5][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                5 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[7][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                6 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[3][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[4][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                7 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[0][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG                     | Program_counter_inst/program_ROM_reg[1][12][0] | Program_Rom_inst/load_sig_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG                     |                                                |                                   |                7 |             24 |
|  clk_IBUF_BUFG                     |                                                | Reset_IBUF                        |                7 |             26 |
+------------------------------------+------------------------------------------------+-----------------------------------+------------------+----------------+


