<stg><name>SHA256</name>


<trans_list>

<trans id="177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hash

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hash, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="64">
<![CDATA[
:7 %h0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="64">
<![CDATA[
:8 %h1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="64">
<![CDATA[
:9 %h2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="64">
<![CDATA[
:10 %h3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="64">
<![CDATA[
:11 %h4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="64">
<![CDATA[
:12 %h5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="64">
<![CDATA[
:13 %h6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="64">
<![CDATA[
:14 %h7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln472 = br void

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln474, void, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln474 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str6

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln472 = icmp_eq  i6 %i, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln472 = br i1 %icmp_ln472, void, void %memset.loop16.preheader

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
:0 %i_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %p_str_8_addr = getelementptr i8 %p_str_8, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="p_str_8_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="6">
<![CDATA[
:2 %p_str_8_load = load i6 %p_str_8_addr

]]></Node>
<StgValue><ssdm name="p_str_8_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="6">
<![CDATA[
:2 %p_str_8_load = load i6 %p_str_8_addr

]]></Node>
<StgValue><ssdm name="p_str_8_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %specloopname_ln473 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln473"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4 %write_ln473 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %hash, i8 %p_str_8_load

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln472 = br void

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
memset.loop16.preheader:0 %br_ln0 = br void %memset.loop16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop16:0 %empty_16 = phi i4 %empty_17, void %memset.loop16.split, i4 0, void %memset.loop16.preheader

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop16:1 %empty_17 = add i4 %empty_16, i4 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop16:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str7

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop16:3 %exitcond238 = icmp_eq  i4 %empty_16, i4 12

]]></Node>
<StgValue><ssdm name="exitcond238"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop16:4 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop16:5 %br_ln0 = br i1 %exitcond238, void %memset.loop16.split, void %memset.loop14.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
memset.loop16.split:0 %p_cast = zext i4 %empty_16

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop16.split:1 %h0_addr = getelementptr i7 %h0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="h0_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop16.split:2 %store_ln0 = store i7 0, i4 %h0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
memset.loop16.split:3 %br_ln0 = br void %memset.loop16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
memset.loop14.preheader:0 %br_ln0 = br void %memset.loop14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop14:0 %empty_19 = phi i4 %empty_20, void %memset.loop14.split, i4 0, void %memset.loop14.preheader

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop14:1 %empty_20 = add i4 %empty_19, i4 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop14:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str8

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop14:3 %exitcond227 = icmp_eq  i4 %empty_19, i4 12

]]></Node>
<StgValue><ssdm name="exitcond227"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop14:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop14:5 %br_ln0 = br i1 %exitcond227, void %memset.loop14.split, void %memset.loop12.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
memset.loop14.split:0 %p_cast1 = zext i4 %empty_19

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop14.split:1 %h1_addr = getelementptr i7 %h1, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="h1_addr"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop14.split:2 %store_ln0 = store i7 0, i4 %h1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
memset.loop14.split:3 %br_ln0 = br void %memset.loop14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
memset.loop12.preheader:0 %br_ln0 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop12:0 %empty_22 = phi i4 %empty_23, void %memset.loop12.split, i4 0, void %memset.loop12.preheader

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop12:1 %empty_23 = add i4 %empty_22, i4 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop12:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop12:3 %exitcond216 = icmp_eq  i4 %empty_22, i4 12

]]></Node>
<StgValue><ssdm name="exitcond216"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop12:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop12:5 %br_ln0 = br i1 %exitcond216, void %memset.loop12.split, void %memset.loop10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
memset.loop12.split:0 %p_cast2 = zext i4 %empty_22

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop12.split:1 %h2_addr = getelementptr i7 %h2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="h2_addr"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop12.split:2 %store_ln0 = store i7 0, i4 %h2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
memset.loop12.split:3 %br_ln0 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
memset.loop10.preheader:0 %br_ln0 = br void %memset.loop10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop10:0 %empty_25 = phi i4 %empty_26, void %memset.loop10.split, i4 0, void %memset.loop10.preheader

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop10:1 %empty_26 = add i4 %empty_25, i4 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop10:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str10

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop10:3 %exitcond205 = icmp_eq  i4 %empty_25, i4 12

]]></Node>
<StgValue><ssdm name="exitcond205"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop10:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop10:5 %br_ln0 = br i1 %exitcond205, void %memset.loop10.split, void %memset.loop8.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
memset.loop10.split:0 %p_cast3 = zext i4 %empty_25

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop10.split:1 %h3_addr = getelementptr i7 %h3, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="h3_addr"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop10.split:2 %store_ln0 = store i7 0, i4 %h3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
memset.loop10.split:3 %br_ln0 = br void %memset.loop10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
memset.loop8.preheader:0 %br_ln0 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop8:0 %empty_28 = phi i4 %empty_29, void %memset.loop8.split, i4 0, void %memset.loop8.preheader

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop8:1 %empty_29 = add i4 %empty_28, i4 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop8:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str11

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop8:3 %exitcond194 = icmp_eq  i4 %empty_28, i4 12

]]></Node>
<StgValue><ssdm name="exitcond194"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop8:4 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop8:5 %br_ln0 = br i1 %exitcond194, void %memset.loop8.split, void %memset.loop6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
memset.loop8.split:0 %p_cast4 = zext i4 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop8.split:1 %h4_addr = getelementptr i7 %h4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="h4_addr"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop8.split:2 %store_ln0 = store i7 0, i4 %h4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
memset.loop8.split:3 %br_ln0 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
memset.loop6.preheader:0 %br_ln0 = br void %memset.loop6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop6:0 %empty_31 = phi i4 %empty_32, void %memset.loop6.split, i4 0, void %memset.loop6.preheader

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop6:1 %empty_32 = add i4 %empty_31, i4 1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop6:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop6:3 %exitcond183 = icmp_eq  i4 %empty_31, i4 12

]]></Node>
<StgValue><ssdm name="exitcond183"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop6:4 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop6:5 %br_ln0 = br i1 %exitcond183, void %memset.loop6.split, void %memset.loop4.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
memset.loop6.split:0 %p_cast5 = zext i4 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop6.split:1 %h5_addr = getelementptr i7 %h5, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="h5_addr"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop6.split:2 %store_ln0 = store i7 0, i4 %h5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
memset.loop6.split:3 %br_ln0 = br void %memset.loop6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
memset.loop4.preheader:0 %br_ln0 = br void %memset.loop4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop4:0 %empty_34 = phi i4 %empty_35, void %memset.loop4.split, i4 0, void %memset.loop4.preheader

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop4:1 %empty_35 = add i4 %empty_34, i4 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str13

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop4:3 %exitcond172 = icmp_eq  i4 %empty_34, i4 12

]]></Node>
<StgValue><ssdm name="exitcond172"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop4:4 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop4:5 %br_ln0 = br i1 %exitcond172, void %memset.loop4.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="4">
<![CDATA[
memset.loop4.split:0 %p_cast6 = zext i4 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop4.split:1 %h6_addr = getelementptr i7 %h6, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="h6_addr"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop4.split:2 %store_ln0 = store i7 0, i4 %h6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
memset.loop4.split:3 %br_ln0 = br void %memset.loop4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_37 = phi i4 %empty_38, void %memset.loop.split, i4 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:1 %empty_38 = add i4 %empty_37, i4 1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str14

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:3 %exitcond1 = icmp_eq  i4 %empty_37, i4 12

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="4">
<![CDATA[
memset.loop.split:0 %p_cast7 = zext i4 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %h7_addr = getelementptr i7 %h7, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="h7_addr"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="7" op_1_bw="4">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i7 0, i4 %h7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="145" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:0 %call_ln41 = call void @hexToBin, i8 %p_str, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="146" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:0 %call_ln41 = call void @hexToBin, i8 %p_str, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:1 %call_ln42 = call void @hexToBin, i8 %p_str_1, i7 %h1, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:2 %call_ln43 = call void @hexToBin, i8 %p_str_2, i7 %h2, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:3 %call_ln44 = call void @hexToBin, i8 %p_str_3, i7 %h3, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:4 %call_ln45 = call void @hexToBin, i8 %p_str_4, i7 %h4, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="0" op_21_bw="0">
<![CDATA[
split:5 %call_ln46 = call void @hexToBin, i8 %p_str_4, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:6 %call_ln47 = call void @hexToBin, i8 %p_str_5, i7 %h5, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:7 %call_ln48 = call void @hexToBin, i8 %p_str_6, i7 %h6, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:8 %call_ln49 = call void @hexToBin, i8 %p_str_7, i7 %h7, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="155" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:1 %call_ln42 = call void @hexToBin, i8 %p_str_1, i7 %h1, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:2 %call_ln43 = call void @hexToBin, i8 %p_str_2, i7 %h2, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:3 %call_ln44 = call void @hexToBin, i8 %p_str_3, i7 %h3, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:4 %call_ln45 = call void @hexToBin, i8 %p_str_4, i7 %h4, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="0" op_21_bw="0">
<![CDATA[
split:5 %call_ln46 = call void @hexToBin, i8 %p_str_4, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:6 %call_ln47 = call void @hexToBin, i8 %p_str_5, i7 %h5, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:7 %call_ln48 = call void @hexToBin, i8 %p_str_6, i7 %h6, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="7" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
split:8 %call_ln49 = call void @hexToBin, i8 %p_str_7, i7 %h7, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
split:9 %br_ln472 = br void

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i64 %add_ln474_1, void, i64 0, void %split

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln474_1 = add i64 %i_3, i64 1

]]></Node>
<StgValue><ssdm name="add_ln474_1"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %h0_addr_1 = getelementptr i7 %h0, i64 0, i64 %i_3

]]></Node>
<StgValue><ssdm name="h0_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="4">
<![CDATA[
:4 %h0_load = load i4 %h0_addr_1

]]></Node>
<StgValue><ssdm name="h0_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str15

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="4">
<![CDATA[
:4 %h0_load = load i4 %h0_addr_1

]]></Node>
<StgValue><ssdm name="h0_load"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln472_1 = icmp_eq  i7 %h0_load, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln472_1"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln472 = br i1 %icmp_ln472_1, void, void %cpy.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="7">
<![CDATA[
:0 %zext_ln472 = zext i7 %h0_load

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln473 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln473"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %write_ln473 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %hash, i8 %zext_ln472

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln472 = br void

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64">
<![CDATA[
cpy.exit:0 %ret_ln261 = ret i64 0

]]></Node>
<StgValue><ssdm name="ret_ln261"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
