
Version 1.0;

ProgramStyle = Modular;
TestPlan ARR_VPU;
Import ARR_VPU.usrv;

Import MbistRasterTC.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import PrimePatConfigTestMethod.xml;
Import OASIS_UserFunc_tt.xml;
Import PrimeHvqkTestMethod.xml;
Import OASIS_VFDM_tt.xml;
Import PrimeVminSearchTestMethod.xml;

Counters
{
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_6,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_7,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_8,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_0,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_2,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_3,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_4,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_0,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_6,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_7,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_8,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_0,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_2,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_3,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_4,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_6,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_7,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_8,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_0,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_2,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_3,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_4,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_0,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_6,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_7,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_8,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_0,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_2,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_3,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_4,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_0,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_6,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_7,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_8,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_0,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_2,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_3,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_4,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_0,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_6,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_7,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_8,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_0,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_2,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_3,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_4,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_5,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_0,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_5,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_6,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_7,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_8,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_0,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_2,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_3,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_4,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_5,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_0,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_5,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_6,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_7,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_8,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_0,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_2,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_3,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_4,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_5,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_0,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_5,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_6,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_7,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_8,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_0,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_2,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_3,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_4,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_5,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_0,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_5,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_6,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_7,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_8,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_0,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_2,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_3,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_4,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_0,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_6,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_7,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_8,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_0,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_2,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_3,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_4,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_0,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_6,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_7,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_8,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_0,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_2,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_3,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_4,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_5,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_0,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_5,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_6,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_7,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_8,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_0,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_2,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_3,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_4,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_5,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_0,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_5,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_6,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_7,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_8,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_0,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_2,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_3,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_4,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_5,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_0,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_5,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_6,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_7,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_8,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_0,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_2,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_3,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_4,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_5,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_0,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_5,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_6,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_7,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_8,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_0,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_2,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_3,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_4,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_5,
	n61210040_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR_0,
	n61210041_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR_0,
	n61210042_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R_0,
	n61210043_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R_0,
	n61210044_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R_0,
	n61210045_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R_0,
	n61210046_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R_0,
	n61210047_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R_0,
	n21210060_fail_XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF_0,
	n21210061_fail_XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_6,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_7,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_8,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_0,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_6,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_7,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_8,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_6,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_7,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_8,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_0,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_6,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_7,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_8,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_0,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_6,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_7,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_8,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_0,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_6,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_7,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_8,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_0,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_5,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_6,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_7,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_8,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_0,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_5,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_6,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_7,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_8,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_0,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_5,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_6,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_7,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_8,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_0,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_5,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_6,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_7,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_8,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_0,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_6,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_7,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_8,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_0,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_6,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_7,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_8,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_0,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_5,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_6,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_7,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_8,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_0,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_5,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_6,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_7,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_8,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_0,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_5,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_6,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_7,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_8,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_0,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_5,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_6,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_7,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_8,
	n61210200_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_0,
	n61210201_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_0,
	n61210202_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_0,
	n61210203_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_0,
	n61210204_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_0,
	n61210205_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_0,
	n61210206_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_0,
	n61210207_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_0,
	n21210208_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_0,
	n21210209_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_0,
	n21210210_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_0,
	n21210211_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_0,
	n21210212_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_0,
	n21210213_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_0,
	n21210214_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_0,
	n21210215_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_0,
	n17610300_fail_XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL_0,
	n61210400_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_0,
	n61210401_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_0,
	n61210402_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_0,
	n61210403_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_0,
	n61210404_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_0,
	n61210405_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_0,
	n61210406_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_0,
	n61210407_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_0,
	n21210408_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_0,
	n21210409_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_0,
	n21210410_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_0,
	n21210411_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_0,
	n21210412_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_0,
	n21210413_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_0,
	n21210414_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_0,
	n21210415_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_0,
	n61320500_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_0,
	n61320501_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_0,
	n61320502_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_0,
	n61320503_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_0,
	n61320504_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_0,
	n61320505_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_0,
	n61320506_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_0,
	n61320507_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_0,
	n21320508_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_0,
	n21320509_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_0,
	n21320510_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_0,
	n21320511_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_0,
	n21320512_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_0,
	n21320513_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_0,
	n21320514_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_0,
	n21320515_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_0,
	n17610516_fail_XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL_0
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUBUTR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUSPNR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL2R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL3R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL4R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL5R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF
{
	bypass_global = "";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR
{
	BypassPort = ;
	ConfigurationFile = "./Modules/ARR_VPU/InputFiles/PatConfig_MbistRepair.setpoints.json";
	SetPoint = "DF_io_from_BISR_SharedStorage";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3100";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3101";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3102";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3103";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3104";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3105";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3106";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3107";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3108";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3109";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3110";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3111";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3112";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3113";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3114";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3115";
}
Test PrimeHvqkTestMethod XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL
{
	BypassPort = ;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_VPU/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3200";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3201";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3202";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3203";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3204";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3205";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3206";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3207";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3208";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3209";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3210";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3211";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3212";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3213";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3214";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3215";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3300";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3301";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3302";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3303";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3304";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3305";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3306";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3307";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3308";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3309";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3310";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3311";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3312";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3313";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3314";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "3315";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
}

DUTFlow PREREPAIR
{
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_2;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_3;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_4;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_2;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_3;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_4;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_6;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_7;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_8;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_2;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_3;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_4;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_6;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_7;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_8;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_2;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_3;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_4;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_2;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_3;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_4;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_2;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_3;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_4;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_2;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_3;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_4;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_2;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_3;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_4;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_2;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_3;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_4;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_2;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_3;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_4;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_2;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_3;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_4;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_2;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_3;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_4;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_2;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_3;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_4;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_2;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_3;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_4;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5 SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_2;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_3;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_4;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_SSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5 LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_2;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_3;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_4;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_T_VCCSA_LFM_X_LSA_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210040_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR_0;
	        ##EDC## SetBin SoftBins.b61210040_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUBUTR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210041_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR_0;
	        ##EDC## SetBin SoftBins.b61210041_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUSPNR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210042_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R_0;
	        ##EDC## SetBin SoftBins.b61210042_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL0R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210043_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R_0;
	        ##EDC## SetBin SoftBins.b61210043_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL1R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210044_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R_0;
	        ##EDC## SetBin SoftBins.b61210044_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL2R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210045_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R_0;
	        ##EDC## SetBin SoftBins.b61210045_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL3R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210046_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R_0;
	        ##EDC## SetBin SoftBins.b61210046_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL4R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210047_fail_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R_0;
	        ##EDC## SetBin SoftBins.b61210047_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_T_VCCSA_LFM_X_SVPUTL5R_SHARED_BIN;
			GoTo XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF;
		}
	}
	DUTFlowItem XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210060_fail_XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21210060_fail_ARR_VPU_XSA_VPU_UF_E_BEGIN_T_VCCSA_LFM_X_VFDM_UF_SHARED_BIN;
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR;
		}
	}
	DUTFlowItem XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210061_fail_XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21210061_fail_ARR_VPU_XSA_VPU_FUSECONFIG_E_BEGIN_T_VCCSA_LFM_X_REPAIR_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_6;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_7;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_8;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_6;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_7;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_8;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5 SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_SSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5 LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_T_VCCSA_LFM_X_LSA_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow ARR_VPU_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210200_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61210200_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210201_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b61210201_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210202_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61210202_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210203_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61210203_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210204_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61210204_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210205_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61210205_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210206_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61210206_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5 SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210207_fail_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61210207_fail_ARR_VPU_SSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210208_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21210208_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210209_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b21210209_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210210_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21210210_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210211_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21210211_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210212_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21210212_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210213_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21210213_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210214_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21210214_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5 LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210215_fail_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21210215_fail_ARR_VPU_LSA_VPU_VMIN_E_PREHVQK_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610300_fail_XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_T_VCCSA_LFM_X_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210400_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61210400_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210401_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b61210401_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210402_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61210402_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210403_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61210403_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210404_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61210404_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210405_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61210405_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210406_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61210406_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5 SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210407_fail_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61210407_fail_ARR_VPU_SSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210408_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21210408_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210409_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b21210409_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210410_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21210410_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210411_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21210411_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210412_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21210412_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210413_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21210413_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210414_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21210414_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5 LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210415_fail_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21210415_fail_ARR_VPU_LSA_VPU_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320500_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61320500_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320501_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b61320501_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320502_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61320502_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320503_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61320503_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320504_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61320504_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320505_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61320505_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320506_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61320506_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5 SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320507_fail_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61320507_fail_ARR_VPU_SSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320508_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21320508_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320509_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_0;
	        ##EDC## SetBin SoftBins.b21320509_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_SPINE_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320510_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21320510_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320511_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21320511_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320512_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21320512_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_2_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320513_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21320513_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320514_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21320514_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5 LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320515_fail_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21320515_fail_ARR_VPU_LSA_VPU_KS_E_END_T_VCCSA_LFM_X_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610516_fail_XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610516_fail_ARR_VPU_XSA_VPU_VMAX_E_END_T_VCCSA_LFM_X_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}