	component ddio is
		port (
			inclock  : in    std_logic                     := 'X';             -- export
			outclock : in    std_logic                     := 'X';             -- export
			dout     : out   std_logic_vector(31 downto 0);                    -- export
			din      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pad_io   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			oe       : in    std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component ddio;

