{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646162520117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 20:21:59 2022 " "Processing started: Tue Mar  1 20:21:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646162520119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646162520119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646162520120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646162520518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646162520518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646162533692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646162533692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646162533789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soc_rst top.v(63) " "Verilog HDL or VHDL warning at top.v(63): object \"soc_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533799 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rst top.v(64) " "Verilog HDL or VHDL warning at top.v(64): object \"cpu_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533799 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re top.v(68) " "Verilog HDL or VHDL warning at top.v(68): object \"scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533799 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we top.v(70) " "Verilog HDL or VHDL warning at top.v(70): object \"bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533799 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re top.v(71) " "Verilog HDL or VHDL warning at top.v(71): object \"bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533799 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_tx_sink_last top.v(80) " "Verilog HDL or VHDL warning at top.v(80): object \"serial_bridge_tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533800 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_rx_source_ready top.v(88) " "Verilog HDL or VHDL warning at top.v(88): object \"serial_bridge_rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533800 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_wishbone_err top.v(107) " "Verilog HDL or VHDL warning at top.v(107): object \"serial_bridge_wishbone_err\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533800 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re top.v(121) " "Verilog HDL or VHDL warning at top.v(121): object \"leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533800 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_we top.v(123) " "Verilog HDL or VHDL warning at top.v(123): object \"switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_re top.v(124) " "Verilog HDL or VHDL warning at top.v(124): object \"switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_we top.v(126) " "Verilog HDL or VHDL warning at top.v(126): object \"buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_re top.v(127) " "Verilog HDL or VHDL warning at top.v(127): object \"buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_irq top.v(131) " "Verilog HDL or VHDL warning at top.v(131): object \"adxl362_irq\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_status_we top.v(144) " "Verilog HDL or VHDL warning at top.v(144): object \"adxl362_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_status_re top.v(145) " "Verilog HDL or VHDL warning at top.v(145): object \"adxl362_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_mosi_re top.v(147) " "Verilog HDL or VHDL warning at top.v(147): object \"adxl362_mosi_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533801 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_miso_we top.v(149) " "Verilog HDL or VHDL warning at top.v(149): object \"adxl362_miso_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533802 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_miso_re top.v(150) " "Verilog HDL or VHDL warning at top.v(150): object \"adxl362_miso_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533802 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_cs_re top.v(154) " "Verilog HDL or VHDL warning at top.v(154): object \"adxl362_cs_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533802 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adxl362_loopback_re top.v(157) " "Verilog HDL or VHDL warning at top.v(157): object \"adxl362_loopback_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533802 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_cti top.v(257) " "Verilog HDL or VHDL warning at top.v(257): object \"basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_bte top.v(258) " "Verilog HDL or VHDL warning at top.v(258): object \"basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_control0_we top.v(266) " "Verilog HDL or VHDL warning at top.v(266): object \"csr_bankarray_csrbank0_control0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_status_r top.v(269) " "Verilog HDL or VHDL warning at top.v(269): object \"csr_bankarray_csrbank0_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_mosi0_we top.v(274) " "Verilog HDL or VHDL warning at top.v(274): object \"csr_bankarray_csrbank0_mosi0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533804 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_miso_r top.v(277) " "Verilog HDL or VHDL warning at top.v(277): object \"csr_bankarray_csrbank0_miso_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_cs0_we top.v(282) " "Verilog HDL or VHDL warning at top.v(282): object \"csr_bankarray_csrbank0_cs0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_loopback0_we top.v(286) " "Verilog HDL or VHDL warning at top.v(286): object \"csr_bankarray_csrbank0_loopback0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_in_r top.v(294) " "Verilog HDL or VHDL warning at top.v(294): object \"csr_bankarray_csrbank1_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_reset0_we top.v(304) " "Verilog HDL or VHDL warning at top.v(304): object \"csr_bankarray_csrbank2_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533805 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_scratch0_we top.v(308) " "Verilog HDL or VHDL warning at top.v(308): object \"csr_bankarray_csrbank2_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_bus_errors_r top.v(311) " "Verilog HDL or VHDL warning at top.v(311): object \"csr_bankarray_csrbank2_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_we top.v(316) " "Verilog HDL or VHDL warning at top.v(316): object \"csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_dat_w top.v(317) " "Verilog HDL or VHDL warning at top.v(317): object \"csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_out0_we top.v(329) " "Verilog HDL or VHDL warning at top.v(329): object \"csr_bankarray_csrbank3_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_in_r top.v(337) " "Verilog HDL or VHDL warning at top.v(337): object \"csr_bankarray_csrbank4_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646162533806 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 top.v(371) " "Verilog HDL assignment warning at top.v(371): truncated value with size 32 to match size of target (30)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533811 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top.v(381) " "Verilog HDL assignment warning at top.v(381): truncated value with size 16 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533811 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 top.v(384) " "Verilog HDL assignment warning at top.v(384): truncated value with size 24 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533812 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(387) " "Verilog HDL assignment warning at top.v(387): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533812 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(407) " "Verilog HDL assignment warning at top.v(407): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533812 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(503) " "Verilog HDL assignment warning at top.v(503): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533815 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(527) " "Verilog HDL assignment warning at top.v(527): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533816 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(491) " "Verilog HDL Case Statement information at top.v(491): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 491 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646162533818 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(621) " "Verilog HDL Case Statement information at top.v(621): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 621 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646162533824 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(1006) " "Verilog HDL assignment warning at top.v(1006): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533829 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 top.v(1405) " "Verilog HDL assignment warning at top.v(1405): truncated value with size 33 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533843 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 top.v(1407) " "Verilog HDL assignment warning at top.v(1407): truncated value with size 33 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646162533844 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(1632) " "Net \"mem.data_a\" at top.v(1632) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1632 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646162533904 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(1632) " "Net \"mem.waddr_a\" at top.v(1632) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1632 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646162533904 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(1632) " "Net \"mem.we_a\" at top.v(1632) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1632 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646162533905 "|top"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 /home/alexandre/multi-riscv-p2p/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"/home/alexandre/multi-riscv-p2p/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1646162536435 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem " "RAM logic \"mem\" is uninferred because MIF is not supported for the selected family" {  } { { "top.v" "mem" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1632 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1646162536486 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646162536486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[0\] GND " "Pin \"display_1\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[1\] GND " "Pin \"display_1\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[2\] GND " "Pin \"display_1\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[3\] GND " "Pin \"display_1\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[4\] GND " "Pin \"display_1\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[5\] GND " "Pin \"display_1\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[6\] VCC " "Pin \"display_1\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[7\] VCC " "Pin \"display_1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[0\] GND " "Pin \"display_2\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[1\] GND " "Pin \"display_2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[2\] GND " "Pin \"display_2\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[3\] GND " "Pin \"display_2\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[4\] GND " "Pin \"display_2\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[5\] GND " "Pin \"display_2\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[6\] VCC " "Pin \"display_2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[7\] VCC " "Pin \"display_2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[0\] GND " "Pin \"display_3\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[1\] GND " "Pin \"display_3\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[2\] GND " "Pin \"display_3\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[3\] GND " "Pin \"display_3\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[4\] GND " "Pin \"display_3\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[5\] GND " "Pin \"display_3\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[6\] VCC " "Pin \"display_3\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[7\] VCC " "Pin \"display_3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[0\] GND " "Pin \"display_4\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[1\] GND " "Pin \"display_4\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[2\] GND " "Pin \"display_4\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[3\] GND " "Pin \"display_4\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[4\] GND " "Pin \"display_4\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[5\] GND " "Pin \"display_4\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[6\] VCC " "Pin \"display_4\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[7\] VCC " "Pin \"display_4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[0\] GND " "Pin \"display_5\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[1\] GND " "Pin \"display_5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[2\] GND " "Pin \"display_5\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[3\] GND " "Pin \"display_5\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[4\] GND " "Pin \"display_5\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[5\] GND " "Pin \"display_5\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[6\] VCC " "Pin \"display_5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[7\] VCC " "Pin \"display_5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[0\] GND " "Pin \"display_6\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[1\] GND " "Pin \"display_6\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[2\] GND " "Pin \"display_6\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[3\] GND " "Pin \"display_6\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[4\] GND " "Pin \"display_6\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[5\] GND " "Pin \"display_6\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[6\] VCC " "Pin \"display_6\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[7\] VCC " "Pin \"display_6\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646162538067 "|top|display_6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646162538067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646162538230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646162541774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646162542191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646162542191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1097 " "Implemented 1097 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646162542470 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646162542470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1020 " "Implemented 1020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646162542470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646162542470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646162542497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 20:22:22 2022 " "Processing ended: Tue Mar  1 20:22:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646162542497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646162542497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646162542497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646162542497 ""}
