// Seed: 282882029
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  type_9(
      id_2, id_0
  );
endmodule
