<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_engine_types.h source code [linux-5.3.1/drivers/gpu/drm/i915/gt/intel_engine_types.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="execlist_port,i915_ctx_workarounds,i915_wa_ctx_bb,intel_breadcrumbs,intel_engine_cs,intel_engine_execlists,intel_engine_hangcheck,intel_engine_id,intel_engine_pmu,intel_hw_status_page,intel_instdone,intel_ring,st_preempt_hang "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/gt/intel_engine_types.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>gt</a>/<a href='intel_engine_types.h.html'>intel_engine_types.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * SPDX-License-Identifier: MIT</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright Â© 2019 Intel Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__INTEL_ENGINE_TYPES__">__INTEL_ENGINE_TYPES__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__INTEL_ENGINE_TYPES__" data-ref="_M/__INTEL_ENGINE_TYPES__">__INTEL_ENGINE_TYPES__</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../../include/linux/hashtable.h.html">&lt;linux/hashtable.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../../include/linux/irq_work.h.html">&lt;linux/irq_work.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../../include/linux/kref.h.html">&lt;linux/kref.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../../include/linux/list.h.html">&lt;linux/list.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../../include/linux/llist.h.html">&lt;linux/llist.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../i915_gem.h.html">"i915_gem.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../i915_gem_batch_pool.h.html">"i915_gem_batch_pool.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../i915_pmu.h.html">"i915_pmu.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../i915_priolist_types.h.html">"i915_priolist_types.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../i915_selftest.h.html">"i915_selftest.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../i915_timeline_types.h.html">"i915_timeline_types.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="intel_sseu.h.html">"intel_sseu.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../intel_wakeref.h.html">"intel_wakeref.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="intel_workarounds_types.h.html">"intel_workarounds_types.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_SLICES" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</dfn>	3</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_SUBSLICES" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</dfn> 8</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/I915_CMD_HASH_ORDER" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</dfn> 9</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>struct</b> <a class="type" href="../../../../../include/linux/dma-fence.h.html#dma_fence" title='dma_fence' data-ref="dma_fence" data-ref-filename="dma_fence" id="dma_fence">dma_fence</a>;</td></tr>
<tr><th id="33">33</th><td><b>struct</b> <a class="type" href="../gem/i915_gem_object_types.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object" id="drm_i915_gem_object">drm_i915_gem_object</a>;</td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type" id="drm_i915_reg_table" title='drm_i915_reg_table' data-ref="drm_i915_reg_table" data-ref-filename="drm_i915_reg_table">drm_i915_reg_table</dfn>;</td></tr>
<tr><th id="35">35</th><td><b>struct</b> <a class="type" href="../gem/i915_gem_context_types.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context" id="i915_gem_context">i915_gem_context</a>;</td></tr>
<tr><th id="36">36</th><td><b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request" id="i915_request">i915_request</a>;</td></tr>
<tr><th id="37">37</th><td><b>struct</b> <a class="type" href="../i915_scheduler_types.h.html#i915_sched_attr" title='i915_sched_attr' data-ref="i915_sched_attr" data-ref-filename="i915_sched_attr" id="i915_sched_attr">i915_sched_attr</a>;</td></tr>
<tr><th id="38">38</th><td><b>struct</b> <a class="type" href="../intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore" id="intel_uncore">intel_uncore</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="typedef" id="intel_engine_mask_t" title='intel_engine_mask_t' data-type='u8' data-ref="intel_engine_mask_t" data-ref-filename="intel_engine_mask_t">intel_engine_mask_t</dfn>;</td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ALL_ENGINES" data-ref="_M/ALL_ENGINES">ALL_ENGINES</dfn> ((intel_engine_mask_t)~0ul)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>struct</b> <dfn class="type def" id="intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</dfn> {</td></tr>
<tr><th id="44">44</th><td>	<b>struct</b> <a class="type" href="../i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="intel_hw_status_page::vma" title='intel_hw_status_page::vma' data-ref="intel_hw_status_page::vma" data-ref-filename="intel_hw_status_page..vma">vma</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="intel_hw_status_page::addr" title='intel_hw_status_page::addr' data-ref="intel_hw_status_page::addr" data-ref-filename="intel_hw_status_page..addr">addr</dfn>;</td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>struct</b> <dfn class="type def" id="intel_instdone" title='intel_instdone' data-ref="intel_instdone" data-ref-filename="intel_instdone">intel_instdone</dfn> {</td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::instdone" title='intel_instdone::instdone' data-ref="intel_instdone::instdone" data-ref-filename="intel_instdone..instdone">instdone</dfn>;</td></tr>
<tr><th id="50">50</th><td>	<i>/* The following exist only in the RCS engine */</i></td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::slice_common" title='intel_instdone::slice_common' data-ref="intel_instdone::slice_common" data-ref-filename="intel_instdone..slice_common">slice_common</dfn>;</td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::sampler" title='intel_instdone::sampler' data-ref="intel_instdone::sampler" data-ref-filename="intel_instdone..sampler">sampler</dfn>[<a class="macro" href="#27" title="3" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</a>][<a class="macro" href="#28" title="8" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</a>];</td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::row" title='intel_instdone::row' data-ref="intel_instdone::row" data-ref-filename="intel_instdone..row">row</dfn>[<a class="macro" href="#27" title="3" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</a>][<a class="macro" href="#28" title="8" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</a>];</td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <dfn class="type def" id="intel_engine_hangcheck" title='intel_engine_hangcheck' data-ref="intel_engine_hangcheck" data-ref-filename="intel_engine_hangcheck">intel_engine_hangcheck</dfn> {</td></tr>
<tr><th id="57">57</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl field" id="intel_engine_hangcheck::acthd" title='intel_engine_hangcheck::acthd' data-ref="intel_engine_hangcheck::acthd" data-ref-filename="intel_engine_hangcheck..acthd">acthd</dfn>;</td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_hangcheck::last_ring" title='intel_engine_hangcheck::last_ring' data-ref="intel_engine_hangcheck::last_ring" data-ref-filename="intel_engine_hangcheck..last_ring">last_ring</dfn>;</td></tr>
<tr><th id="59">59</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_hangcheck::last_head" title='intel_engine_hangcheck::last_head' data-ref="intel_engine_hangcheck::last_head" data-ref-filename="intel_engine_hangcheck..last_head">last_head</dfn>;</td></tr>
<tr><th id="60">60</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="intel_engine_hangcheck::action_timestamp" title='intel_engine_hangcheck::action_timestamp' data-ref="intel_engine_hangcheck::action_timestamp" data-ref-filename="intel_engine_hangcheck..action_timestamp">action_timestamp</dfn>;</td></tr>
<tr><th id="61">61</th><td>	<b>struct</b> <a class="type" href="#intel_instdone" title='intel_instdone' data-ref="intel_instdone" data-ref-filename="intel_instdone">intel_instdone</a> <dfn class="decl field" id="intel_engine_hangcheck::instdone" title='intel_engine_hangcheck::instdone' data-ref="intel_engine_hangcheck::instdone" data-ref-filename="intel_engine_hangcheck..instdone">instdone</dfn>;</td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>struct</b> <dfn class="type def" id="intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</dfn> {</td></tr>
<tr><th id="65">65</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/kref.h.html#kref" title='kref' data-ref="kref" data-ref-filename="kref">kref</a> <dfn class="decl field" id="intel_ring::ref" title='intel_ring::ref' data-ref="intel_ring::ref" data-ref-filename="intel_ring..ref">ref</dfn>;</td></tr>
<tr><th id="66">66</th><td>	<b>struct</b> <a class="type" href="../i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="intel_ring::vma" title='intel_ring::vma' data-ref="intel_ring::vma" data-ref-filename="intel_ring..vma">vma</dfn>;</td></tr>
<tr><th id="67">67</th><td>	<em>void</em> *<dfn class="decl field" id="intel_ring::vaddr" title='intel_ring::vaddr' data-ref="intel_ring::vaddr" data-ref-filename="intel_ring..vaddr">vaddr</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>	<b>struct</b> <a class="type" href="../i915_timeline_types.h.html#i915_timeline" title='i915_timeline' data-ref="i915_timeline" data-ref-filename="i915_timeline">i915_timeline</a> *<dfn class="decl field" id="intel_ring::timeline" title='intel_ring::timeline' data-ref="intel_ring::timeline" data-ref-filename="intel_ring..timeline">timeline</dfn>;</td></tr>
<tr><th id="70">70</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_ring::request_list" title='intel_ring::request_list' data-ref="intel_ring::request_list" data-ref-filename="intel_ring..request_list">request_list</dfn>;</td></tr>
<tr><th id="71">71</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_ring::active_link" title='intel_ring::active_link' data-ref="intel_ring::active_link" data-ref-filename="intel_ring..active_link">active_link</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<i>/*</i></td></tr>
<tr><th id="74">74</th><td><i>	 * As we have two types of rings, one global to the engine used</i></td></tr>
<tr><th id="75">75</th><td><i>	 * by ringbuffer submission and those that are exclusive to a</i></td></tr>
<tr><th id="76">76</th><td><i>	 * context used by execlists, we have to play safe and allow</i></td></tr>
<tr><th id="77">77</th><td><i>	 * atomic updates to the pin_count. However, the actual pinning</i></td></tr>
<tr><th id="78">78</th><td><i>	 * of the context is either done during initialisation for</i></td></tr>
<tr><th id="79">79</th><td><i>	 * ringbuffer submission or serialised as part of the context</i></td></tr>
<tr><th id="80">80</th><td><i>	 * pinning for execlists, and so we do not need a mutex ourselves</i></td></tr>
<tr><th id="81">81</th><td><i>	 * to serialise intel_ring_pin/intel_ring_unpin.</i></td></tr>
<tr><th id="82">82</th><td><i>	 */</i></td></tr>
<tr><th id="83">83</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#atomic_t" title='atomic_t' data-type='struct atomic_t' data-ref="atomic_t" data-ref-filename="atomic_t">atomic_t</a> <dfn class="decl field" id="intel_ring::pin_count" title='intel_ring::pin_count' data-ref="intel_ring::pin_count" data-ref-filename="intel_ring..pin_count">pin_count</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::head" title='intel_ring::head' data-ref="intel_ring::head" data-ref-filename="intel_ring..head">head</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::tail" title='intel_ring::tail' data-ref="intel_ring::tail" data-ref-filename="intel_ring..tail">tail</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::emit" title='intel_ring::emit' data-ref="intel_ring::emit" data-ref-filename="intel_ring..emit">emit</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::space" title='intel_ring::space' data-ref="intel_ring::space" data-ref-filename="intel_ring..space">space</dfn>;</td></tr>
<tr><th id="90">90</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::size" title='intel_ring::size' data-ref="intel_ring::size" data-ref-filename="intel_ring..size">size</dfn>;</td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::effective_size" title='intel_ring::effective_size' data-ref="intel_ring::effective_size" data-ref-filename="intel_ring..effective_size">effective_size</dfn>;</td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> * we use a single page to load ctx workarounds so all of these</i></td></tr>
<tr><th id="96">96</th><td><i> * values are referred in terms of dwords</i></td></tr>
<tr><th id="97">97</th><td><i> *</i></td></tr>
<tr><th id="98">98</th><td><i> * struct i915_wa_ctx_bb:</i></td></tr>
<tr><th id="99">99</th><td><i> *  offset: specifies batch starting position, also helpful in case</i></td></tr>
<tr><th id="100">100</th><td><i> *    if we want to have multiple batches at different offsets based on</i></td></tr>
<tr><th id="101">101</th><td><i> *    some criteria. It is not a requirement at the moment but provides</i></td></tr>
<tr><th id="102">102</th><td><i> *    an option for future use.</i></td></tr>
<tr><th id="103">103</th><td><i> *  size: size of the batch in DWORDS</i></td></tr>
<tr><th id="104">104</th><td><i> */</i></td></tr>
<tr><th id="105">105</th><td><b>struct</b> <dfn class="type def" id="i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</dfn> {</td></tr>
<tr><th id="106">106</th><td>	<b>struct</b> <dfn class="type def" id="i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb">i915_wa_ctx_bb</a></a></dfn> {</td></tr>
<tr><th id="107">107</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::offset" title='i915_wa_ctx_bb::offset' data-ref="i915_wa_ctx_bb::offset" data-ref-filename="i915_wa_ctx_bb..offset">offset</dfn>;</td></tr>
<tr><th id="108">108</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::size" title='i915_wa_ctx_bb::size' data-ref="i915_wa_ctx_bb::size" data-ref-filename="i915_wa_ctx_bb..size">size</dfn>;</td></tr>
<tr><th id="109">109</th><td>	} <dfn class="decl field" id="i915_ctx_workarounds::indirect_ctx" title='i915_ctx_workarounds::indirect_ctx' data-ref="i915_ctx_workarounds::indirect_ctx" data-ref-filename="i915_ctx_workarounds..indirect_ctx">indirect_ctx</dfn>, <dfn class="decl field" id="i915_ctx_workarounds::per_ctx" title='i915_ctx_workarounds::per_ctx' data-ref="i915_ctx_workarounds::per_ctx" data-ref-filename="i915_ctx_workarounds..per_ctx">per_ctx</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<b>struct</b> <a class="type" href="../i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="i915_ctx_workarounds::vma" title='i915_ctx_workarounds::vma' data-ref="i915_ctx_workarounds::vma" data-ref-filename="i915_ctx_workarounds..vma">vma</dfn>;</td></tr>
<tr><th id="111">111</th><td>};</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_VCS" data-ref="_M/I915_MAX_VCS">I915_MAX_VCS</dfn>	4</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_VECS" data-ref="_M/I915_MAX_VECS">I915_MAX_VECS</dfn>	2</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * Engine IDs definitions.</i></td></tr>
<tr><th id="118">118</th><td><i> * Keep instances of the same type engine together.</i></td></tr>
<tr><th id="119">119</th><td><i> */</i></td></tr>
<tr><th id="120">120</th><td><b>enum</b> <dfn class="type def" id="intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</dfn> {</td></tr>
<tr><th id="121">121</th><td>	<dfn class="enum" id="RCS0" title='RCS0' data-ref="RCS0" data-ref-filename="RCS0">RCS0</dfn> = <var>0</var>,</td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="BCS0" title='BCS0' data-ref="BCS0" data-ref-filename="BCS0">BCS0</dfn>,</td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="VCS0" title='VCS0' data-ref="VCS0" data-ref-filename="VCS0">VCS0</dfn>,</td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="VCS1" title='VCS1' data-ref="VCS1" data-ref-filename="VCS1">VCS1</dfn>,</td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="VCS2" title='VCS2' data-ref="VCS2" data-ref-filename="VCS2">VCS2</dfn>,</td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="VCS3" title='VCS3' data-ref="VCS3" data-ref-filename="VCS3">VCS3</dfn>,</td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/_VCS" data-ref="_M/_VCS">_VCS</dfn>(n) (VCS0 + (n))</u></td></tr>
<tr><th id="128">128</th><td>	<dfn class="enum" id="VECS0" title='VECS0' data-ref="VECS0" data-ref-filename="VECS0">VECS0</dfn>,</td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="VECS1" title='VECS1' data-ref="VECS1" data-ref-filename="VECS1">VECS1</dfn>,</td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/_VECS" data-ref="_M/_VECS">_VECS</dfn>(n) (VECS0 + (n))</u></td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="I915_NUM_ENGINES" title='I915_NUM_ENGINES' data-ref="I915_NUM_ENGINES" data-ref-filename="I915_NUM_ENGINES">I915_NUM_ENGINES</dfn></td></tr>
<tr><th id="132">132</th><td>};</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><b>struct</b> <dfn class="type def" id="st_preempt_hang" title='st_preempt_hang' data-ref="st_preempt_hang" data-ref-filename="st_preempt_hang">st_preempt_hang</dfn> {</td></tr>
<tr><th id="135">135</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/completion.h.html#completion" title='completion' data-ref="completion" data-ref-filename="completion">completion</a> <dfn class="decl field" id="st_preempt_hang::completion" title='st_preempt_hang::completion' data-ref="st_preempt_hang::completion" data-ref-filename="st_preempt_hang..completion">completion</dfn>;</td></tr>
<tr><th id="136">136</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="st_preempt_hang::count" title='st_preempt_hang::count' data-ref="st_preempt_hang::count" data-ref-filename="st_preempt_hang..count">count</dfn>;</td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="st_preempt_hang::inject_hang" title='st_preempt_hang::inject_hang' data-ref="st_preempt_hang::inject_hang" data-ref-filename="st_preempt_hang..inject_hang">inject_hang</dfn>;</td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i class="doc">/**</i></td></tr>
<tr><th id="141">141</th><td><i class="doc"> * struct intel_engine_execlists - execlist submission queue and port state</i></td></tr>
<tr><th id="142">142</th><td><i class="doc"> *</i></td></tr>
<tr><th id="143">143</th><td><i class="doc"> * The struct intel_engine_execlists represents the combined logical state of</i></td></tr>
<tr><th id="144">144</th><td><i class="doc"> * driver and the hardware state for execlist mode of submission.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc"> */</i></td></tr>
<tr><th id="146">146</th><td><b>struct</b> <dfn class="type def" id="intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</dfn> {</td></tr>
<tr><th id="147">147</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">	 *<span class="command"> @tasklet</span>: softirq tasklet for bottom handler</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="150">150</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/interrupt.h.html#tasklet_struct" title='tasklet_struct' data-ref="tasklet_struct" data-ref-filename="tasklet_struct">tasklet_struct</a> <dfn class="decl field" id="intel_engine_execlists::tasklet" title='intel_engine_execlists::tasklet' data-ref="intel_engine_execlists::tasklet" data-ref-filename="intel_engine_execlists..tasklet">tasklet</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">	 *<span class="command"> @default</span>_priolist: priority list for I915_PRIORITY_NORMAL</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="155">155</th><td>	<b>struct</b> <a class="type" href="../i915_priolist_types.h.html#i915_priolist" title='i915_priolist' data-ref="i915_priolist" data-ref-filename="i915_priolist">i915_priolist</a> <dfn class="decl field" id="intel_engine_execlists::default_priolist" title='intel_engine_execlists::default_priolist' data-ref="intel_engine_execlists::default_priolist" data-ref-filename="intel_engine_execlists..default_priolist">default_priolist</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">	 *<span class="command"> @no</span>_priolist: priority lists disabled</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_engine_execlists::no_priolist" title='intel_engine_execlists::no_priolist' data-ref="intel_engine_execlists::no_priolist" data-ref-filename="intel_engine_execlists..no_priolist">no_priolist</dfn>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">	 *<span class="command"> @submit</span>_reg: gen-specific execlist submission register</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">	 * set to the ExecList Submission Port (elsp) register pre-Gen11 and to</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">	 * the ExecList Submission Queue Contents register array for Gen11+</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#36" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="intel_engine_execlists::submit_reg" title='intel_engine_execlists::submit_reg' data-ref="intel_engine_execlists::submit_reg" data-ref-filename="intel_engine_execlists..submit_reg">submit_reg</dfn>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">	 *<span class="command"> @ctrl</span>_reg: the enhanced execlists control register, used to load the</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">	 * submit queue on the HW and to request preemptions to idle</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#36" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="intel_engine_execlists::ctrl_reg" title='intel_engine_execlists::ctrl_reg' data-ref="intel_engine_execlists::ctrl_reg" data-ref-filename="intel_engine_execlists..ctrl_reg">ctrl_reg</dfn>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">	 * <span class="command">@port</span>: execlist port states</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">	 * For each hardware ELSP (ExecList Submission Port) we keep</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">	 * track of the last request and the number of times we submitted</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">	 * that port to hw. We then count the number of times the hw reports</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">	 * a context completion or preemption. As only one context can</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">	 * be active on hw, we limit resubmission of context to port[0]. This</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">	 * is called Lite Restore, of the context.</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="185">185</th><td>	<b>struct</b> <dfn class="type def" id="execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port"><a class="type" href="#execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port">execlist_port</a></dfn> {</td></tr>
<tr><th id="186">186</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">		 *<span class="command"> @request</span>_count: combined request and submission count</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="189">189</th><td>		<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="decl field" id="execlist_port::request_count" title='execlist_port::request_count' data-ref="execlist_port::request_count" data-ref-filename="execlist_port..request_count">request_count</dfn>;</td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/EXECLIST_COUNT_BITS" data-ref="_M/EXECLIST_COUNT_BITS">EXECLIST_COUNT_BITS</dfn> 2</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/port_request" data-ref="_M/port_request">port_request</dfn>(p) ptr_mask_bits((p)-&gt;request_count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/port_count" data-ref="_M/port_count">port_count</dfn>(p) ptr_unmask_bits((p)-&gt;request_count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/port_pack" data-ref="_M/port_pack">port_pack</dfn>(rq, count) ptr_pack_bits(rq, count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/port_unpack" data-ref="_M/port_unpack">port_unpack</dfn>(p, count) ptr_unpack_bits((p)-&gt;request_count, count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/port_set" data-ref="_M/port_set">port_set</dfn>(p, packed) ((p)-&gt;request_count = (packed))</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/port_isset" data-ref="_M/port_isset">port_isset</dfn>(p) ((p)-&gt;request_count)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/port_index" data-ref="_M/port_index">port_index</dfn>(p, execlists) ((p) - (execlists)-&gt;port)</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">		 *<span class="command"> @context</span>_id: context ID for port</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="202">202</th><td>		<a class="macro" href="../i915_gem.h.html#59" title="" data-ref="_M/GEM_DEBUG_DECL">GEM_DEBUG_DECL</a>(u32 context_id);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/EXECLIST_MAX_PORTS" data-ref="_M/EXECLIST_MAX_PORTS">EXECLIST_MAX_PORTS</dfn> 2</u></td></tr>
<tr><th id="205">205</th><td>	} <dfn class="decl field" id="intel_engine_execlists::port" title='intel_engine_execlists::port' data-ref="intel_engine_execlists::port" data-ref-filename="intel_engine_execlists..port">port</dfn>[<a class="macro" href="#204" title="2" data-ref="_M/EXECLIST_MAX_PORTS">EXECLIST_MAX_PORTS</a>];</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">	 *<span class="command"> @active</span>: is the HW active? We consider the HW as active after</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">	 * submitting any context for execution and until we have seen the</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">	 * last context completion event. After that, we do not expect any</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">	 * more events until we submit, and so can park the HW.</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">	 * As we have a small number of different sources from which we feed</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">	 * the HW, we track the state of each inside a single bitfield.</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="216">216</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::active" title='intel_engine_execlists::active' data-ref="intel_engine_execlists::active" data-ref-filename="intel_engine_execlists..active">active</dfn>;</td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/EXECLISTS_ACTIVE_USER" data-ref="_M/EXECLISTS_ACTIVE_USER">EXECLISTS_ACTIVE_USER</dfn> 0</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/EXECLISTS_ACTIVE_PREEMPT" data-ref="_M/EXECLISTS_ACTIVE_PREEMPT">EXECLISTS_ACTIVE_PREEMPT</dfn> 1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/EXECLISTS_ACTIVE_HWACK" data-ref="_M/EXECLISTS_ACTIVE_HWACK">EXECLISTS_ACTIVE_HWACK</dfn> 2</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">	 * <span class="command">@port</span>_mask: number of execlist ports - 1</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="224">224</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::port_mask" title='intel_engine_execlists::port_mask' data-ref="intel_engine_execlists::port_mask" data-ref-filename="intel_engine_execlists..port_mask">port_mask</dfn>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">	 *<span class="command"> @queue</span>_priority_hint: Highest pending priority.</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">	 * When we add requests into the queue, or adjust the priority of</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">	 * executing requests, we compute the maximum priority of those</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">	 * pending requests. We can then use this value to determine if</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">	 * we need to preempt the executing requests to service the queue.</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">	 * However, since the we may have recorded the priority of an inflight</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">	 * request we wanted to preempt but since completed, at the time of</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">	 * dequeuing the priority hint may no longer may match the highest</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">	 * available request priority.</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="238">238</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_execlists::queue_priority_hint" title='intel_engine_execlists::queue_priority_hint' data-ref="intel_engine_execlists::queue_priority_hint" data-ref-filename="intel_engine_execlists..queue_priority_hint">queue_priority_hint</dfn>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">	 *<span class="command"> @queue</span>: queue of requests, in priority lists</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="243">243</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/rbtree.h.html#rb_root_cached" title='rb_root_cached' data-ref="rb_root_cached" data-ref-filename="rb_root_cached">rb_root_cached</a> <dfn class="decl field" id="intel_engine_execlists::queue" title='intel_engine_execlists::queue' data-ref="intel_engine_execlists::queue" data-ref-filename="intel_engine_execlists..queue">queue</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/rbtree.h.html#rb_root_cached" title='rb_root_cached' data-ref="rb_root_cached" data-ref-filename="rb_root_cached">rb_root_cached</a> <dfn class="decl field" id="intel_engine_execlists::virtual" title='intel_engine_execlists::virtual' data-ref="intel_engine_execlists::virtual" data-ref-filename="intel_engine_execlists..virtual">virtual</dfn>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">	 *<span class="command"> @csb</span>_write: control register for Context Switch buffer</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">	 * Note this register may be either mmio or HWSP shadow.</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="251">251</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="intel_engine_execlists::csb_write" title='intel_engine_execlists::csb_write' data-ref="intel_engine_execlists::csb_write" data-ref-filename="intel_engine_execlists..csb_write">csb_write</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">	 *<span class="command"> @csb</span>_status: status array for Context Switch buffer</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">	 * Note these register may be either mmio or HWSP shadow.</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="258">258</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="intel_engine_execlists::csb_status" title='intel_engine_execlists::csb_status' data-ref="intel_engine_execlists::csb_status" data-ref-filename="intel_engine_execlists..csb_status">csb_status</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">	 *<span class="command"> @preempt</span>_complete_status: expected CSB upon completing preemption</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="263">263</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_execlists::preempt_complete_status" title='intel_engine_execlists::preempt_complete_status' data-ref="intel_engine_execlists::preempt_complete_status" data-ref-filename="intel_engine_execlists..preempt_complete_status">preempt_complete_status</dfn>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">	 *<span class="command"> @csb</span>_size: context status buffer FIFO size</i></td></tr>
<tr><th id="267">267</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="268">268</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_execlists::csb_size" title='intel_engine_execlists::csb_size' data-ref="intel_engine_execlists::csb_size" data-ref-filename="intel_engine_execlists..csb_size">csb_size</dfn>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">	 *<span class="command"> @csb</span>_head: context status buffer head</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="273">273</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_execlists::csb_head" title='intel_engine_execlists::csb_head' data-ref="intel_engine_execlists::csb_head" data-ref-filename="intel_engine_execlists..csb_head">csb_head</dfn>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>	<a class="macro" href="../i915_selftest.h.html#86" title="" data-ref="_M/I915_SELFTEST_DECLARE">I915_SELFTEST_DECLARE</a>(<b>struct</b> st_preempt_hang preempt_hang;)</td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/INTEL_ENGINE_CS_MAX_NAME" data-ref="_M/INTEL_ENGINE_CS_MAX_NAME">INTEL_ENGINE_CS_MAX_NAME</dfn> 8</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><b>struct</b> <dfn class="type def" id="intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</dfn> {</td></tr>
<tr><th id="281">281</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="decl field" id="intel_engine_cs::i915" title='intel_engine_cs::i915' data-ref="intel_engine_cs::i915" data-ref-filename="intel_engine_cs..i915">i915</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<b>struct</b> <a class="type" href="../intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="decl field" id="intel_engine_cs::uncore" title='intel_engine_cs::uncore' data-ref="intel_engine_cs::uncore" data-ref-filename="intel_engine_cs..uncore">uncore</dfn>;</td></tr>
<tr><th id="283">283</th><td>	<em>char</em> <dfn class="decl field" id="intel_engine_cs::name" title='intel_engine_cs::name' data-ref="intel_engine_cs::name" data-ref-filename="intel_engine_cs..name">name</dfn>[<a class="macro" href="#278" title="8" data-ref="_M/INTEL_ENGINE_CS_MAX_NAME">INTEL_ENGINE_CS_MAX_NAME</a>];</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>	<b>enum</b> <a class="type" href="#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="decl field" id="intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::hw_id" title='intel_engine_cs::hw_id' data-ref="intel_engine_cs::hw_id" data-ref-filename="intel_engine_cs..hw_id">hw_id</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::guc_id" title='intel_engine_cs::guc_id' data-ref="intel_engine_cs::guc_id" data-ref-filename="intel_engine_cs..guc_id">guc_id</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="#intel_engine_mask_t" title='intel_engine_mask_t' data-type='u8' data-ref="intel_engine_mask_t" data-ref-filename="intel_engine_mask_t">intel_engine_mask_t</a> <dfn class="decl field" id="intel_engine_cs::mask" title='intel_engine_cs::mask' data-ref="intel_engine_cs::mask" data-ref-filename="intel_engine_cs..mask">mask</dfn>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::uabi_class" title='intel_engine_cs::uabi_class' data-ref="intel_engine_cs::uabi_class" data-ref-filename="intel_engine_cs..uabi_class">uabi_class</dfn>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::class" title='intel_engine_cs::class' data-ref="intel_engine_cs::class" data-ref-filename="intel_engine_cs..class">class</dfn>;</td></tr>
<tr><th id="293">293</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::instance" title='intel_engine_cs::instance' data-ref="intel_engine_cs::instance" data-ref-filename="intel_engine_cs..instance">instance</dfn>;</td></tr>
<tr><th id="294">294</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::context_size" title='intel_engine_cs::context_size' data-ref="intel_engine_cs::context_size" data-ref-filename="intel_engine_cs..context_size">context_size</dfn>;</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</dfn>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::uabi_capabilities" title='intel_engine_cs::uabi_capabilities' data-ref="intel_engine_cs::uabi_capabilities" data-ref-filename="intel_engine_cs..uabi_capabilities">uabi_capabilities</dfn>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>	<b>struct</b> <a class="type" href="intel_sseu.h.html#intel_sseu" title='intel_sseu' data-ref="intel_sseu" data-ref-filename="intel_sseu">intel_sseu</a> <dfn class="decl field" id="intel_engine_cs::sseu" title='intel_engine_cs::sseu' data-ref="intel_engine_cs::sseu" data-ref-filename="intel_engine_cs..sseu">sseu</dfn>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>	<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="decl field" id="intel_engine_cs::buffer" title='intel_engine_cs::buffer' data-ref="intel_engine_cs::buffer" data-ref-filename="intel_engine_cs..buffer">buffer</dfn>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>	<b>struct</b> {</td></tr>
<tr><th id="304">304</th><td>		<a class="typedef" href="../../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::lock" title='intel_engine_cs::(anonymous struct)::lock' data-ref="intel_engine_cs::(anonymous)::lock" data-ref-filename="intel_engine_cs..(anonymous)..lock">lock</dfn>;</td></tr>
<tr><th id="305">305</th><td>		<b>struct</b> <a class="type" href="../../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::requests" title='intel_engine_cs::(anonymous struct)::requests' data-ref="intel_engine_cs::(anonymous)::requests" data-ref-filename="intel_engine_cs..(anonymous)..requests">requests</dfn>;</td></tr>
<tr><th id="306">306</th><td>	} <dfn class="decl field" id="intel_engine_cs::active" title='intel_engine_cs::active' data-ref="intel_engine_cs::active" data-ref-filename="intel_engine_cs..active">active</dfn>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/llist.h.html#llist_head" title='llist_head' data-ref="llist_head" data-ref-filename="llist_head">llist_head</a> <dfn class="decl field" id="intel_engine_cs::barrier_tasks" title='intel_engine_cs::barrier_tasks' data-ref="intel_engine_cs::barrier_tasks" data-ref-filename="intel_engine_cs..barrier_tasks">barrier_tasks</dfn>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>	<b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context" id="intel_context"><a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a></a> *<dfn class="decl field" id="intel_engine_cs::kernel_context" title='intel_engine_cs::kernel_context' data-ref="intel_engine_cs::kernel_context" data-ref-filename="intel_engine_cs..kernel_context">kernel_context</dfn>; <i>/* pinned */</i></td></tr>
<tr><th id="311">311</th><td>	<b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *<dfn class="decl field" id="intel_engine_cs::preempt_context" title='intel_engine_cs::preempt_context' data-ref="intel_engine_cs::preempt_context" data-ref-filename="intel_engine_cs..preempt_context">preempt_context</dfn>; <i>/* pinned; optional */</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="#intel_engine_mask_t" title='intel_engine_mask_t' data-type='u8' data-ref="intel_engine_mask_t" data-ref-filename="intel_engine_mask_t">intel_engine_mask_t</a> <dfn class="decl field" id="intel_engine_cs::saturated" title='intel_engine_cs::saturated' data-ref="intel_engine_cs::saturated" data-ref-filename="intel_engine_cs..saturated">saturated</dfn>; <i>/* submitting semaphores too late? */</i></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="intel_engine_cs::serial" title='intel_engine_cs::serial' data-ref="intel_engine_cs::serial" data-ref-filename="intel_engine_cs..serial">serial</dfn>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="intel_engine_cs::wakeref_serial" title='intel_engine_cs::wakeref_serial' data-ref="intel_engine_cs::wakeref_serial" data-ref-filename="intel_engine_cs..wakeref_serial">wakeref_serial</dfn>;</td></tr>
<tr><th id="318">318</th><td>	<b>struct</b> <a class="type" href="../intel_wakeref.h.html#intel_wakeref" title='intel_wakeref' data-ref="intel_wakeref" data-ref-filename="intel_wakeref">intel_wakeref</a> <dfn class="decl field" id="intel_engine_cs::wakeref" title='intel_engine_cs::wakeref' data-ref="intel_engine_cs::wakeref" data-ref-filename="intel_engine_cs..wakeref">wakeref</dfn>;</td></tr>
<tr><th id="319">319</th><td>	<b>struct</b> <a class="type" href="../gem/i915_gem_object_types.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="decl field" id="intel_engine_cs::default_state" title='intel_engine_cs::default_state' data-ref="intel_engine_cs::default_state" data-ref-filename="intel_engine_cs..default_state">default_state</dfn>;</td></tr>
<tr><th id="320">320</th><td>	<em>void</em> *<dfn class="decl field" id="intel_engine_cs::pinned_default_state" title='intel_engine_cs::pinned_default_state' data-ref="intel_engine_cs::pinned_default_state" data-ref-filename="intel_engine_cs..pinned_default_state">pinned_default_state</dfn>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>	<i>/* Rather than have every client wait upon all user interrupts,</i></td></tr>
<tr><th id="323">323</th><td><i>	 * with the herd waking after every interrupt and each doing the</i></td></tr>
<tr><th id="324">324</th><td><i>	 * heavyweight seqno dance, we delegate the task (of being the</i></td></tr>
<tr><th id="325">325</th><td><i>	 * bottom-half of the user interrupt) to the first client. After</i></td></tr>
<tr><th id="326">326</th><td><i>	 * every interrupt, we wake up one client, who does the heavyweight</i></td></tr>
<tr><th id="327">327</th><td><i>	 * coherent seqno read and either goes back to sleep (if incomplete),</i></td></tr>
<tr><th id="328">328</th><td><i>	 * or wakes up all the completed clients in parallel, before then</i></td></tr>
<tr><th id="329">329</th><td><i>	 * transferring the bottom-half status to the next client in the queue.</i></td></tr>
<tr><th id="330">330</th><td><i>	 *</i></td></tr>
<tr><th id="331">331</th><td><i>	 * Compared to walking the entire list of waiters in a single dedicated</i></td></tr>
<tr><th id="332">332</th><td><i>	 * bottom-half, we reduce the latency of the first waiter by avoiding</i></td></tr>
<tr><th id="333">333</th><td><i>	 * a context switch, but incur additional coherent seqno reads when</i></td></tr>
<tr><th id="334">334</th><td><i>	 * following the chain of request breadcrumbs. Since it is most likely</i></td></tr>
<tr><th id="335">335</th><td><i>	 * that we have a single client waiting on each seqno, then reducing</i></td></tr>
<tr><th id="336">336</th><td><i>	 * the overhead of waking that client is much preferred.</i></td></tr>
<tr><th id="337">337</th><td><i>	 */</i></td></tr>
<tr><th id="338">338</th><td>	<b>struct</b> <dfn class="type def" id="intel_breadcrumbs" title='intel_breadcrumbs' data-ref="intel_breadcrumbs" data-ref-filename="intel_breadcrumbs"><a class="type" href="#intel_breadcrumbs" title='intel_breadcrumbs' data-ref="intel_breadcrumbs" data-ref-filename="intel_breadcrumbs">intel_breadcrumbs</a></dfn> {</td></tr>
<tr><th id="339">339</th><td>		<a class="typedef" href="../../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a> <dfn class="decl field" id="intel_breadcrumbs::irq_lock" title='intel_breadcrumbs::irq_lock' data-ref="intel_breadcrumbs::irq_lock" data-ref-filename="intel_breadcrumbs..irq_lock">irq_lock</dfn>;</td></tr>
<tr><th id="340">340</th><td>		<b>struct</b> <a class="type" href="../../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_breadcrumbs::signalers" title='intel_breadcrumbs::signalers' data-ref="intel_breadcrumbs::signalers" data-ref-filename="intel_breadcrumbs..signalers">signalers</dfn>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>		<b>struct</b> <a class="type" href="../../../../../include/linux/irq_work.h.html#irq_work" title='irq_work' data-ref="irq_work" data-ref-filename="irq_work">irq_work</a> <dfn class="decl field" id="intel_breadcrumbs::irq_work" title='intel_breadcrumbs::irq_work' data-ref="intel_breadcrumbs::irq_work" data-ref-filename="intel_breadcrumbs..irq_work">irq_work</dfn>; <i>/* for use from inside irq_lock */</i></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_breadcrumbs::irq_enabled" title='intel_breadcrumbs::irq_enabled' data-ref="intel_breadcrumbs::irq_enabled" data-ref-filename="intel_breadcrumbs..irq_enabled">irq_enabled</dfn>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>		<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_breadcrumbs::irq_armed" title='intel_breadcrumbs::irq_armed' data-ref="intel_breadcrumbs::irq_armed" data-ref-filename="intel_breadcrumbs..irq_armed">irq_armed</dfn>;</td></tr>
<tr><th id="347">347</th><td>	} <dfn class="decl field" id="intel_engine_cs::breadcrumbs" title='intel_engine_cs::breadcrumbs' data-ref="intel_engine_cs::breadcrumbs" data-ref-filename="intel_engine_cs..breadcrumbs">breadcrumbs</dfn>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<b>struct</b> <dfn class="type def" id="intel_engine_pmu" title='intel_engine_pmu' data-ref="intel_engine_pmu" data-ref-filename="intel_engine_pmu"><a class="type" href="#intel_engine_pmu" title='intel_engine_pmu' data-ref="intel_engine_pmu" data-ref-filename="intel_engine_pmu">intel_engine_pmu</a></dfn> {</td></tr>
<tr><th id="350">350</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">		 *<span class="command"> @enable</span>: Bitmask of enable sample events on this engine.</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">		 * Bits correspond to sample event types, for instance</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">		 * I915_SAMPLE_QUEUED is bit 0 etc.</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="356">356</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_pmu::enable" title='intel_engine_pmu::enable' data-ref="intel_engine_pmu::enable" data-ref-filename="intel_engine_pmu..enable">enable</dfn>;</td></tr>
<tr><th id="357">357</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">		 *<span class="command"> @enable</span>_count: Reference count for the enabled samplers.</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">		 * Index number corresponds to <span class="command">@enum</span> <span class="verb">drm_i915_pmu_engine_sample.</span></i></td></tr>
<tr><th id="361">361</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="362">362</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_pmu::enable_count" title='intel_engine_pmu::enable_count' data-ref="intel_engine_pmu::enable_count" data-ref-filename="intel_engine_pmu..enable_count">enable_count</dfn>[<a class="macro" href="../i915_pmu.h.html#34" title="(I915_SAMPLE_SEMA + 1)" data-ref="_M/I915_ENGINE_SAMPLE_COUNT">I915_ENGINE_SAMPLE_COUNT</a>];</td></tr>
<tr><th id="363">363</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">		 *<span class="command"> @sample</span>: Counter values for sampling events.</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">		 * Our internal timer stores the current counters in this field.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">		 * Index number corresponds to <span class="command">@enum</span> <span class="verb">drm_i915_pmu_engine_sample.</span></i></td></tr>
<tr><th id="369">369</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="370">370</th><td>		<b>struct</b> <a class="type" href="../i915_pmu.h.html#i915_pmu_sample" title='i915_pmu_sample' data-ref="i915_pmu_sample" data-ref-filename="i915_pmu_sample">i915_pmu_sample</a> <dfn class="decl field" id="intel_engine_pmu::sample" title='intel_engine_pmu::sample' data-ref="intel_engine_pmu::sample" data-ref-filename="intel_engine_pmu..sample">sample</dfn>[<a class="macro" href="../i915_pmu.h.html#34" title="(I915_SAMPLE_SEMA + 1)" data-ref="_M/I915_ENGINE_SAMPLE_COUNT">I915_ENGINE_SAMPLE_COUNT</a>];</td></tr>
<tr><th id="371">371</th><td>	} <dfn class="decl field" id="intel_engine_cs::pmu" title='intel_engine_cs::pmu' data-ref="intel_engine_cs::pmu" data-ref-filename="intel_engine_cs..pmu">pmu</dfn>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>	<i>/*</i></td></tr>
<tr><th id="374">374</th><td><i>	 * A pool of objects to use as shadow copies of client batch buffers</i></td></tr>
<tr><th id="375">375</th><td><i>	 * when the command parser is enabled. Prevents the client from</i></td></tr>
<tr><th id="376">376</th><td><i>	 * modifying the batch contents after software parsing.</i></td></tr>
<tr><th id="377">377</th><td><i>	 */</i></td></tr>
<tr><th id="378">378</th><td>	<b>struct</b> <a class="type" href="../i915_gem_batch_pool.h.html#i915_gem_batch_pool" title='i915_gem_batch_pool' data-ref="i915_gem_batch_pool" data-ref-filename="i915_gem_batch_pool">i915_gem_batch_pool</a> <dfn class="decl field" id="intel_engine_cs::batch_pool" title='intel_engine_cs::batch_pool' data-ref="intel_engine_cs::batch_pool" data-ref-filename="intel_engine_cs..batch_pool">batch_pool</dfn>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>	<b>struct</b> <a class="type" href="#intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</a> <dfn class="decl field" id="intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</dfn>;</td></tr>
<tr><th id="381">381</th><td>	<b>struct</b> <a class="type" href="#i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</a> <dfn class="decl field" id="intel_engine_cs::wa_ctx" title='intel_engine_cs::wa_ctx' data-ref="intel_engine_cs::wa_ctx" data-ref-filename="intel_engine_cs..wa_ctx">wa_ctx</dfn>;</td></tr>
<tr><th id="382">382</th><td>	<b>struct</b> <a class="type" href="intel_workarounds_types.h.html#i915_wa_list" title='i915_wa_list' data-ref="i915_wa_list" data-ref-filename="i915_wa_list">i915_wa_list</a> <dfn class="decl field" id="intel_engine_cs::ctx_wa_list" title='intel_engine_cs::ctx_wa_list' data-ref="intel_engine_cs::ctx_wa_list" data-ref-filename="intel_engine_cs..ctx_wa_list">ctx_wa_list</dfn>;</td></tr>
<tr><th id="383">383</th><td>	<b>struct</b> <a class="type" href="intel_workarounds_types.h.html#i915_wa_list" title='i915_wa_list' data-ref="i915_wa_list" data-ref-filename="i915_wa_list">i915_wa_list</a> <dfn class="decl field" id="intel_engine_cs::wa_list" title='intel_engine_cs::wa_list' data-ref="intel_engine_cs::wa_list" data-ref-filename="intel_engine_cs..wa_list">wa_list</dfn>;</td></tr>
<tr><th id="384">384</th><td>	<b>struct</b> <a class="type" href="intel_workarounds_types.h.html#i915_wa_list" title='i915_wa_list' data-ref="i915_wa_list" data-ref-filename="i915_wa_list">i915_wa_list</a> <dfn class="decl field" id="intel_engine_cs::whitelist" title='intel_engine_cs::whitelist' data-ref="intel_engine_cs::whitelist" data-ref-filename="intel_engine_cs..whitelist">whitelist</dfn>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>             <dfn class="decl field" id="intel_engine_cs::irq_keep_mask" title='intel_engine_cs::irq_keep_mask' data-ref="intel_engine_cs::irq_keep_mask" data-ref-filename="intel_engine_cs..irq_keep_mask">irq_keep_mask</dfn>; <i>/* always keep these interrupts */</i></td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::irq_enable_mask" title='intel_engine_cs::irq_enable_mask' data-ref="intel_engine_cs::irq_enable_mask" data-ref-filename="intel_engine_cs..irq_enable_mask">irq_enable_mask</dfn>; <i>/* bitmask to enable ring interrupt */</i></td></tr>
<tr><th id="388">388</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_enable" title='intel_engine_cs::irq_enable' data-ref="intel_engine_cs::irq_enable" data-ref-filename="intel_engine_cs..irq_enable">irq_enable</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="1457engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1457engine" data-ref-filename="1457engine">engine</dfn>);</td></tr>
<tr><th id="389">389</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_disable" title='intel_engine_cs::irq_disable' data-ref="intel_engine_cs::irq_disable" data-ref-filename="intel_engine_cs..irq_disable">irq_disable</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1458engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1458engine" data-ref-filename="1458engine">engine</dfn>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::resume" title='intel_engine_cs::resume' data-ref="intel_engine_cs::resume" data-ref-filename="intel_engine_cs..resume">resume</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1459engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1459engine" data-ref-filename="1459engine">engine</dfn>);</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<b>struct</b> {</td></tr>
<tr><th id="394">394</th><td>		<em>void</em> (*<dfn class="decl field" id="intel_engine_cs::(anonymous)::prepare" title='intel_engine_cs::(anonymous struct)::prepare' data-ref="intel_engine_cs::(anonymous)::prepare" data-ref-filename="intel_engine_cs..(anonymous)..prepare">prepare</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="1460engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1460engine" data-ref-filename="1460engine">engine</dfn>);</td></tr>
<tr><th id="395">395</th><td>		<em>void</em> (*<dfn class="decl field" id="intel_engine_cs::(anonymous)::reset" title='intel_engine_cs::(anonymous struct)::reset' data-ref="intel_engine_cs::(anonymous)::reset" data-ref-filename="intel_engine_cs..(anonymous)..reset">reset</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1461engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1461engine" data-ref-filename="1461engine">engine</dfn>, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col2 decl" id="1462stalled" title='stalled' data-type='bool' data-ref="1462stalled" data-ref-filename="1462stalled">stalled</dfn>);</td></tr>
<tr><th id="396">396</th><td>		<em>void</em> (*<dfn class="decl field" id="intel_engine_cs::(anonymous)::finish" title='intel_engine_cs::(anonymous struct)::finish' data-ref="intel_engine_cs::(anonymous)::finish" data-ref-filename="intel_engine_cs..(anonymous)..finish">finish</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1463engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1463engine" data-ref-filename="1463engine">engine</dfn>);</td></tr>
<tr><th id="397">397</th><td>	} <dfn class="decl field" id="intel_engine_cs::reset" title='intel_engine_cs::reset' data-ref="intel_engine_cs::reset" data-ref-filename="intel_engine_cs..reset">reset</dfn>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::park" title='intel_engine_cs::park' data-ref="intel_engine_cs::park" data-ref-filename="intel_engine_cs..park">park</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="1464engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1464engine" data-ref-filename="1464engine">engine</dfn>);</td></tr>
<tr><th id="400">400</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::unpark" title='intel_engine_cs::unpark' data-ref="intel_engine_cs::unpark" data-ref-filename="intel_engine_cs..unpark">unpark</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="1465engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1465engine" data-ref-filename="1465engine">engine</dfn>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::set_default_submission" title='intel_engine_cs::set_default_submission' data-ref="intel_engine_cs::set_default_submission" data-ref-filename="intel_engine_cs..set_default_submission">set_default_submission</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="1466engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1466engine" data-ref-filename="1466engine">engine</dfn>);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context_ops" title='intel_context_ops' data-ref="intel_context_ops" data-ref-filename="intel_context_ops" id="intel_context_ops"><a class="type" href="intel_context_types.h.html#intel_context_ops" title='intel_context_ops' data-ref="intel_context_ops" data-ref-filename="intel_context_ops">intel_context_ops</a></a> *<dfn class="decl field" id="intel_engine_cs::cops" title='intel_engine_cs::cops' data-ref="intel_engine_cs::cops" data-ref-filename="intel_engine_cs..cops">cops</dfn>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::request_alloc" title='intel_engine_cs::request_alloc' data-ref="intel_engine_cs::request_alloc" data-ref-filename="intel_engine_cs..request_alloc">request_alloc</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col7 decl" id="1467rq" title='rq' data-type='struct i915_request *' data-ref="1467rq" data-ref-filename="1467rq">rq</dfn>);</td></tr>
<tr><th id="407">407</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::init_context" title='intel_engine_cs::init_context' data-ref="intel_engine_cs::init_context" data-ref-filename="intel_engine_cs..init_context">init_context</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col8 decl" id="1468rq" title='rq' data-type='struct i915_request *' data-ref="1468rq" data-ref-filename="1468rq">rq</dfn>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_flush" title='intel_engine_cs::emit_flush' data-ref="intel_engine_cs::emit_flush" data-ref-filename="intel_engine_cs..emit_flush">emit_flush</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col9 decl" id="1469request" title='request' data-type='struct i915_request *' data-ref="1469request" data-ref-filename="1469request">request</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1470mode" title='mode' data-type='u32' data-ref="1470mode" data-ref-filename="1470mode">mode</dfn>);</td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/EMIT_INVALIDATE" data-ref="_M/EMIT_INVALIDATE">EMIT_INVALIDATE</dfn>	BIT(0)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/EMIT_FLUSH" data-ref="_M/EMIT_FLUSH">EMIT_FLUSH</dfn>	BIT(1)</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/EMIT_BARRIER" data-ref="_M/EMIT_BARRIER">EMIT_BARRIER</dfn>	(EMIT_INVALIDATE | EMIT_FLUSH)</u></td></tr>
<tr><th id="413">413</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_bb_start" title='intel_engine_cs::emit_bb_start' data-ref="intel_engine_cs::emit_bb_start" data-ref-filename="intel_engine_cs..emit_bb_start">emit_bb_start</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col1 decl" id="1471rq" title='rq' data-type='struct i915_request *' data-ref="1471rq" data-ref-filename="1471rq">rq</dfn>,</td></tr>
<tr><th id="414">414</th><td>					 <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col2 decl" id="1472offset" title='offset' data-type='u64' data-ref="1472offset" data-ref-filename="1472offset">offset</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1473length" title='length' data-type='u32' data-ref="1473length" data-ref-filename="1473length">length</dfn>,</td></tr>
<tr><th id="415">415</th><td>					 <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="1474dispatch_flags" title='dispatch_flags' data-type='unsigned int' data-ref="1474dispatch_flags" data-ref-filename="1474dispatch_flags">dispatch_flags</dfn>);</td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_SECURE" data-ref="_M/I915_DISPATCH_SECURE">I915_DISPATCH_SECURE</dfn> BIT(0)</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_PINNED" data-ref="_M/I915_DISPATCH_PINNED">I915_DISPATCH_PINNED</dfn> BIT(1)</u></td></tr>
<tr><th id="418">418</th><td>	<em>int</em>		 (*<dfn class="decl field" id="intel_engine_cs::emit_init_breadcrumb" title='intel_engine_cs::emit_init_breadcrumb' data-ref="intel_engine_cs::emit_init_breadcrumb" data-ref-filename="intel_engine_cs..emit_init_breadcrumb">emit_init_breadcrumb</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col5 decl" id="1475rq" title='rq' data-type='struct i915_request *' data-ref="1475rq" data-ref-filename="1475rq">rq</dfn>);</td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>		*(*<dfn class="decl field" id="intel_engine_cs::emit_fini_breadcrumb" title='intel_engine_cs::emit_fini_breadcrumb' data-ref="intel_engine_cs::emit_fini_breadcrumb" data-ref-filename="intel_engine_cs..emit_fini_breadcrumb">emit_fini_breadcrumb</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col6 decl" id="1476rq" title='rq' data-type='struct i915_request *' data-ref="1476rq" data-ref-filename="1476rq">rq</dfn>,</td></tr>
<tr><th id="420">420</th><td>						 <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="local col7 decl" id="1477cs" title='cs' data-type='u32 *' data-ref="1477cs" data-ref-filename="1477cs">cs</dfn>);</td></tr>
<tr><th id="421">421</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="intel_engine_cs::emit_fini_breadcrumb_dw" title='intel_engine_cs::emit_fini_breadcrumb_dw' data-ref="intel_engine_cs::emit_fini_breadcrumb_dw" data-ref-filename="intel_engine_cs..emit_fini_breadcrumb_dw">emit_fini_breadcrumb_dw</dfn>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>	<i>/* Pass the request to the hardware queue (e.g. directly into</i></td></tr>
<tr><th id="424">424</th><td><i>	 * the legacy ringbuffer or to the end of an execlist).</i></td></tr>
<tr><th id="425">425</th><td><i>	 *</i></td></tr>
<tr><th id="426">426</th><td><i>	 * This is called from an atomic context with irqs disabled; must</i></td></tr>
<tr><th id="427">427</th><td><i>	 * be irq safe.</i></td></tr>
<tr><th id="428">428</th><td><i>	 */</i></td></tr>
<tr><th id="429">429</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::submit_request" title='intel_engine_cs::submit_request' data-ref="intel_engine_cs::submit_request" data-ref-filename="intel_engine_cs..submit_request">submit_request</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col8 decl" id="1478rq" title='rq' data-type='struct i915_request *' data-ref="1478rq" data-ref-filename="1478rq">rq</dfn>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>	<i>/*</i></td></tr>
<tr><th id="432">432</th><td><i>	 * Called on signaling of a SUBMIT_FENCE, passing along the signaling</i></td></tr>
<tr><th id="433">433</th><td><i>	 * request down to the bonded pairs.</i></td></tr>
<tr><th id="434">434</th><td><i>	 */</i></td></tr>
<tr><th id="435">435</th><td>	<em>void</em>            (*<dfn class="decl field" id="intel_engine_cs::bond_execute" title='intel_engine_cs::bond_execute' data-ref="intel_engine_cs::bond_execute" data-ref-filename="intel_engine_cs..bond_execute">bond_execute</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col9 decl" id="1479rq" title='rq' data-type='struct i915_request *' data-ref="1479rq" data-ref-filename="1479rq">rq</dfn>,</td></tr>
<tr><th id="436">436</th><td>					<b>struct</b> <a class="type" href="../../../../../include/linux/dma-fence.h.html#dma_fence" title='dma_fence' data-ref="dma_fence" data-ref-filename="dma_fence">dma_fence</a> *<dfn class="local col0 decl" id="1480signal" title='signal' data-type='struct dma_fence *' data-ref="1480signal" data-ref-filename="1480signal">signal</dfn>);</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>	<i>/*</i></td></tr>
<tr><th id="439">439</th><td><i>	 * Call when the priority on a request has changed and it and its</i></td></tr>
<tr><th id="440">440</th><td><i>	 * dependencies may need rescheduling. Note the request itself may</i></td></tr>
<tr><th id="441">441</th><td><i>	 * not be ready to run!</i></td></tr>
<tr><th id="442">442</th><td><i>	 */</i></td></tr>
<tr><th id="443">443</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::schedule" title='intel_engine_cs::schedule' data-ref="intel_engine_cs::schedule" data-ref-filename="intel_engine_cs..schedule">schedule</dfn>)(<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col1 decl" id="1481request" title='request' data-type='struct i915_request *' data-ref="1481request" data-ref-filename="1481request">request</dfn>,</td></tr>
<tr><th id="444">444</th><td>				    <em>const</em> <b>struct</b> <a class="type" href="../i915_scheduler_types.h.html#i915_sched_attr" title='i915_sched_attr' data-ref="i915_sched_attr" data-ref-filename="i915_sched_attr">i915_sched_attr</a> *<dfn class="local col2 decl" id="1482attr" title='attr' data-type='const struct i915_sched_attr *' data-ref="1482attr" data-ref-filename="1482attr">attr</dfn>);</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>	<i>/*</i></td></tr>
<tr><th id="447">447</th><td><i>	 * Cancel all requests on the hardware, or queued for execution.</i></td></tr>
<tr><th id="448">448</th><td><i>	 * This should only cancel the ready requests that have been</i></td></tr>
<tr><th id="449">449</th><td><i>	 * submitted to the engine (via the engine-&gt;submit_request callback).</i></td></tr>
<tr><th id="450">450</th><td><i>	 * This is called when marking the device as wedged.</i></td></tr>
<tr><th id="451">451</th><td><i>	 */</i></td></tr>
<tr><th id="452">452</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::cancel_requests" title='intel_engine_cs::cancel_requests' data-ref="intel_engine_cs::cancel_requests" data-ref-filename="intel_engine_cs..cancel_requests">cancel_requests</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1483engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1483engine" data-ref-filename="1483engine">engine</dfn>);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::destroy" title='intel_engine_cs::destroy' data-ref="intel_engine_cs::destroy" data-ref-filename="intel_engine_cs..destroy">destroy</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="1484engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1484engine" data-ref-filename="1484engine">engine</dfn>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>	<b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> <dfn class="decl field" id="intel_engine_cs::execlists" title='intel_engine_cs::execlists' data-ref="intel_engine_cs::execlists" data-ref-filename="intel_engine_cs..execlists">execlists</dfn>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>	<i>/* status_notifier: list of callbacks for context-switch changes */</i></td></tr>
<tr><th id="459">459</th><td>	<b>struct</b> <a class="type" href="../../../../../include/linux/notifier.h.html#atomic_notifier_head" title='atomic_notifier_head' data-ref="atomic_notifier_head" data-ref-filename="atomic_notifier_head">atomic_notifier_head</a> <dfn class="decl field" id="intel_engine_cs::context_status_notifier" title='intel_engine_cs::context_status_notifier' data-ref="intel_engine_cs::context_status_notifier" data-ref-filename="intel_engine_cs..context_status_notifier">context_status_notifier</dfn>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>	<b>struct</b> <a class="type" href="#intel_engine_hangcheck" title='intel_engine_hangcheck' data-ref="intel_engine_hangcheck" data-ref-filename="intel_engine_hangcheck">intel_engine_hangcheck</a> <dfn class="decl field" id="intel_engine_cs::hangcheck" title='intel_engine_cs::hangcheck' data-ref="intel_engine_cs::hangcheck" data-ref-filename="intel_engine_cs..hangcheck">hangcheck</dfn>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_NEEDS_CMD_PARSER" data-ref="_M/I915_ENGINE_NEEDS_CMD_PARSER">I915_ENGINE_NEEDS_CMD_PARSER</dfn> BIT(0)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_SUPPORTS_STATS" data-ref="_M/I915_ENGINE_SUPPORTS_STATS">I915_ENGINE_SUPPORTS_STATS</dfn>   BIT(1)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_HAS_PREEMPTION" data-ref="_M/I915_ENGINE_HAS_PREEMPTION">I915_ENGINE_HAS_PREEMPTION</dfn>   BIT(2)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_HAS_SEMAPHORES" data-ref="_M/I915_ENGINE_HAS_SEMAPHORES">I915_ENGINE_HAS_SEMAPHORES</dfn>   BIT(3)</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_NEEDS_BREADCRUMB_TASKLET" data-ref="_M/I915_ENGINE_NEEDS_BREADCRUMB_TASKLET">I915_ENGINE_NEEDS_BREADCRUMB_TASKLET</dfn> BIT(4)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/I915_ENGINE_IS_VIRTUAL" data-ref="_M/I915_ENGINE_IS_VIRTUAL">I915_ENGINE_IS_VIRTUAL</dfn>       BIT(5)</u></td></tr>
<tr><th id="469">469</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</dfn>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>	<i>/*</i></td></tr>
<tr><th id="472">472</th><td><i>	 * Table of commands the command parser needs to know about</i></td></tr>
<tr><th id="473">473</th><td><i>	 * for this engine.</i></td></tr>
<tr><th id="474">474</th><td><i>	 */</i></td></tr>
<tr><th id="475">475</th><td>	<a class="macro" href="../../../../../include/linux/hashtable.h.html#24" title="struct hlist_head cmd_hash[1 &lt;&lt; (9)]" data-ref="_M/DECLARE_HASHTABLE">DECLARE_HASHTABLE</a>(<dfn class="decl field" id="intel_engine_cs::cmd_hash" title='intel_engine_cs::cmd_hash' data-ref="intel_engine_cs::cmd_hash" data-ref-filename="intel_engine_cs..cmd_hash">cmd_hash</dfn>, <a class="macro" href="#30" title="9" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>	<i>/*</i></td></tr>
<tr><th id="478">478</th><td><i>	 * Table of registers allowed in commands that read/write registers.</i></td></tr>
<tr><th id="479">479</th><td><i>	 */</i></td></tr>
<tr><th id="480">480</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#drm_i915_reg_table" title='drm_i915_reg_table' data-ref="drm_i915_reg_table" data-ref-filename="drm_i915_reg_table">drm_i915_reg_table</a> *<dfn class="decl field" id="intel_engine_cs::reg_tables" title='intel_engine_cs::reg_tables' data-ref="intel_engine_cs::reg_tables" data-ref-filename="intel_engine_cs..reg_tables">reg_tables</dfn>;</td></tr>
<tr><th id="481">481</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_cs::reg_table_count" title='intel_engine_cs::reg_table_count' data-ref="intel_engine_cs::reg_table_count" data-ref-filename="intel_engine_cs..reg_table_count">reg_table_count</dfn>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>	<i>/*</i></td></tr>
<tr><th id="484">484</th><td><i>	 * Returns the bitmask for the length field of the specified command.</i></td></tr>
<tr><th id="485">485</th><td><i>	 * Return 0 for an unrecognized/invalid command.</i></td></tr>
<tr><th id="486">486</th><td><i>	 *</i></td></tr>
<tr><th id="487">487</th><td><i>	 * If the command parser finds an entry for a command in the engine's</i></td></tr>
<tr><th id="488">488</th><td><i>	 * cmd_tables, it gets the command's length based on the table entry.</i></td></tr>
<tr><th id="489">489</th><td><i>	 * If not, it calls this function to determine the per-engine length</i></td></tr>
<tr><th id="490">490</th><td><i>	 * field encoding for the command (i.e. different opcode ranges use</i></td></tr>
<tr><th id="491">491</th><td><i>	 * certain bits to encode the command length in the header).</i></td></tr>
<tr><th id="492">492</th><td><i>	 */</i></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> (*<dfn class="decl field" id="intel_engine_cs::get_cmd_length_mask" title='intel_engine_cs::get_cmd_length_mask' data-ref="intel_engine_cs::get_cmd_length_mask" data-ref-filename="intel_engine_cs..get_cmd_length_mask">get_cmd_length_mask</dfn>)(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1485cmd_header" title='cmd_header' data-type='u32' data-ref="1485cmd_header" data-ref-filename="1485cmd_header">cmd_header</dfn>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>	<b>struct</b> {</td></tr>
<tr><th id="496">496</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">		 *<span class="command"> @lock</span>: Lock protecting the below fields.</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="499">499</th><td>		<a class="typedef" href="../../../../../include/linux/seqlock.h.html#seqlock_t" title='seqlock_t' data-type='struct seqlock_t' data-ref="seqlock_t" data-ref-filename="seqlock_t">seqlock_t</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::lock" title='intel_engine_cs::(anonymous struct)::lock' data-ref="intel_engine_cs::(anonymous)::lock" data-ref-filename="intel_engine_cs..(anonymous)..lock">lock</dfn>;</td></tr>
<tr><th id="500">500</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">		 *<span class="command"> @enabled</span>: Reference count indicating number of listeners.</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="503">503</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::(anonymous)::enabled" title='intel_engine_cs::(anonymous struct)::enabled' data-ref="intel_engine_cs::(anonymous)::enabled" data-ref-filename="intel_engine_cs..(anonymous)..enabled">enabled</dfn>;</td></tr>
<tr><th id="504">504</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">		 *<span class="command"> @active</span>: Number of contexts currently scheduled in.</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="507">507</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::(anonymous)::active" title='intel_engine_cs::(anonymous struct)::active' data-ref="intel_engine_cs::(anonymous)::active" data-ref-filename="intel_engine_cs..(anonymous)..active">active</dfn>;</td></tr>
<tr><th id="508">508</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">		 *<span class="command"> @enabled</span>_at: Timestamp when busy stats were enabled.</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="511">511</th><td>		<a class="typedef" href="../../../../../include/linux/ktime.h.html#ktime_t" title='ktime_t' data-type='s64' data-ref="ktime_t" data-ref-filename="ktime_t">ktime_t</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::enabled_at" title='intel_engine_cs::(anonymous struct)::enabled_at' data-ref="intel_engine_cs::(anonymous)::enabled_at" data-ref-filename="intel_engine_cs..(anonymous)..enabled_at">enabled_at</dfn>;</td></tr>
<tr><th id="512">512</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">		 *<span class="command"> @start</span>: Timestamp of the last idle to active transition.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">		 * Idle is defined as active == 0, active is active &gt; 0.</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="517">517</th><td>		<a class="typedef" href="../../../../../include/linux/ktime.h.html#ktime_t" title='ktime_t' data-type='s64' data-ref="ktime_t" data-ref-filename="ktime_t">ktime_t</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::start" title='intel_engine_cs::(anonymous struct)::start' data-ref="intel_engine_cs::(anonymous)::start" data-ref-filename="intel_engine_cs..(anonymous)..start">start</dfn>;</td></tr>
<tr><th id="518">518</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">		 *<span class="command"> @total</span>: Total time this engine was busy.</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">		 *</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">		 * Accumulated time not counting the most recent block in cases</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">		 * where engine is currently busy (active &gt; 0).</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="524">524</th><td>		<a class="typedef" href="../../../../../include/linux/ktime.h.html#ktime_t" title='ktime_t' data-type='s64' data-ref="ktime_t" data-ref-filename="ktime_t">ktime_t</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::total" title='intel_engine_cs::(anonymous struct)::total' data-ref="intel_engine_cs::(anonymous)::total" data-ref-filename="intel_engine_cs..(anonymous)..total">total</dfn>;</td></tr>
<tr><th id="525">525</th><td>	} <dfn class="decl field" id="intel_engine_cs::stats" title='intel_engine_cs::stats' data-ref="intel_engine_cs::stats" data-ref-filename="intel_engine_cs..stats">stats</dfn>;</td></tr>
<tr><th id="526">526</th><td>};</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="529">529</th><td><dfn class="decl def fn" id="intel_engine_needs_cmd_parser" title='intel_engine_needs_cmd_parser' data-ref="intel_engine_needs_cmd_parser" data-ref-filename="intel_engine_needs_cmd_parser">intel_engine_needs_cmd_parser</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="1486engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1486engine" data-ref-filename="1486engine">engine</dfn>)</td></tr>
<tr><th id="530">530</th><td>{</td></tr>
<tr><th id="531">531</th><td>	<b>return</b> <a class="local col6 ref" href="#1486engine" title='engine' data-ref="1486engine" data-ref-filename="1486engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#463" title="((((1UL))) &lt;&lt; (0))" data-ref="_M/I915_ENGINE_NEEDS_CMD_PARSER">I915_ENGINE_NEEDS_CMD_PARSER</a>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="535">535</th><td><dfn class="decl def fn" id="intel_engine_supports_stats" title='intel_engine_supports_stats' data-ref="intel_engine_supports_stats" data-ref-filename="intel_engine_supports_stats">intel_engine_supports_stats</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="1487engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1487engine" data-ref-filename="1487engine">engine</dfn>)</td></tr>
<tr><th id="536">536</th><td>{</td></tr>
<tr><th id="537">537</th><td>	<b>return</b> <a class="local col7 ref" href="#1487engine" title='engine' data-ref="1487engine" data-ref-filename="1487engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#464" title="((((1UL))) &lt;&lt; (1))" data-ref="_M/I915_ENGINE_SUPPORTS_STATS">I915_ENGINE_SUPPORTS_STATS</a>;</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="541">541</th><td><dfn class="decl def fn" id="intel_engine_has_preemption" title='intel_engine_has_preemption' data-ref="intel_engine_has_preemption" data-ref-filename="intel_engine_has_preemption">intel_engine_has_preemption</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1488engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1488engine" data-ref-filename="1488engine">engine</dfn>)</td></tr>
<tr><th id="542">542</th><td>{</td></tr>
<tr><th id="543">543</th><td>	<b>return</b> <a class="local col8 ref" href="#1488engine" title='engine' data-ref="1488engine" data-ref-filename="1488engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#465" title="((((1UL))) &lt;&lt; (2))" data-ref="_M/I915_ENGINE_HAS_PREEMPTION">I915_ENGINE_HAS_PREEMPTION</a>;</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="547">547</th><td><dfn class="decl def fn" id="intel_engine_has_semaphores" title='intel_engine_has_semaphores' data-ref="intel_engine_has_semaphores" data-ref-filename="intel_engine_has_semaphores">intel_engine_has_semaphores</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1489engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1489engine" data-ref-filename="1489engine">engine</dfn>)</td></tr>
<tr><th id="548">548</th><td>{</td></tr>
<tr><th id="549">549</th><td>	<b>return</b> <a class="local col9 ref" href="#1489engine" title='engine' data-ref="1489engine" data-ref-filename="1489engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#466" title="((((1UL))) &lt;&lt; (3))" data-ref="_M/I915_ENGINE_HAS_SEMAPHORES">I915_ENGINE_HAS_SEMAPHORES</a>;</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="553">553</th><td><dfn class="decl def fn" id="intel_engine_needs_breadcrumb_tasklet" title='intel_engine_needs_breadcrumb_tasklet' data-ref="intel_engine_needs_breadcrumb_tasklet" data-ref-filename="intel_engine_needs_breadcrumb_tasklet">intel_engine_needs_breadcrumb_tasklet</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="1490engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1490engine" data-ref-filename="1490engine">engine</dfn>)</td></tr>
<tr><th id="554">554</th><td>{</td></tr>
<tr><th id="555">555</th><td>	<b>return</b> <a class="local col0 ref" href="#1490engine" title='engine' data-ref="1490engine" data-ref-filename="1490engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#467" title="((((1UL))) &lt;&lt; (4))" data-ref="_M/I915_ENGINE_NEEDS_BREADCRUMB_TASKLET">I915_ENGINE_NEEDS_BREADCRUMB_TASKLET</a>;</td></tr>
<tr><th id="556">556</th><td>}</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><em>static</em> <a class="macro" href="../../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="559">559</th><td><dfn class="decl def fn" id="intel_engine_is_virtual" title='intel_engine_is_virtual' data-ref="intel_engine_is_virtual" data-ref-filename="intel_engine_is_virtual">intel_engine_is_virtual</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1491engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1491engine" data-ref-filename="1491engine">engine</dfn>)</td></tr>
<tr><th id="560">560</th><td>{</td></tr>
<tr><th id="561">561</th><td>	<b>return</b> <a class="local col1 ref" href="#1491engine" title='engine' data-ref="1491engine" data-ref-filename="1491engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::flags" title='intel_engine_cs::flags' data-ref="intel_engine_cs::flags" data-ref-filename="intel_engine_cs..flags">flags</a> &amp; <a class="macro" href="#468" title="((((1UL))) &lt;&lt; (5))" data-ref="_M/I915_ENGINE_IS_VIRTUAL">I915_ENGINE_IS_VIRTUAL</a>;</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/instdone_slice_mask" data-ref="_M/instdone_slice_mask">instdone_slice_mask</dfn>(dev_priv__) \</u></td></tr>
<tr><th id="565">565</th><td><u>	(IS_GEN(dev_priv__, 7) ? \</u></td></tr>
<tr><th id="566">566</th><td><u>	 1 : RUNTIME_INFO(dev_priv__)-&gt;sseu.slice_mask)</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/instdone_subslice_mask" data-ref="_M/instdone_subslice_mask">instdone_subslice_mask</dfn>(dev_priv__) \</u></td></tr>
<tr><th id="569">569</th><td><u>	(IS_GEN(dev_priv__, 7) ? \</u></td></tr>
<tr><th id="570">570</th><td><u>	 1 : RUNTIME_INFO(dev_priv__)-&gt;sseu.subslice_mask[0])</u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/for_each_instdone_slice_subslice" data-ref="_M/for_each_instdone_slice_subslice">for_each_instdone_slice_subslice</dfn>(dev_priv__, slice__, subslice__) \</u></td></tr>
<tr><th id="573">573</th><td><u>	for ((slice__) = 0, (subslice__) = 0; \</u></td></tr>
<tr><th id="574">574</th><td><u>	     (slice__) &lt; I915_MAX_SLICES; \</u></td></tr>
<tr><th id="575">575</th><td><u>	     (subslice__) = ((subslice__) + 1) &lt; I915_MAX_SUBSLICES ? (subslice__) + 1 : 0, \</u></td></tr>
<tr><th id="576">576</th><td><u>	       (slice__) += ((subslice__) == 0)) \</u></td></tr>
<tr><th id="577">577</th><td><u>		for_each_if((BIT(slice__) &amp; instdone_slice_mask(dev_priv__)) &amp;&amp; \</u></td></tr>
<tr><th id="578">578</th><td><u>			    (BIT(subslice__) &amp; instdone_subslice_mask(dev_priv__)))</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#<span data-ppcond="7">endif</span> /* __INTEL_ENGINE_TYPES_H__ */</u></td></tr>
<tr><th id="581">581</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../display/dvo_ch7017.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/dvo_ch7017.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
