$comment
	File created using the following command:
		vcd file cu.msim.vcd -direction
$end
$date
	Tue May 14 14:02:15 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module cu_vlg_vec_tst $end
$var reg 4 ! code [3:0] $end
$var reg 1 " reloj $end
$var wire 1 # info [22] $end
$var wire 1 $ info [21] $end
$var wire 1 % info [20] $end
$var wire 1 & info [19] $end
$var wire 1 ' info [18] $end
$var wire 1 ( info [17] $end
$var wire 1 ) info [16] $end
$var wire 1 * info [15] $end
$var wire 1 + info [14] $end
$var wire 1 , info [13] $end
$var wire 1 - info [12] $end
$var wire 1 . info [11] $end
$var wire 1 / info [10] $end
$var wire 1 0 info [9] $end
$var wire 1 1 info [8] $end
$var wire 1 2 info [7] $end
$var wire 1 3 info [6] $end
$var wire 1 4 info [5] $end
$var wire 1 5 info [4] $end
$var wire 1 6 info [3] $end
$var wire 1 7 info [2] $end
$var wire 1 8 info [1] $end
$var wire 1 9 info [0] $end
$var wire 1 : sampler $end
$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A ControlUnit|NextState.ExecuteIS~0_combout $end
$var wire 1 B ControlUnit|NextState.ExecuteIS~1_combout $end
$var wire 1 C ControlUnit|currentState.ExecuteIS~regout $end
$var wire 1 D ControlUnit|NextState.MemAddrS~0_combout $end
$var wire 1 E ControlUnit|currentState.MemAddrS~regout $end
$var wire 1 F ControlUnit|WideOr3~0_combout $end
$var wire 1 G ControlUnit|WideOr17~combout $end
$var wire 1 H ControlUnit|currentState.FetchS~regout $end
$var wire 1 I ControlUnit|currentState.DecodeS~0_combout $end
$var wire 1 J ControlUnit|currentState.DecodeS~regout $end
$var wire 1 K ControlUnit|NextState.ExecuteS~0_combout $end
$var wire 1 L ControlUnit|currentState.ExecuteS~regout $end
$var wire 1 M ControlUnit|data~0_combout $end
$var wire 1 N ControlUnit|ap[0]~0_combout $end
$var wire 1 O ControlUnit|ap[1]~1_combout $end
$var wire 1 P ControlUnit|NextState.BranchS~0_combout $end
$var wire 1 Q ControlUnit|currentState.BranchS~regout $end
$var wire 1 R ControlUnit|Selector17~0_combout $end
$var wire 1 S ControlUnit|Selector17~1_combout $end
$var wire 1 T ControlUnit|ap[3]~2_combout $end
$var wire 1 U reloj~combout $end
$var wire 1 V reloj~clkctrl_outclk $end
$var wire 1 W ControlUnit|NextState.JumpS~0_combout $end
$var wire 1 X ControlUnit|currentState.JumpS~regout $end
$var wire 1 Y ControlUnit|currentState.ALUWriteBackS~regout $end
$var wire 1 Z ControlUnit|currentState.ALUWriteBackIS~regout $end
$var wire 1 [ ControlUnit|data~2_combout $end
$var wire 1 \ ControlUnit|NextState.MemReadS~0_combout $end
$var wire 1 ] ControlUnit|currentState.MemReadS~regout $end
$var wire 1 ^ ControlUnit|currentState.MemWriteBackS~regout $end
$var wire 1 _ ControlUnit|Selector11~0_combout $end
$var wire 1 ` ControlUnit|Selector10~0_combout $end
$var wire 1 a ControlUnit|Selector10~1_combout $end
$var wire 1 b ControlUnit|NextState.MemWriteS~0_combout $end
$var wire 1 c ControlUnit|currentState.MemWriteS~regout $end
$var wire 1 d ControlUnit|WideOr17~0_combout $end
$var wire 1 e ControlUnit|Selector5~0_combout $end
$var wire 1 f ControlUnit|Selector4~0_combout $end
$var wire 1 g ControlUnit|data~1_combout $end
$var wire 1 h ControlUnit|Selector2~0_combout $end
$var wire 1 i code~combout [3] $end
$var wire 1 j code~combout [2] $end
$var wire 1 k code~combout [1] $end
$var wire 1 l code~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
09
08
07
06
15
04
03
02
01
00
0/
0.
0-
1,
0+
0*
1)
0(
1'
0&
0%
0$
0#
x:
0;
1<
x=
1>
1?
1@
0A
0B
0C
0D
0E
1F
1G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0l
0k
0j
0i
$end
#10000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#20000
0"
0U
0V
1:
#30000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#40000
0"
0U
0V
1:
#50000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#60000
0"
0U
0V
1:
#70000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#80000
0"
0U
0V
1:
#90000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#100000
0"
0U
0V
1:
#110000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#120000
0"
0U
0V
1:
#130000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#140000
0"
0U
0V
1:
#150000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#160000
0"
0U
0V
1:
#170000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#180000
0"
0U
0V
1:
#190000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#200000
0"
0U
0V
1:
#210000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#220000
0"
0U
0V
1:
#230000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#240000
0"
0U
0V
1:
#250000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#260000
0"
0U
0V
1:
#270000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#280000
0"
0U
0V
1:
#290000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#300000
0"
0U
0V
1:
#310000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#320000
0"
0U
0V
1:
#330000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#340000
0"
0U
0V
1:
#350000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#360000
0"
0U
0V
1:
#370000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#380000
0"
0U
0V
1:
#390000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#400000
0"
0U
0V
1:
#410000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#420000
0"
0U
0V
1:
#430000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#440000
0"
0U
0V
1:
#450000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#460000
0"
0U
0V
1:
#470000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#480000
0"
0U
0V
1:
#490000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#500000
0"
0U
0V
1:
#510000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#520000
0"
0U
0V
1:
#530000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#540000
0"
0U
0V
1:
#550000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#560000
0"
0U
0V
1:
#570000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#580000
0"
0U
0V
1:
#590000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#600000
0"
0U
0V
1:
#610000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#620000
0"
0U
0V
1:
#630000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#640000
0"
0U
0V
1:
#650000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#660000
0"
0U
0V
1:
#670000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#680000
0"
0U
0V
1:
#690000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#700000
0"
0U
0V
1:
#710000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#720000
0"
0U
0V
1:
#730000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#740000
0"
0U
0V
1:
#750000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#760000
0"
0U
0V
1:
#770000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#780000
0"
0U
0V
1:
#790000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#800000
0"
0U
0V
1:
#810000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#820000
0"
0U
0V
1:
#830000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#840000
0"
0U
0V
1:
#850000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#860000
0"
0U
0V
1:
#870000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#880000
0"
0U
0V
1:
#890000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#900000
0"
0U
0V
1:
#910000
1"
1U
1V
0:
1J
1H
0F
1D
0f
1d
0I
0G
1$
05
0,
1h
1G
0'
14
0)
1%
#920000
0"
0U
0V
1:
#930000
1"
1U
1V
0:
0J
1E
0D
1a
1\
0$
1-
#940000
0"
0U
0V
1:
#950000
1"
1U
1V
0:
1]
0E
1e
0d
0a
0\
1F
1#
0h
1(
0-
1)
04
0%
#960000
0"
0U
0V
1:
#970000
1"
1U
1V
0:
1^
0]
1_
0e
1d
0G
1+
0#
1.
0(
0)
#980000
0"
0U
0V
1:
#990000
1"
1U
1V
0:
0^
0H
0_
1f
0d
1I
1G
0+
15
1,
0.
1'
1)
#1000000
