// Seed: 3863977697
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = 1;
  reg  id_5;
  assign id_1 = (id_2 - 1);
  always @(posedge id_5) id_5 <= 1;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    output wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13,
    output wire id_14,
    input supply0 id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18,
    input tri1 id_19,
    input uwire id_20,
    output wand id_21,
    input supply1 id_22,
    input wire id_23,
    output wand id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26
  );
  wire id_27;
endmodule
