// Seed: 999748176
module module_0 ();
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3[-1 : 1],
    output tri0 id_4,
    input uwire id_5[-1 : 1],
    output tri id_6
);
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2;
  parameter id_1 = 1;
  parameter id_2 = -1'b0;
  module_0 modCall_1 ();
  logic id_3 [1 : -1];
  wire  id_4;
endmodule
module module_3 #(
    parameter id_1 = 32'd27
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout wire _id_1;
  wire id_3 = id_2[id_1-1];
  id_4(
      id_4, id_2
  );
  tri1 id_5 = -1, id_6 = 1, id_7 = -1;
  module_0 modCall_1 ();
  logic id_8;
  assign id_5 = 1'd0;
  assign id_3 = id_8;
endmodule
