###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41193   # Number of WRITE/WRITEP commands
num_reads_done                 =      2100067   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1800160   # Number of read row buffer hits
num_read_cmds                  =      2100048   # Number of READ/READP commands
num_writes_done                =        41207   # Number of read requests issued
num_write_row_hits             =        24920   # Number of write row buffer hits
num_act_cmds                   =       318341   # Number of ACT commands
num_pre_cmds                   =       318313   # Number of PRE commands
num_ondemand_pres              =       291188   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643254   # Cyles of rank active rank.0
rank_active_cycles.1           =      9567798   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356746   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       432202   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1965545   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        82200   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        28131   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17988   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        15063   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9443   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6287   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4202   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2971   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2165   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           36   # Write cmd latency (cycles)
write_latency[100-119]         =           82   # Write cmd latency (cycles)
write_latency[120-139]         =           80   # Write cmd latency (cycles)
write_latency[140-159]         =           84   # Write cmd latency (cycles)
write_latency[160-179]         =           89   # Write cmd latency (cycles)
write_latency[180-199]         =          110   # Write cmd latency (cycles)
write_latency[200-]            =        40690   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           24   # Read request latency (cycles)
read_latency[20-39]            =       521745   # Read request latency (cycles)
read_latency[40-59]            =       212386   # Read request latency (cycles)
read_latency[60-79]            =       187662   # Read request latency (cycles)
read_latency[80-99]            =       126152   # Read request latency (cycles)
read_latency[100-119]          =       102666   # Read request latency (cycles)
read_latency[120-139]          =        90174   # Read request latency (cycles)
read_latency[140-159]          =        72169   # Read request latency (cycles)
read_latency[160-179]          =        61452   # Read request latency (cycles)
read_latency[180-199]          =        52779   # Read request latency (cycles)
read_latency[200-]             =       672858   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.05635e+08   # Write energy
read_energy                    =  8.46739e+09   # Read energy
act_energy                     =  8.70981e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71238e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.07457e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01739e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97031e+09   # Active standby energy rank.1
average_read_latency           =      259.168   # Average read request latency (cycles)
average_interarrival           =      4.66992   # Average request interarrival latency (cycles)
total_energy                   =  2.26151e+10   # Total energy (pJ)
average_power                  =      2261.51   # Average power (mW)
average_bandwidth              =      18.2722   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        40907   # Number of WRITE/WRITEP commands
num_reads_done                 =      2110511   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1760995   # Number of read row buffer hits
num_read_cmds                  =      2110503   # Number of READ/READP commands
num_writes_done                =        40910   # Number of read requests issued
num_write_row_hits             =        24490   # Number of write row buffer hits
num_act_cmds                   =       368239   # Number of ACT commands
num_pre_cmds                   =       368217   # Number of PRE commands
num_ondemand_pres              =       340858   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9621477   # Cyles of rank active rank.0
rank_active_cycles.1           =      9591355   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       378523   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       408645   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1979262   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        78587   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        27396   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18027   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14836   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9492   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6473   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4390   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3078   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2169   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7754   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           30   # Write cmd latency (cycles)
write_latency[120-139]         =           49   # Write cmd latency (cycles)
write_latency[140-159]         =           49   # Write cmd latency (cycles)
write_latency[160-179]         =           73   # Write cmd latency (cycles)
write_latency[180-199]         =           92   # Write cmd latency (cycles)
write_latency[200-]            =        40582   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       472077   # Read request latency (cycles)
read_latency[40-59]            =       201101   # Read request latency (cycles)
read_latency[60-79]            =       193300   # Read request latency (cycles)
read_latency[80-99]            =       131622   # Read request latency (cycles)
read_latency[100-119]          =       108347   # Read request latency (cycles)
read_latency[120-139]          =        96853   # Read request latency (cycles)
read_latency[140-159]          =        78599   # Read request latency (cycles)
read_latency[160-179]          =        66724   # Read request latency (cycles)
read_latency[180-199]          =        57129   # Read request latency (cycles)
read_latency[200-]             =       704746   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.04208e+08   # Write energy
read_energy                    =  8.50955e+09   # Read energy
act_energy                     =   1.0075e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81691e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.9615e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0038e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98501e+09   # Active standby energy rank.1
average_read_latency           =      256.608   # Average read request latency (cycles)
average_interarrival           =        4.648   # Average request interarrival latency (cycles)
total_energy                   =  2.27926e+10   # Total energy (pJ)
average_power                  =      2279.26   # Average power (mW)
average_bandwidth              =      18.3588   # Average bandwidth
