// Seed: 3315452941
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0][-1] id_7 = 1'b0;
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd34
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  defparam id_3 = id_1;
  wire id_4;
  logic [7:0][-1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = id_4;
  wire id_6;
  wire id_7;
  assign id_5[-1] = -1;
endmodule
