library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

use work.array_port.all;
use std.textio.all;


-- This is an empty entity so we don't need to declare ports
entity tb_dmem is
 

end tb_dmem;

architecture behaviour of tb_dmem is

component mem 
	generic(depth_exp_of_2 	: integer := 10;
			mif_filename 	: string := "dmem.mif");
	port   (address			: IN STD_LOGIC_VECTOR (9 DOWNTO 0) := (OTHERS => '0');
			byteena			: IN STD_LOGIC_VECTOR (3 DOWNTO 0) := (OTHERS => '1');
			clock			: IN STD_LOGIC;
			data			: IN STD_LOGIC_VECTOR (31 DOWNTO 0) := (OTHERS => '0');
			wren			: IN STD_LOGIC;
			q				: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));         
end component;

signal s1 : STD_LOGIC_VECTOR (9 DOWNTO 0) := (OTHERS => '0');
signal s2 : STD_LOGIC_VECTOR (3 DOWNTO 0) := (OTHERS => '1');
signal s3 : STD_LOGIC_VECTOR (31 DOWNTO 0) := (OTHERS => '0');
signal s4 : STD_LOGIC_VECTOR (31 DOWNTO 0);
signal s_CLK, s5  : std_logic;
signal s_WE  : std_logic:='0';
signal array1 :  array32_bit(9 downto 0);

begin
  
  DUT: mem 
  port map(address => s1,
           clock => s_CLK, 
           byteena => s2,
           data   => s3,
           wren => s_WE,
           q   => s4);
           
  process
    variable x: integer:=0;
    variable y: integer:=0;
    variable z: integer:=0;
    begin
      wait for 100 ns;
      
    s1<="0000000000";
    
    while(s1<"0000001001") loop ---read
      array1(x)<=s4;
      x:=x+1;
      s1<=std_logic_vector(unsigned(s1)+1);
      wait for 100 ns;
      
    end loop;
    array1(9) <= s4;
    
    s1<="0100000000";
    s_WE<='1';
   
    
    while(y<10) loop  ---write
      s3<=array1(y);
          wait for 100 ns;
      
      s1<=std_logic_vector(unsigned(s1)+1);
     y:=y+1;
      
      end loop;
    
    
     
     s1<="0100000000";
   s_WE<='0';
    while(s1<"0100001001") loop  --read again
     
      array1(z)<=s4;
      z:=z+1;
      s1<=std_logic_vector(unsigned(s1)+1);
      
      wait for 100 ns;
      
    end loop;        
     array1(9) <= s4;
end process;
   

           
           
          
           
           
end behaviour;