**************************************************
Report         : failing_points

Reference      : Ref:/WORK/cv32e40p_top
Implementation : Imp:/WORK/cv32e40p_top
Version        : L-2016.03-SP1
Date           : Tue Apr 29 22:47:13 2025
**************************************************

1 Failing compare point (1 matched, 0 unmatched):

  Ref  LAT        Ref:/WORK/cv32e40p_top/core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate
  Impl LAT        Imp:/WORK/cv32e40p_top/core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
