# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_demo.srcs/sources_1/imports/03_PC/simple_adder.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../adder_demo.srcs/sim_1/imports/03_PC/simple_adder_tb.vhd" \

# Do not sort compile order
nosort
