# Ignore everything
*

# Allow Verilog files and the project file
!*.v
!*.xise

# Allow this .gitignore file itself
!.gitignore
!*.ucf
!*.py