--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 193.360ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_lite_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.450ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.170 - 0.187)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.456   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X48Y39.A5      net (fanout=1)        0.706   system_i/reset_0_Interconnect_aresetn
    SLICE_X48Y39.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X49Y43.SR      net (fanout=1)        0.668   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X49Y43.CLK     Trck                  0.405   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.985ns logic, 1.374ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Delay:                  2.450ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.170 - 0.187)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.456   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X48Y39.A5      net (fanout=1)        0.706   system_i/reset_0_Interconnect_aresetn
    SLICE_X48Y39.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X49Y43.SR      net (fanout=1)        0.668   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X49Y43.CLK     Trck                  0.405   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.985ns logic, 1.374ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Delay:                  2.450ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.170 - 0.187)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.456   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X48Y39.A5      net (fanout=1)        0.706   system_i/reset_0_Interconnect_aresetn
    SLICE_X48Y39.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X49Y43.SR      net (fanout=1)        0.668   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X49Y43.CLK     Trck                  0.405   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.985ns logic, 1.374ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Delay:                  1.231ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.CMUX    Tshcko                0.592   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X49Y43.DX      net (fanout=1)        0.525   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X49Y43.CLK     Tdick                 0.040   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.632ns logic, 0.525ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Delay:                  1.091ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.BMUX    Tshcko                0.591   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X49Y43.CX      net (fanout=1)        0.383   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X49Y43.CLK     Tdick                 0.043   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.634ns logic, 0.383ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD      
   TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_0 * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1640 paths analyzed, 636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.801ns.
--------------------------------------------------------------------------------
Slack:                  13.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.422ns logic, 4.956ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.422ns logic, 4.956ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.422ns logic, 4.956ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.422ns logic, 4.956ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.422ns logic, 4.809ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.422ns logic, 4.809ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.422ns logic, 4.809ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.422ns logic, 4.809ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y95.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[9]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.386ns logic, 4.809ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y95.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[9]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_8
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.386ns logic, 4.809ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y95.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[9]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.386ns logic, 4.809ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y95.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[9]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.386ns logic, 4.809ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y94.CE      net (fanout=4)        0.950   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y94.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[15]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.386ns logic, 4.670ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.BMUX    Tilo                  0.327   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y72.A1      net (fanout=2)        0.684   system_i/axi4_lite/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y94.CE      net (fanout=4)        0.950   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y94.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[15]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_15
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.386ns logic, 4.670ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.BQ      Tcko                  0.518   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X27Y94.C1      net (fanout=8)        1.938   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.C6      net (fanout=2)        0.160   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Tilo                  0.543   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (1.528ns logic, 4.734ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.260ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.806 - 0.856)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.BQ      Tcko                  0.518   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X27Y94.C1      net (fanout=8)        1.938   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.D6      net (fanout=2)        0.165   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Topdc                 0.536   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.260ns (1.521ns logic, 4.739ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.219ns logic, 4.705ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.219ns logic, 4.705ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.219ns logic, 4.705ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.349ns (1.387 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X29Y95.CE      net (fanout=4)        1.236   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X29Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[5]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.219ns logic, 4.705ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  13.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.806 - 0.859)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1 to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.CMUX    Tshcko                0.650   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1
    SLICE_X27Y94.D3      net (fanout=9)        1.316   system_i/axi4_lite_M_BVALID
    SLICE_X27Y94.D       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_axi_lite_output.out01
    SLICE_X27Y94.C5      net (fanout=3)        0.277   system_i/axi4_lite_M_AWREADY
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.C6      net (fanout=2)        0.160   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Tilo                  0.543   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.784ns logic, 4.389ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.806 - 0.859)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1 to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.CMUX    Tshcko                0.650   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1
    SLICE_X27Y94.D3      net (fanout=9)        1.316   system_i/axi4_lite_M_BVALID
    SLICE_X27Y94.D       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_axi_lite_output.out01
    SLICE_X27Y94.C5      net (fanout=3)        0.277   system_i/axi4_lite_M_AWREADY
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.D6      net (fanout=2)        0.165   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Topdc                 0.536   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.777ns logic, 4.394ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.806 - 0.859)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.CQ      Tcko                  0.518   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2
    SLICE_X27Y94.D1      net (fanout=4)        1.442   system_i/axi4_lite_M_WREADY
    SLICE_X27Y94.D       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_axi_lite_output.out01
    SLICE_X27Y94.C5      net (fanout=3)        0.277   system_i/axi4_lite_M_AWREADY
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.C6      net (fanout=2)        0.160   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Tilo                  0.543   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (1.652ns logic, 4.515ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.806 - 0.859)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 to system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.CQ      Tcko                  0.518   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2
    SLICE_X27Y94.D1      net (fanout=4)        1.442   system_i/axi4_lite_M_WREADY
    SLICE_X27Y94.D       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_axi_lite_output.out01
    SLICE_X27Y94.C5      net (fanout=3)        0.277   system_i/axi4_lite_M_AWREADY
    SLICE_X27Y94.C       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X27Y76.B3      net (fanout=1)        1.282   system_i/axi4_lite/N31
    SLICE_X27Y76.B       Tilo                  0.124   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X27Y76.D6      net (fanout=2)        0.165   system_i/axi4_lite/N15
    SLICE_X27Y76.CMUX    Topdc                 0.536   system_i/axi4_lite/N15
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y69.A5      net (fanout=4)        0.696   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y69.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y70.A3      net (fanout=2)        0.658   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y70.CLK     Tas                   0.095   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (1.645ns logic, 4.520ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.817 - 0.862)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.BQ      Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y73.D3      net (fanout=7)        1.304   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y73.DMUX    Tilo                  0.357   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y73.B4      net (fanout=2)        0.450   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y73.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y94.B4      net (fanout=8)        1.362   system_i/axi4_lite_M_ARVALID
    SLICE_X27Y94.B       Tilo                  0.124   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_addr_decoder_inst/decode_sel_count_INV_2_o4
    SLICE_X27Y94.D5      net (fanout=1)        0.474   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_addr_decoder_inst/decode_sel_count_INV_2_o3
    SLICE_X27Y94.DMUX    Tilo                  0.325   system_i/axi4_lite_M_AWREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_addr_decoder_inst/decode_sel_count_INV_2_o5
    SLICE_X28Y95.C2      net (fanout=1)        0.955   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_addr_decoder_inst/decode_sel_count_INV_2_o4
    SLICE_X28Y95.CLK     Tas                   0.093   system_i/axi4_lite_M_RDATA[0]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_addr_decoder_inst/decode_sel_count_INV_2_o8
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (1.541ns logic, 4.545ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  13.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_11
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.219ns logic, 4.558ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_10
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.219ns logic, 4.558ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_13
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.219ns logic, 4.558ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X27Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X27Y95.CLK     Tceck                 0.205   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[13]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_12
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.219ns logic, 4.558ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.353ns (1.383 - 1.736)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y72.B5      net (fanout=14)       1.680   system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y72.B       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X27Y72.A4      net (fanout=1)        0.433   system_i/axi4_lite/DEBUG_MC_MP_AWADDRCONTROL[0]
    SLICE_X27Y72.A       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X26Y78.B1      net (fanout=2)        1.185   system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X26Y78.B       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X26Y78.D6      net (fanout=2)        0.171   system_i/axi4_lite_M_AWVALID
    SLICE_X26Y78.D       Tilo                  0.124   system_i/axi4_lite_M_WREADY
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In1111
    SLICE_X26Y95.CE      net (fanout=4)        1.089   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2-In11
    SLICE_X26Y95.CLK     Tceck                 0.169   system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr[9]
                                                       system_i/encoderread_dut_encoderread_pcore_0/encoderread_dut_encoderread_pcore_0/u_encoderread_dut_encoderread_pcore_axi_lite_inst/u_encoderread_dut_encoderread_pcore_axi_lite_module_inst/waddr_9
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.183ns logic, 4.558ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X20Y18.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X20Y18.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X20Y22.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X20Y22.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X27Y74.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/lpf_exr/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_0/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_0/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_0/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_1/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_1/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_1/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_lpf_2/CK
  Location pin: SLICE_X19Y33.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      3.401ns|            0|            0|            0|         1640|
| TS_system_i_clock_generator_0_|     20.000ns|      6.801ns|          N/A|            0|            0|         1640|            0|
| clock_generator_0_SIG_MMCM1_CL|             |             |             |             |             |             |             |
| KOUT0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1645 paths, 0 nets, and 949 connections

Design statistics:
   Minimum period:   6.801ns{1}   (Maximum frequency: 147.037MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 11 18:02:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 620 MB



