// Seed: 3650578666
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = ({!id_2, 1}) & 1;
  wand id_3;
  wire id_4;
  always @(*) id_3 = {""{1}} < 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output uwire id_2
);
  assign id_2 = 1;
  reg  id_4;
  wire id_5;
  always @(posedge id_1) id_4 = #1 1;
  xnor primCall (id_2, id_0, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
