#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 31 15:32:40 2026
# Process ID: 3944
# Current directory: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/scripts
# Command line: vivado.exe -mode batch -source build_all_dma_v3.tcl -log build_v3.log -journal build_v3.jou
# Log file: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/scripts/build_v3.log
# Journal file: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/scripts\build_v3.jou
# Running On: DESKTOP-O3SNGUM, OS: Windows, CPU Frequency: 4000 MHz, CPU Physical cores: 12, Host memory: 17089 MB
#-----------------------------------------------------------
source build_all_dma_v3.tcl
# set script_dir [file dirname [file normalize [info script]]]
# set project_dir [file normalize "$script_dir/.."]
# set project_name "versal_all_dma_v3"
# puts "============================================================"
============================================================
# puts "  Versal DMA Benchmark - All DMA Types (v3)"
  Versal DMA Benchmark - All DMA Types (v3)
# puts "  VPK120 + LPDDR4"
  VPK120 + LPDDR4
# puts "  Fixes: Reduced NoC BW, 26-bit AXI DMA length"
  Fixes: Reduced NoC BW, 26-bit AXI DMA length
# puts "============================================================"
============================================================
# catch {close_project}
# if {[file exists "$project_dir/$project_name"]} {
#     file delete -force "$project_dir/$project_name"
# }
# create_project $project_name "$project_dir/$project_name" -part xcvp1202-vsva2785-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 552.352 ; gain = 177.152
# set_property board_part xilinx.com:vpk120:part0:1.2 [current_project]
# create_bd_design "design_1"
Wrote  : <C:\Users\mpcukur\claude_code_ws\versal_dma\vivado\versal_all_dma_v3\versal_all_dma_v3.srcs\sources_1\bd\design_1\design_1.bd> 
# puts "Adding CIPS with LPD DMA..."
Adding CIPS with LPD DMA...
# create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:* cips_0
create_bd_cell: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1072.824 ; gain = 444.301
# apply_bd_automation -rule xilinx.com:bd_rule:cips -config { \
#     board_preset {Yes} \
#     boot_config {Custom} \
#     configure_noc {Add new AXI NoC} \
#     debug_config {JTAG} \
#     design_flow {Full System} \
#     mc_type {LPDDR} \
#     num_mc_ddr {None} \
#     num_mc_lpddr {1} \
#     pl_clocks {1} \
#     pl_resets {1} \
# } [get_bd_cells cips_0]
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2747.043 ; gain = 1649.031
apply_bd_automation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2756.695 ; gain = 1683.871
# set_property -dict [list \
#     CONFIG.PS_PMC_CONFIG { \
#         PS_USE_M_AXI_FPD {1} \
#         PS_USE_M_AXI_LPD {0} \
#         PS_NUM_F2P_IRQ {4} \
#         PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH2 1} {CH3 1} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0}} \
#         PS_USE_PMCPL_CLK0 {1} \
#     } \
# ] [get_bd_cells cips_0]
WARNING: [IP_Flow 19-7090] Invalid parameter 'PS_NUM_F2P_IRQ' provided, Ignoring
# puts "CIPS configured"
CIPS configured
# set noc_cell [get_bd_cells -filter {VLNV =~ *axi_noc*}]
# puts "NoC cell: $noc_cell"
NoC cell: /axi_noc_0
# set current_si [get_property CONFIG.NUM_SI [get_bd_cells $noc_cell]]
# puts "Current NoC SI count: $current_si"
Current NoC SI count: 6
# set new_si [expr $current_si + 3]
# set_property CONFIG.NUM_SI $new_si [get_bd_cells $noc_cell]
# set current_clks [get_property CONFIG.NUM_CLKS [get_bd_cells $noc_cell]]
# set new_clks [expr $current_clks + 1]
# set_property CONFIG.NUM_CLKS $new_clks [get_bd_cells $noc_cell]
# set si_cdma "S[format %02d $current_si]_AXI"
# set si_dma "S[format %02d [expr $current_si + 1]]_AXI"
# set si_mcdma "S[format %02d [expr $current_si + 2]]_AXI"
# set new_clk_name "aclk[expr $current_clks]"
# puts "CDMA interface: $si_cdma"
CDMA interface: S06_AXI
# puts "DMA interface: $si_dma"
DMA interface: S07_AXI
# puts "MCDMA interface: $si_mcdma"
MCDMA interface: S08_AXI
# puts "PL clock: $new_clk_name"
PL clock: aclk6
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_cdma]
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_dma]
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_mcdma]
# set_property -dict [list CONFIG.ASSOCIATED_BUSIF "$si_cdma:$si_dma:$si_mcdma"] [get_bd_pins $noc_cell/$new_clk_name]
# puts "Adding AXI CDMA..."
Adding AXI CDMA...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:* axi_cdma_0
# set_property -dict [list \
#     CONFIG.C_INCLUDE_SG {1} \
#     CONFIG.C_M_AXI_DATA_WIDTH {128} \
#     CONFIG.C_M_AXI_MAX_BURST_LEN {64} \
#     CONFIG.C_ADDR_WIDTH {64} \
# ] [get_bd_cells axi_cdma_0]
# puts "Adding AXI DMA with 26-bit buffer length..."
Adding AXI DMA with 26-bit buffer length...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:* axi_dma_0
# set_property -dict [list \
#     CONFIG.c_include_sg {1} \
#     CONFIG.c_sg_include_stscntrl_strm {0} \
#     CONFIG.c_m_axi_mm2s_data_width {128} \
#     CONFIG.c_m_axis_mm2s_tdata_width {128} \
#     CONFIG.c_mm2s_burst_size {64} \
#     CONFIG.c_m_axi_s2mm_data_width {128} \
#     CONFIG.c_s_axis_s2mm_tdata_width {128} \
#     CONFIG.c_s2mm_burst_size {64} \
#     CONFIG.c_addr_width {64} \
#     CONFIG.c_sg_length_width {26} \
# ] [get_bd_cells axi_dma_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:* axis_fifo_dma
# set_property -dict [list \
#     CONFIG.FIFO_DEPTH {1024} \
#     CONFIG.HAS_TKEEP {1} \
#     CONFIG.HAS_TLAST {1} \
#     CONFIG.TDATA_NUM_BYTES {16} \
# ] [get_bd_cells axis_fifo_dma]
# puts "Adding AXI MCDMA..."
Adding AXI MCDMA...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mcdma:* axi_mcdma_0
# set_property -dict [list \
#     CONFIG.c_include_sg {1} \
#     CONFIG.c_num_mm2s_channels {4} \
#     CONFIG.c_num_s2mm_channels {4} \
#     CONFIG.c_m_axi_mm2s_data_width {128} \
#     CONFIG.c_m_axi_s2mm_data_width {128} \
#     CONFIG.c_m_axis_mm2s_tdata_width {128} \
#     CONFIG.c_s_axis_s2mm_tdata_width {128} \
#     CONFIG.c_addr_width {64} \
# ] [get_bd_cells axi_mcdma_0]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter c_s_axis_s2mm_tdata_width on /axi_mcdma_0. It is read-only.
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:* axis_fifo_mcdma
# set_property -dict [list \
#     CONFIG.FIFO_DEPTH {1024} \
#     CONFIG.HAS_TKEEP {1} \
#     CONFIG.HAS_TLAST {1} \
#     CONFIG.TDATA_NUM_BYTES {16} \
# ] [get_bd_cells axis_fifo_mcdma]
# puts "Adding SmartConnects..."
Adding SmartConnects...
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_ctrl
# set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_smc_ctrl]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_cdma
# set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_cdma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_dma
# set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_dma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_mcdma
# set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_mcdma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:* rst_pl
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:* xlconcat_0
# set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
# puts "Making connections..."
Making connections...
# set pl_clk [get_bd_pins cips_0/pl0_ref_clk]
# set pl_rst [get_bd_pins cips_0/pl0_resetn]
# connect_bd_net $pl_clk [get_bd_pins rst_pl/slowest_sync_clk]
# connect_bd_net $pl_rst [get_bd_pins rst_pl/ext_reset_in]
# set aresetn [get_bd_pins rst_pl/peripheral_aresetn]
# connect_bd_net $pl_clk [get_bd_pins $noc_cell/$new_clk_name]
# connect_bd_net $pl_clk [get_bd_pins cips_0/m_axi_fpd_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_ctrl/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_cdma/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_dma/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_mcdma/aclk]
# connect_bd_net $aresetn [get_bd_pins axi_smc_ctrl/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_cdma/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_dma/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_mcdma/aresetn]
# connect_bd_net $pl_clk [get_bd_pins axi_cdma_0/m_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_cdma_0/s_axi_lite_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M00_AXI] [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_smc_cdma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_cdma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_cdma]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/s_axi_lite_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_sg_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_dma_0/axi_resetn]
# connect_bd_net $pl_clk [get_bd_pins axis_fifo_dma/s_axis_aclk]
# connect_bd_net $aresetn [get_bd_pins axis_fifo_dma/s_axis_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M01_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc_dma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc_dma/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_smc_dma/S02_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_dma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_dma]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_dma/S_AXIS]
# connect_bd_intf_net [get_bd_intf_pins axis_fifo_dma/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
# connect_bd_net $pl_clk [get_bd_pins axi_mcdma_0/s_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_mcdma_0/s_axi_lite_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_mcdma_0/axi_resetn]
# connect_bd_net $pl_clk [get_bd_pins axis_fifo_mcdma/s_axis_aclk]
# connect_bd_net $aresetn [get_bd_pins axis_fifo_mcdma/s_axis_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M02_AXI] [get_bd_intf_pins axi_mcdma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc_mcdma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc_mcdma/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_SG] [get_bd_intf_pins axi_smc_mcdma/S02_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_mcdma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_mcdma]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_mcdma/S_AXIS]
# connect_bd_intf_net [get_bd_intf_pins axis_fifo_mcdma/M_AXIS] [get_bd_intf_pins axi_mcdma_0/S_AXIS_S2MM]
# connect_bd_intf_net [get_bd_intf_pins cips_0/M_AXI_FPD] [get_bd_intf_pins axi_smc_ctrl/S00_AXI]
# connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins xlconcat_0/In0]
# connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In1]
# connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In2]
# connect_bd_net [get_bd_pins axi_mcdma_0/mm2s_ch1_introut] [get_bd_pins xlconcat_0/In3]
# connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins cips_0/pl_ps_irq0]
# puts "Connections complete"
Connections complete
# regenerate_bd_layout
# assign_bd_address
Slave segment '/axi_noc_0/S06_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S06_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_cdma_0/Data' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_SG' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_MM2S' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_S2MM' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_SG' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA402_0000 [ 64K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA400_0000 [ 64K ]>.
Slave segment '/axi_mcdma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA401_0000 [ 64K ]>.
# save_bd_design
Wrote  : <C:\Users\mpcukur\claude_code_ws\versal_dma\vivado\versal_all_dma_v3\versal_all_dma_v3.srcs\sources_1\bd\design_1\design_1.bd> 
# puts "Validating..."
Validating...
# validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data_SG' to master interface '/axi_cdma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: a80bf400
NoC Constraints | Checksum: 9c596816
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 2b63e51b
INFO: [Ipconfig 75-108] Writing file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD::NoC 103-2] ##############################################
INFO: [BD::NoC 103-3] # Resolving NoC Clock Associations
INFO: [BD::NoC 103-4] ##############################################
INFO: [BD::NoC 103-5] Changing ASSOCIATED_BUSIF of pin <aclk0> from <S00_AXI:S06_AXI:S07_AXI:S08_AXI> to <S00_AXI>.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S07_AXI_nmu' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S06_AXI_nmu' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S08_AXI_nmu' with propagated value(32). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA402_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA401_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: SmartConnect design_1_axi_smc_ctrl_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: IP design_1_axi_smc_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_ctrl_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_cdma/S00_AXI' to master interface '/axi_smc_cdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_cdma/S00_AXI' to master interface '/axi_smc_cdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_cdma_0: SmartConnect design_1_axi_smc_cdma_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S00_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S00_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S01_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S01_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S02_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S02_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_dma_0: SmartConnect design_1_axi_smc_dma_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3036.570 ; gain = 27.281
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S00_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S00_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S01_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S01_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S02_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S02_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_mcdma_0: SmartConnect design_1_axi_smc_mcdma_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3093.832 ; gain = 27.422
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S00_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3121.691 ; gain = 320.848
# save_bd_design
Wrote  : <C:\Users\mpcukur\claude_code_ws\versal_dma\vivado\versal_all_dma_v3\versal_all_dma_v3.srcs\sources_1\bd\design_1\design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3125.430 ; gain = 3.738
# puts "Generating output products..."
Generating output products...
# generate_target all [get_files design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by generate_ps_data 2596 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by XDC_generate is 2596 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by generate_ps_data 1522 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by reg_generate is 1522 ms
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/hw_handoff/design_1_cips_0_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/synth/design_1_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S08_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S07_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S07_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S06_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S06_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S08_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S08_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fifo_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mcdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fifo_mcdma .
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/hw_handoff/design_1_axi_smc_ctrl_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/synth/design_1_axi_smc_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_ctrl .
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/hw_handoff/design_1_axi_smc_cdma_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/synth/design_1_axi_smc_cdma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_cdma .
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/hw_handoff/design_1_axi_smc_dma_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/synth/design_1_axi_smc_dma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_dma .
Exporting to file c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/hw_handoff/design_1_axi_smc_mcdma_0.hwh
Generated Hardware Definition File c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/synth/design_1_axi_smc_mcdma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_mcdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_pl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:03 ; elapsed = 00:01:26 . Memory (MB): peak = 3295.266 ; gain = 169.836
# make_wrapper -files [get_files design_1.bd] -top
# add_files -norecurse "$project_dir/$project_name/$project_name.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v"
# update_compile_order -fileset sources_1
# puts ""

# puts "============================================================"
============================================================
# puts "  Synthesis..."
  Synthesis...
# puts "============================================================"
============================================================
# launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mcdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_noc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_cdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_mcdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_fifo_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_fifo_mcdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_pl_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mcdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_noc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_pl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_cdma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_mcdma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_fifo_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_fifo_mcdma_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jan 31 15:36:11 2026] Launched design_1_axi_cdma_0_0_synth_1, design_1_axi_noc_0_0_synth_1, design_1_axis_fifo_dma_0_synth_1, design_1_axis_fifo_mcdma_0_synth_1, design_1_axi_smc_ctrl_0_synth_1, design_1_axi_smc_cdma_0_synth_1, design_1_axi_smc_dma_0_synth_1, design_1_axi_smc_mcdma_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_mcdma_0_0_synth_1, design_1_rst_pl_0_synth_1...
Run output will be captured here:
design_1_axi_cdma_0_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_cdma_0_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_noc_0_0_synth_1/runme.log
design_1_axis_fifo_dma_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axis_fifo_dma_0_synth_1/runme.log
design_1_axis_fifo_mcdma_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axis_fifo_mcdma_0_synth_1/runme.log
design_1_axi_smc_ctrl_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_smc_ctrl_0_synth_1/runme.log
design_1_axi_smc_cdma_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_smc_cdma_0_synth_1/runme.log
design_1_axi_smc_dma_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_smc_dma_0_synth_1/runme.log
design_1_axi_smc_mcdma_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_smc_mcdma_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_mcdma_0_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_axi_mcdma_0_0_synth_1/runme.log
design_1_rst_pl_0_synth_1: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/design_1_rst_pl_0_synth_1/runme.log
[Sat Jan 31 15:36:11 2026] Launched synth_1...
Run output will be captured here: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Jan 31 15:36:11 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 555.289 ; gain = 180.375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2023_2/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 647.262 ; gain = 91.973
Command: synth_design -top design_1_wrapper -part xcvp1202-vsva2785-2MP-e-S
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2696.297 ; gain = 425.348
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'emio_gem1_txr_fixed_lat', assumed default net type 'wire' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8145]
INFO: [Synth 8-11241] undeclared symbol 'xpipe0_phystatus', assumed default net type 'wire' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:9807]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_cdma_0_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_cdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_cdma_0_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_cdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_sg_awvalid' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awaddr' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awlen' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awsize' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awburst' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awprot' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_awcache' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_wvalid' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_wdata' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_wstrb' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_wlast' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_bready' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arvalid' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_araddr' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arlen' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arsize' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arburst' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arprot' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_arcache' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'm_axi_sg_rready' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'cdma_tvect_out' of module 'design_1_axi_cdma_0_0' is unconnected for instance 'axi_cdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7023] instance 'axi_cdma_0' of module 'design_1_axi_cdma_0_0' has 79 connections declared, but only 58 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:781]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:840]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:840]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:840]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 94 connections declared, but only 91 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:840]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mcdma_0_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_mcdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mcdma_0_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_mcdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'mm2s_ch2_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'mm2s_ch3_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'mm2s_ch4_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 's2mm_ch1_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 's2mm_ch2_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 's2mm_ch3_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 's2mm_ch4_introut' of module 'design_1_axi_mcdma_0_0' is unconnected for instance 'axi_mcdma_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'axi_mcdma_0' of module 'design_1_axi_mcdma_0_0' has 107 connections declared, but only 98 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_noc_0_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_noc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_noc_0_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_noc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXI_ruser' of module 'design_1_axi_noc_0_0' is unconnected for instance 'axi_noc_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-7071] port 'S01_AXI_ruser' of module 'design_1_axi_noc_0_0' is unconnected for instance 'axi_noc_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-7071] port 'S02_AXI_ruser' of module 'design_1_axi_noc_0_0' is unconnected for instance 'axi_noc_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-7071] port 'S03_AXI_ruser' of module 'design_1_axi_noc_0_0' is unconnected for instance 'axi_noc_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-7071] port 'S04_AXI_ruser' of module 'design_1_axi_noc_0_0' is unconnected for instance 'axi_noc_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
WARNING: [Synth 8-7023] instance 'axi_noc_0' of module 'design_1_axi_noc_0_0' has 413 connections declared, but only 408 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1031]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_cdma_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_cdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_cdma_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_cdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_ctrl_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_ctrl_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_ctrl_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'design_1_axi_smc_ctrl_0' is unconnected for instance 'axi_smc_ctrl' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
WARNING: [Synth 8-7023] instance 'axi_smc_ctrl' of module 'design_1_axi_smc_ctrl_0' has 98 connections declared, but only 89 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1509]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_dma_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_dma_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_dma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_mcdma_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_mcdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_mcdma_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axi_smc_mcdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_fifo_dma_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axis_fifo_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_fifo_dma_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axis_fifo_dma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_fifo_mcdma_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axis_fifo_mcdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_fifo_mcdma_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_axis_fifo_mcdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cips_0_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/synth/design_1_cips_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_bb7f' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/synth/bd_bb7f.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_bb7f_pspmc_0_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/synth/bd_bb7f_pspmc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pspmc_v1_4_0_pspmc' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:7440]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [C:/Xilinx_2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [C:/Xilinx_2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS9' [C:/Xilinx_2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:115141]
INFO: [Synth 8-6155] done synthesizing module 'PS9' (0#1) [C:/Xilinx_2023_2/Vivado/2023.2/scripts/rt/data/unisim_comp.v:115141]
WARNING: [Synth 8-689] width (2) of port connection 'PSPLTRACEDATA' does not match port width (32) of module 'PS9' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8848]
WARNING: [Synth 8-7071] port 'CCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'CCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'CCI_NOC_2' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'CCI_NOC_3' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOIN' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRECOECO' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFSYSMONROOTUSERMUXADDR' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'NCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'NCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'NPICLK' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'NPIRSTN' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PCIE_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PCIE_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PMCERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PMC_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSMERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSPLAFVALID' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSPLSYNCREQ' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'RPU_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_DONE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_ERROROUT' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTCK' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDI' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDO' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTMS' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_MODE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_PMCMIO' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_PUDCB' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_REFCLK' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADI' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADO' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'AXDS4COHDISABLE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRCPMPSSPARE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRERR' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALERROR' of module 'PS9' is unconnected for instance 'PS9_inst' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS9_inst' of module 'PS9' has 2288 connections declared, but only 2210 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
INFO: [Synth 8-6155] done synthesizing module 'pspmc_v1_4_0_pspmc' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3]
WARNING: [Synth 8-7023] instance 'inst' of module 'pspmc_v1_4_0_pspmc' has 3229 connections declared, but only 1012 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/synth/bd_bb7f_pspmc_0_0.v:3185]
INFO: [Synth 8-6155] done synthesizing module 'bd_bb7f_pspmc_0_0' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/synth/bd_bb7f_pspmc_0_0.v:53]
WARNING: [Synth 8-7023] instance 'pspmc_0' of module 'bd_bb7f_pspmc_0_0' has 1012 connections declared, but only 584 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/synth/bd_bb7f.v:1202]
INFO: [Synth 8-6155] done synthesizing module 'bd_bb7f' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/synth/bd_bb7f.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cips_0_0' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/synth/design_1_cips_0_0.v:53]
WARNING: [Synth 8-7023] instance 'cips_0' of module 'design_1_cips_0_0' has 297 connections declared, but only 295 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:1841]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_pl_0' [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_rst_pl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_pl_0' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/.Xil/Vivado-18516-DESKTOP-O3SNGUM/realtime/design_1_rst_pl_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_pl' of module 'design_1_rst_pl_0' has 10 connections declared, but only 6 given [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:2137]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-3848] Net dummy in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:210]
WARNING: [Synth 8-3848] Net emio_gem1_tx_r_fixed_lat in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:297]
WARNING: [Synth 8-3848] Net i2c0_scl_t in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:301]
WARNING: [Synth 8-3848] Net i2c0_scl_tn in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:302]
WARNING: [Synth 8-3848] Net i2c0_sda_t in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:304]
WARNING: [Synth 8-3848] Net i2c0_sda_tn in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:305]
WARNING: [Synth 8-3848] Net i2c1_scl_t in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:308]
WARNING: [Synth 8-3848] Net i2c1_scl_tn in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:309]
WARNING: [Synth 8-3848] Net i2c1_sda_t in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:311]
WARNING: [Synth 8-3848] Net i2c1_sda_tn in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:312]
WARNING: [Synth 8-3848] Net emio_wdt0rsto in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:382]
WARNING: [Synth 8-3848] Net emio_wdt1rsto in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:383]
WARNING: [Synth 8-3848] Net lpd_gpio_t in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:389]
WARNING: [Synth 8-3848] Net lpd_gpio_tn in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:390]
WARNING: [Synth 8-3848] Net pmc_gpio_oe in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:393]
WARNING: [Synth 8-3848] Net pmc_gpio_oen in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:394]
WARNING: [Synth 8-3848] Net pmc_gpio_out in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:395]
WARNING: [Synth 8-3848] Net pl0_sem in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:398]
WARNING: [Synth 8-3848] Net pl1_sem in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:399]
WARNING: [Synth 8-3848] Net pl2_sem in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:400]
WARNING: [Synth 8-3848] Net pl3_sem in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:401]
WARNING: [Synth 8-3848] Net m_axi_fpd_wdata_i in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3801]
WARNING: [Synth 8-3848] Net m_axi_fpd_wstrb_i in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3799]
WARNING: [Synth 8-3848] Net m_axi_lpd_wdata_i in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3802]
WARNING: [Synth 8-3848] Net m_axi_lpd_wstrb_i in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:3800]
WARNING: [Synth 8-3848] Net trace_ctrl in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1052]
WARNING: [Synth 8-3848] Net trace_data in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1053]
WARNING: [Synth 8-3848] Net trace_clk in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1054]
WARNING: [Synth 8-3848] Net ps_pl_trigack in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1056]
WARNING: [Synth 8-3848] Net ps_pl_trigger in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1057]
WARNING: [Synth 8-3848] Net ps_ps_noc_nci_axi2_clk in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1064]
WARNING: [Synth 8-3848] Net s_axi_gp2_arready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1118]
WARNING: [Synth 8-3848] Net s_axi_gp2_awready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1119]
WARNING: [Synth 8-3848] Net s_axi_gp2_bid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1120]
WARNING: [Synth 8-3848] Net s_axi_gp2_bresp in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1121]
WARNING: [Synth 8-3848] Net s_axi_gp2_bvalid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1122]
WARNING: [Synth 8-3848] Net s_axi_gp2_racount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1123]
WARNING: [Synth 8-3848] Net s_axi_gp2_rcount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1124]
WARNING: [Synth 8-3848] Net s_axi_gp2_rdata in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1125]
WARNING: [Synth 8-3848] Net s_axi_gp2_rid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1126]
WARNING: [Synth 8-3848] Net s_axi_gp2_rlast in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1127]
WARNING: [Synth 8-3848] Net s_axi_gp2_rresp in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1128]
WARNING: [Synth 8-3848] Net s_axi_gp2_rvalid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1129]
WARNING: [Synth 8-3848] Net s_axi_gp2_wacount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1130]
WARNING: [Synth 8-3848] Net s_axi_gp2_wcount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1131]
WARNING: [Synth 8-3848] Net s_axi_gp2_wready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1132]
WARNING: [Synth 8-3848] Net s_cci_fpd_arready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1800]
WARNING: [Synth 8-3848] Net s_cci_fpd_awready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1801]
WARNING: [Synth 8-3848] Net s_cci_fpd_bid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1802]
WARNING: [Synth 8-3848] Net s_cci_fpd_bresp in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1803]
WARNING: [Synth 8-3848] Net s_cci_fpd_bvalid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1804]
WARNING: [Synth 8-3848] Net s_cci_fpd_racount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1805]
WARNING: [Synth 8-3848] Net s_cci_fpd_rcount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1806]
WARNING: [Synth 8-3848] Net s_cci_fpd_rdata in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1807]
WARNING: [Synth 8-3848] Net s_cci_fpd_rid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1808]
WARNING: [Synth 8-3848] Net s_cci_fpd_rlast in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1809]
WARNING: [Synth 8-3848] Net s_cci_fpd_rresp in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1810]
WARNING: [Synth 8-3848] Net s_cci_fpd_rvalid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1811]
WARNING: [Synth 8-3848] Net s_cci_fpd_wacount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1812]
WARNING: [Synth 8-3848] Net s_cci_fpd_wcount in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1813]
WARNING: [Synth 8-3848] Net s_cci_fpd_wready in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:1814]
WARNING: [Synth 8-3848] Net ps_pmc_to_core in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2057]
WARNING: [Synth 8-3848] Net dbg0 in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2059]
WARNING: [Synth 8-3848] Net dbg0_ext in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2060]
WARNING: [Synth 8-3848] Net dbg1 in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2061]
WARNING: [Synth 8-3848] Net dbg1_ext in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2062]
WARNING: [Synth 8-3848] Net dbg2 in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2063]
WARNING: [Synth 8-3848] Net dbg2_ext in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2064]
WARNING: [Synth 8-3848] Net dbg3 in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2065]
WARNING: [Synth 8-3848] Net dbg3_ext in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2066]
WARNING: [Synth 8-3848] Net dbg4 in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2067]
WARNING: [Synth 8-3848] Net dbg4_ext in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2068]
WARNING: [Synth 8-3848] Net cpmdpllpcie0userclk in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2144]
WARNING: [Synth 8-3848] Net cpmdpllpcie1userclk in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2145]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgccixedrdataratechangereq in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2146]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgcurrentspeed in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2147]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgedrenable in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2148]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrcorout in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2149]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrfatalout in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2150]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrnonfatalout in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2151]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextfunctionnumber in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2152]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextreadreceived in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2153]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextregisternumber in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2154]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritebyteenable in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2155]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritedata in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2156]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritereceived in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2157]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpd in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2158]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpdscale in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2159]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnph in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2160]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnphscale in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2161]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpd in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2162]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpdscale in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2163]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcph in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2164]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcphscale in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2165]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfghotresetout in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2166]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfginterruptsent in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2167]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglinkpowerstate in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2168]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglocalerrorout in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2169]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglocalerrorvalid in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2170]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgltssmstate in module/entity pspmc_v1_4_0_pspmc does not have driver. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:2171]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2857.273 ; gain = 586.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.168 ; gain = 604.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.168 ; gain = 604.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 2888.227 ; gain = 0.000
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc] for cell 'design_1_i/axi_noc_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3121.316 ; gain = 76.965
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc] for cell 'design_1_i/axi_noc_0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0_in_context.xdc] for cell 'design_1_i/axis_fifo_dma'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0_in_context.xdc] for cell 'design_1_i/axis_fifo_dma'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_in_context.xdc] for cell 'design_1_i/axi_mcdma_0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_in_context.xdc] for cell 'design_1_i/axi_mcdma_0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0_in_context.xdc] for cell 'design_1_i/axis_fifo_mcdma'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0_in_context.xdc] for cell 'design_1_i/axis_fifo_mcdma'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0_in_context.xdc] for cell 'design_1_i/axi_smc_ctrl'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0_in_context.xdc] for cell 'design_1_i/axi_smc_ctrl'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0_in_context.xdc] for cell 'design_1_i/axi_smc_cdma'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0_in_context.xdc] for cell 'design_1_i/axi_smc_cdma'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0_in_context.xdc] for cell 'design_1_i/axi_smc_dma'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0_in_context.xdc] for cell 'design_1_i/axi_smc_dma'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0_in_context.xdc] for cell 'design_1_i/axi_smc_mcdma'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0_in_context.xdc] for cell 'design_1_i/axi_smc_mcdma'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0/design_1_rst_pl_0_in_context.xdc] for cell 'design_1_i/rst_pl'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0/design_1_rst_pl_0_in_context.xdc] for cell 'design_1_i/rst_pl'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Parsing XDC File [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3129.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3129.574 ; gain = 858.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1202-vsva2785-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3129.574 ; gain = 858.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ca_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_c_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_c_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_c_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_c_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_t_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_t_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_t_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_ck_t_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cke_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cke_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cke_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cke_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cs_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cs_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cs_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_cs_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dmi_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_a[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dq_b[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_c_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_dqs_t_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_reset_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_trip1_reset_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ca_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_c_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_c_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_c_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_c_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_t_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_t_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_t_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_ck_t_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cke_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cke_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cke_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cke_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cs_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cs_a. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cs_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_cs_b. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dmi_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_a[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[10]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[11]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[12]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[13]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[14]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[15]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[2]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[3]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[4]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[5]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[6]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[7]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[8]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dq_b[9]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_c_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_a[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_a[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_b[0]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_dqs_t_b[1]. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_reset_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_trip1_reset_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_clk1_clk_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_clk1_clk_n. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_clk1_clk_p. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 264).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_clk1_clk_p. (constraint file  c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0/design_1_axi_noc_0_0_in_context.xdc, line 265).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cips_0/inst/pspmc_0/inst. (constraint file  C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cips_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cips_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cips_0/inst/pspmc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_noc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_cdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_fifo_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mcdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_fifo_mcdma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_cdma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_mcdma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_pl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3129.574 ; gain = 858.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3129.574 ; gain = 858.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3984 (col length:166)
BRAMs: 2682 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3129.574 ; gain = 858.625
---------------------------------------------------------------------------------
INFO: [Device 21-8972] Using routethru equations.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 4492.090 ; gain = 2221.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 4525.488 ; gain = 2254.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `pspmc_v1_4_0_pspmc`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `pspmc_v1_4_0_pspmc' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_bb7f_pspmc_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_bb7f_pspmc_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_bb7f`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_bb7f' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_cips_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_cips_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_xlconcat_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_xlconcat_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_wrapper`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4547.379 ; gain = 2276.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_scl_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_sda_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart0_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart1_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[42] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_axi_cdma_0_0      |         1|
|2     |design_1_axi_dma_0_0       |         1|
|3     |design_1_axi_mcdma_0_0     |         1|
|4     |design_1_axi_noc_0_0       |         1|
|5     |design_1_axi_smc_cdma_0    |         1|
|6     |design_1_axi_smc_ctrl_0    |         1|
|7     |design_1_axi_smc_dma_0     |         1|
|8     |design_1_axi_smc_mcdma_0   |         1|
|9     |design_1_axis_fifo_dma_0   |         1|
|10    |design_1_axis_fifo_mcdma_0 |         1|
|11    |design_1_rst_pl_0          |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |design_1_axi_cdma_0      |     1|
|2     |design_1_axi_dma_0       |     1|
|3     |design_1_axi_mcdma_0     |     1|
|4     |design_1_axi_noc_0       |     1|
|5     |design_1_axi_smc_cdma    |     1|
|6     |design_1_axi_smc_ctrl    |     1|
|7     |design_1_axi_smc_dma     |     1|
|8     |design_1_axi_smc_mcdma   |     1|
|9     |design_1_axis_fifo_dma   |     1|
|10    |design_1_axis_fifo_mcdma |     1|
|11    |design_1_rst_pl          |     1|
|12    |BUFG_PS                  |     5|
|13    |LUT1                     |     2|
|14    |PS9                      |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59080 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 4563.598 ; gain = 2038.242
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4563.598 ; gain = 2292.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 4563.598 ; gain = 0.000
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4693.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 6b1d3ac8
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 413 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 4693.457 ; gain = 4046.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 15:46:59 2026...
[Sat Jan 31 15:47:01 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:10:49 . Memory (MB): peak = 3295.266 ; gain = 0.000
# puts "Synthesis: [get_property STATUS [get_runs synth_1]]"
Synthesis: synth_design Complete!
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Synthesis failed!"
#     exit 1
# }
# puts ""

# puts "============================================================"
============================================================
# puts "  Implementation..."
  Implementation...
# puts "============================================================"
============================================================
# launch_runs impl_1 -jobs 8
[Sat Jan 31 15:47:01 2026] Launched impl_1...
Run output will be captured here: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Jan 31 15:47:01 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 556.211 ; gain = 182.344
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2023_2/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 675.031 ; gain = 118.820
Command: link_design -top design_1_wrapper -part xcvp1202-vsva2785-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.dcp' for cell 'design_1_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.dcp' for cell 'design_1_i/axi_mcdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.dcp' for cell 'design_1_i/axi_noc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0.dcp' for cell 'design_1_i/axi_smc_cdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0.dcp' for cell 'design_1_i/axi_smc_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0.dcp' for cell 'design_1_i/axi_smc_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0.dcp' for cell 'design_1_i/axi_smc_mcdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0.dcp' for cell 'design_1_i/axis_fifo_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0.dcp' for cell 'design_1_i/axis_fifo_mcdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.dcp' for cell 'design_1_i/rst_pl'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.879 ; gain = 24.195
INFO: [Netlist 29-17] Analyzing 1593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Reading NOC Solution File 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/design_1_wrapper/design_1_wrapper.ncr'
Reading Traffic File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/nsln/design_1.nts' for cell 'design_1_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 10 insts (0 INI), 9 paths (0 INI). After Merge: 10 insts (0 INI), 9 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/nsln/design_1.ncr' for cell 'design_1_i'
INFO: [Constraints 18-5243] Reading ELF File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/ip_0/bd_8be5_MC0_ddrc_0_phy_ddrmc.elf' for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3255.566 ; gain = 78.754
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S07_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S07_AXI_nmu/bd_8be5_S07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S07_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S07_AXI_nmu/bd_8be5_S07_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/xdc/bd_8be5_S06_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S06_AXI_nmu/bd_8be5_S06_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/xdc/bd_8be5_S06_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S06_AXI_nmu/bd_8be5_S06_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/xdc/bd_8be5_S08_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S08_AXI_nmu/bd_8be5_S08_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/xdc/bd_8be5_S08_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S08_AXI_nmu/bd_8be5_S08_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/axi_noc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/axi_noc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:113]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:143]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_15/bd_ec3b_wni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_15/bd_ec3b_wni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_16/bd_ec3b_bni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_16/bd_ec3b_bni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_21/bd_ec3b_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_21/bd_ec3b_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_22/bd_ec3b_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_22/bd_ec3b_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_23/bd_ec3b_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_23/bd_ec3b_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_24/bd_ec3b_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_24/bd_ec3b_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_25/bd_ec3b_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_25/bd_ec3b_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_27/bd_ec3b_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_27/bd_ec3b_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_28/bd_ec3b_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_28/bd_ec3b_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_29/bd_ec3b_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_29/bd_ec3b_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_30/bd_ec3b_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_30/bd_ec3b_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_31/bd_ec3b_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_31/bd_ec3b_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_34/bd_ec3b_m01arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_34/bd_ec3b_m01arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_35/bd_ec3b_m01rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_35/bd_ec3b_m01rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_36/bd_ec3b_m01awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_36/bd_ec3b_m01awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_37/bd_ec3b_m01wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_37/bd_ec3b_m01wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_38/bd_ec3b_m01bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_38/bd_ec3b_m01bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_41/bd_ec3b_m02arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_41/bd_ec3b_m02arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_42/bd_ec3b_m02rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_42/bd_ec3b_m02rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_43/bd_ec3b_m02awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_43/bd_ec3b_m02awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_44/bd_ec3b_m02wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_44/bd_ec3b_m02wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_45/bd_ec3b_m02bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_45/bd_ec3b_m02bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_ctrl/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc:10]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_ctrl/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_6/bd_386c_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_6/bd_386c_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_7/bd_386c_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_7/bd_386c_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_8/bd_386c_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_8/bd_386c_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_9/bd_386c_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_9/bd_386c_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_10/bd_386c_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_10/bd_386c_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_cdma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_cdma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_11/bd_3f49_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_11/bd_3f49_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_12/bd_3f49_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_12/bd_3f49_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_17/bd_3f49_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_17/bd_3f49_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_18/bd_3f49_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_18/bd_3f49_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_19/bd_3f49_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_19/bd_3f49_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_24/bd_3f49_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_24/bd_3f49_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_25/bd_3f49_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_25/bd_3f49_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_26/bd_3f49_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_26/bd_3f49_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_27/bd_3f49_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_27/bd_3f49_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_28/bd_3f49_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_28/bd_3f49_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_30/bd_3f49_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_30/bd_3f49_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_31/bd_3f49_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_31/bd_3f49_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_32/bd_3f49_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_32/bd_3f49_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_33/bd_3f49_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_33/bd_3f49_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_34/bd_3f49_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_34/bd_3f49_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_dma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_dma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_11/bd_2345_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_11/bd_2345_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_12/bd_2345_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_12/bd_2345_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_17/bd_2345_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_17/bd_2345_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_18/bd_2345_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_18/bd_2345_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_19/bd_2345_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_19/bd_2345_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_24/bd_2345_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_24/bd_2345_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_25/bd_2345_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_25/bd_2345_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_26/bd_2345_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_26/bd_2345_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_27/bd_2345_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_27/bd_2345_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_28/bd_2345_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_28/bd_2345_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_30/bd_2345_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_30/bd_2345_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_31/bd_2345_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_31/bd_2345_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_32/bd_2345_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_32/bd_2345_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_33/bd_2345_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_33/bd_2345_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_34/bd_2345_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_34/bd_2345_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_mcdma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_mcdma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0_board.xdc] for cell 'design_1_i/rst_pl/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0_board.xdc] for cell 'design_1_i/rst_pl/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.xdc] for cell 'design_1_i/rst_pl/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.xdc] for cell 'design_1_i/rst_pl/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
INFO: [Project 1-1714] 216 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2623 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1585 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1198 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 73 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 302 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

The system cannot find the path specified.
30 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 6377.418 ; gain = 5702.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9e0fb1b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_8be5_MC0_ddrc_0_phy, cache-ID = f6d6df1639824834
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 6377.418 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 6377.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 186004d9e

Time (s): cpu = 00:00:13 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1 Core Generation And Design Setup | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1 Initialization | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 599 pins
INFO: [Opt 31-138] Pushed 237 inverter(s) to 10304 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19370f2ca

Time (s): cpu = 00:00:24 ; elapsed = 00:02:29 . Memory (MB): peak = 6377.418 ; gain = 0.000
Retarget | Checksum: 19370f2ca
INFO: [Opt 31-389] Phase Retarget created 207 cells and removed 487 cells
INFO: [Opt 31-1021] In phase Retarget, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 12 load pin(s).
Phase 4 Constant propagation | Checksum: 212299998

Time (s): cpu = 00:00:25 ; elapsed = 00:02:29 . Memory (MB): peak = 6377.418 ; gain = 0.000
Constant propagation | Checksum: 212299998
INFO: [Opt 31-389] Phase Constant propagation created 486 cells and removed 3389 cells
INFO: [Opt 31-1021] In phase Constant propagation, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d1decab5

Time (s): cpu = 00:00:29 ; elapsed = 00:02:34 . Memory (MB): peak = 6377.418 ; gain = 0.000
Sweep | Checksum: 1d1decab5
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 887 cells
INFO: [Opt 31-1021] In phase Sweep, 985 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1d1decab5

Time (s): cpu = 00:00:34 ; elapsed = 00:02:37 . Memory (MB): peak = 6377.418 ; gain = 0.000
BUFG optimization | Checksum: 1d1decab5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][16]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][17]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][18]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][19]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][20]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][21]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][22]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][23]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][24]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][25]_srl12 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d1decab5

Time (s): cpu = 00:00:34 ; elapsed = 00:02:38 . Memory (MB): peak = 6377.418 ; gain = 0.000
Shift Register Optimization | Checksum: 1d1decab5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e285a8d7

Time (s): cpu = 00:00:35 ; elapsed = 00:02:38 . Memory (MB): peak = 6377.418 ; gain = 0.000
Post Processing Netlist | Checksum: 1e285a8d7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 279 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 9 Finalization | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             207  |             487  |                                            243  |
|  Constant propagation         |             486  |            3389  |                                            243  |
|  Sweep                        |               2  |             887  |                                            985  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            279  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 13f73a556

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f73a556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 6377.418 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13f73a556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:55 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6377.418 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.495 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 6377.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.892 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 6377.418 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9588c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 6377.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c8dc050

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 6382.961 ; gain = 5.543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22eefb2c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22eefb2c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 6890.629 ; gain = 513.211
Phase 1 Placer Initialization | Checksum: 22eefb2c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 199fb7486

Time (s): cpu = 00:01:52 ; elapsed = 00:01:35 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Constraints 18-12186] Loading custom configuration Clock VTree template file : ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-9882] Loading clock Vtree routing template for device xcvp1202.
INFO: [Constraints 18-11903] Loading Contained Vtree config file : ClockVTree_smaxInterSlrContained.cfg with revision : 2023.10.12
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7184.672 ; gain = 0.000
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24a83dfa5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:42 . Memory (MB): peak = 7184.672 ; gain = 807.254

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24a83dfa5

Time (s): cpu = 00:02:14 ; elapsed = 00:01:50 . Memory (MB): peak = 7514.254 ; gain = 1136.836

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605
Phase 2.1.1 Partition Driven Placement | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 173ec492
NoC Constraints | Checksum: 9eef6629
NoC Incremental Solution | Checksum: 9bee54f2
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 6eb885e9
Phase 2.1 Floorplanning | Checksum: 2749f2a9b

Time (s): cpu = 00:02:22 ; elapsed = 00:01:55 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2504ab724

Time (s): cpu = 00:02:23 ; elapsed = 00:01:56 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 276d21218

Time (s): cpu = 00:02:23 ; elapsed = 00:01:56 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 256ff5390

Time (s): cpu = 00:05:01 ; elapsed = 00:03:23 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 1032 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 439 nets or LUTs. Breaked 4 LUTs, combined 435 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 18 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 44 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 44 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-665] Processed cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 72 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_rready. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 7770.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 7770.094 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            435  |                   439  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    10  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           72  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Total                                            |           77  |            436  |                   451  |           0  |          11  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d0e85283

Time (s): cpu = 00:05:11 ; elapsed = 00:03:33 . Memory (MB): peak = 7770.094 ; gain = 1392.676
Phase 2.4 Global Placement Core | Checksum: 1b9582cd0

Time (s): cpu = 00:05:30 ; elapsed = 00:03:44 . Memory (MB): peak = 7770.094 ; gain = 1392.676
Phase 2 Global Placement | Checksum: 23eedf3e8

Time (s): cpu = 00:05:30 ; elapsed = 00:03:44 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fe9e8a52

Time (s): cpu = 00:05:58 ; elapsed = 00:03:59 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d2140ea3

Time (s): cpu = 00:06:09 ; elapsed = 00:04:05 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1f166dd7f

Time (s): cpu = 00:06:54 ; elapsed = 00:04:31 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1a4c7f75a

Time (s): cpu = 00:07:18 ; elapsed = 00:04:46 . Memory (MB): peak = 7783.977 ; gain = 1406.559
Phase 3.3.2 Slice Area Swap | Checksum: 1a4c7f75a

Time (s): cpu = 00:07:18 ; elapsed = 00:04:46 . Memory (MB): peak = 7783.977 ; gain = 1406.559
Phase 3.3 Small Shape DP | Checksum: 202efec68

Time (s): cpu = 00:08:04 ; elapsed = 00:05:11 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 1fa71c99f

Time (s): cpu = 00:08:43 ; elapsed = 00:05:33 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 15f9a87b8

Time (s): cpu = 00:08:43 ; elapsed = 00:05:34 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f31ae151

Time (s): cpu = 00:09:09 ; elapsed = 00:05:48 . Memory (MB): peak = 7794.969 ; gain = 1417.551
Phase 3 Detail Placement | Checksum: 1f31ae151

Time (s): cpu = 00:09:09 ; elapsed = 00:05:48 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 7862.199 ; gain = 0.000

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8a30139

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.135 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d8623034

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7876.723 ; gain = 0.988
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c4ef4e17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7876.723 ; gain = 0.988
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8a30139

Time (s): cpu = 00:10:03 ; elapsed = 00:06:26 . Memory (MB): peak = 7876.723 ; gain = 1499.305

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1a8a30139

Time (s): cpu = 00:10:04 ; elapsed = 00:06:27 . Memory (MB): peak = 7876.723 ; gain = 1499.305

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.309. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2d22b4665

Time (s): cpu = 00:11:02 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328

Time (s): cpu = 00:11:02 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328
Phase 4.1 Post Commit Optimization | Checksum: 2d22b4665

Time (s): cpu = 00:11:03 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7913.156 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29c620aac

Time (s): cpu = 00:11:23 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29c620aac

Time (s): cpu = 00:11:24 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Phase 4.3 Placer Reporting | Checksum: 29c620aac

Time (s): cpu = 00:11:24 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 7913.156 ; gain = 0.000

Time (s): cpu = 00:11:24 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c2952e91

Time (s): cpu = 00:11:24 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Ending Placer Task | Checksum: 264a2eb15

Time (s): cpu = 00:11:25 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
130 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:41 ; elapsed = 00:07:52 . Memory (MB): peak = 7913.156 ; gain = 1535.738
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7913.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 7913.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7913.156 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 7913.156 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7913.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 7913.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 7913.156 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f4e46ff7 ConstDB: 0 ShapeSum: b8fa98f4 RouteDB: b6c3e22a
INFO: [DRC 23-27] Running DRC with 2 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7913.156 ; gain = 0.000
Post Restoration Checksum: NetGraph: 86ff7209 | NumContArr: f044bf74 | Constraints: ddea8ca4 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 317d7b8be

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 317d7b8be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 317d7b8be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 28b3544b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 8221.883 ; gain = 308.727

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c3bf44dd

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 8310.359 ; gain = 397.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.374  | TNS=0.000  | WHS=-0.184 | THS=-15.572|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47345
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41511
  Number of Partially Routed Nets     = 5834
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b150268b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 2b150268b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637
Phase 3.1 Global Routing | Checksum: 2b150268b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e101ee21

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 8431.703 ; gain = 518.547
Phase 3 Initial Routing | Checksum: 1cf048d22

Time (s): cpu = 00:02:14 ; elapsed = 00:01:01 . Memory (MB): peak = 8431.703 ; gain = 518.547

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5539
 Number of Nodes with overlaps = 556
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 3199b9da1

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8464.172 ; gain = 551.016

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3ad301289

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 4 Rip-up And Reroute | Checksum: 3ad301289

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 5 Delay and Skew Optimization | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ef100072

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ff073187

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 6 Post Hold Fix | Checksum: 2ff073187

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.677465 %
  Global Horizontal Routing Utilization  = 0.888761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ff073187

Time (s): cpu = 00:04:28 ; elapsed = 00:02:08 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ff073187

Time (s): cpu = 00:04:28 ; elapsed = 00:02:08 . Memory (MB): peak = 8472.648 ; gain = 559.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2623edfce

Time (s): cpu = 00:04:38 ; elapsed = 00:02:13 . Memory (MB): peak = 8518.559 ; gain = 605.402

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2623edfce

Time (s): cpu = 00:04:42 ; elapsed = 00:02:15 . Memory (MB): peak = 8518.559 ; gain = 605.402
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1613303a9

Time (s): cpu = 00:05:04 ; elapsed = 00:02:28 . Memory (MB): peak = 8571.598 ; gain = 658.441
Ending Routing Task | Checksum: 1613303a9

Time (s): cpu = 00:05:06 ; elapsed = 00:02:29 . Memory (MB): peak = 8571.598 ; gain = 658.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:22 ; elapsed = 00:02:38 . Memory (MB): peak = 8571.598 ; gain = 658.441
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 8605.402 ; gain = 33.805
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
171 Infos, 315 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8605.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 8605.402 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 16:05:21 2026...
[Sat Jan 31 16:05:28 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:18:26 . Memory (MB): peak = 3295.266 ; gain = 0.000
# puts "Implementation: [get_property STATUS [get_runs impl_1]]"
Implementation: route_design Complete!
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Implementation failed!"
#     exit 1
# }
# puts "Generating device image..."
Generating device image...
# launch_runs impl_1 -to_step write_device_image -jobs 8
[Sat Jan 31 16:05:28 2026] Launched impl_1...
Run output will be captured here: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Jan 31 16:05:28 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 556.211 ; gain = 182.344
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2023_2/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 675.031 ; gain = 118.820
Command: link_design -top design_1_wrapper -part xcvp1202-vsva2785-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.dcp' for cell 'design_1_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.dcp' for cell 'design_1_i/axi_mcdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.dcp' for cell 'design_1_i/axi_noc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/design_1_axi_smc_cdma_0.dcp' for cell 'design_1_i/axi_smc_cdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/design_1_axi_smc_ctrl_0.dcp' for cell 'design_1_i/axi_smc_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/design_1_axi_smc_dma_0.dcp' for cell 'design_1_i/axi_smc_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/design_1_axi_smc_mcdma_0.dcp' for cell 'design_1_i/axi_smc_mcdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_dma_0/design_1_axis_fifo_dma_0.dcp' for cell 'design_1_i/axis_fifo_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axis_fifo_mcdma_0/design_1_axis_fifo_mcdma_0.dcp' for cell 'design_1_i/axis_fifo_mcdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.dcp' for cell 'design_1_i/rst_pl'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.879 ; gain = 24.195
INFO: [Netlist 29-17] Analyzing 1593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Reading NOC Solution File 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/synth_1/design_1_wrapper/design_1_wrapper.ncr'
Reading Traffic File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/nsln/design_1.nts' for cell 'design_1_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 10 insts (0 INI), 9 paths (0 INI). After Merge: 10 insts (0 INI), 9 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/nsln/design_1.ncr' for cell 'design_1_i'
INFO: [Constraints 18-5243] Reading ELF File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/ip_0/bd_8be5_MC0_ddrc_0_phy_ddrmc.elf' for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3255.566 ; gain = 78.754
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/bd_bb7f_pspmc_0_0.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'design_1_i/cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_S00_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S00_AXI_nmu/bd_8be5_S00_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S07_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S07_AXI_nmu/bd_8be5_S07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_S07_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S07_AXI_nmu/bd_8be5_S07_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_S01_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S01_AXI_nmu/bd_8be5_S01_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_S02_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S02_AXI_nmu/bd_8be5_S02_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8be5_S03_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S03_AXI_nmu/bd_8be5_S03_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/xdc/bd_8be5_S04_AXI_rpu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S04_AXI_rpu/bd_8be5_S04_AXI_rpu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/xdc/bd_8be5_S05_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S05_AXI_nmu/bd_8be5_S05_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/xdc/bd_8be5_S06_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S06_AXI_nmu/bd_8be5_S06_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/xdc/bd_8be5_S06_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S06_AXI_nmu/bd_8be5_S06_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/xdc/bd_8be5_S08_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S08_AXI_nmu/bd_8be5_S08_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/xdc/bd_8be5_S08_AXI_nmu_0.xdc] for cell 'design_1_i/axi_noc_0/inst/S08_AXI_nmu/bd_8be5_S08_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/hdl/par/bd_8be5_MC0_ddrc_0_ip.xdc] for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'design_1_i/axi_noc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'design_1_i/axi_noc_0/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_1/bd_ec3b_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_12/bd_ec3b_arni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_13/bd_ec3b_rni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:113]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc:143]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_14/bd_ec3b_awni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_15/bd_ec3b_wni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_15/bd_ec3b_wni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_16/bd_ec3b_bni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_16/bd_ec3b_bni_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_21/bd_ec3b_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_21/bd_ec3b_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_22/bd_ec3b_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_22/bd_ec3b_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_23/bd_ec3b_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_23/bd_ec3b_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_24/bd_ec3b_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_24/bd_ec3b_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_25/bd_ec3b_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_25/bd_ec3b_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_27/bd_ec3b_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_27/bd_ec3b_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_28/bd_ec3b_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_28/bd_ec3b_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_29/bd_ec3b_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_29/bd_ec3b_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_30/bd_ec3b_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_30/bd_ec3b_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_31/bd_ec3b_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_31/bd_ec3b_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_34/bd_ec3b_m01arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_34/bd_ec3b_m01arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_35/bd_ec3b_m01rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_35/bd_ec3b_m01rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_36/bd_ec3b_m01awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_36/bd_ec3b_m01awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_37/bd_ec3b_m01wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_37/bd_ec3b_m01wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_38/bd_ec3b_m01bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_38/bd_ec3b_m01bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_41/bd_ec3b_m02arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_41/bd_ec3b_m02arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_42/bd_ec3b_m02rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_42/bd_ec3b_m02rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_43/bd_ec3b_m02awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_43/bd_ec3b_m02awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_44/bd_ec3b_m02wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_44/bd_ec3b_m02wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_45/bd_ec3b_m02bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/ip/ip_45/bd_ec3b_m02bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_ctrl/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc:10]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_ctrl/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_1/bd_386c_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_cdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_6/bd_386c_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_6/bd_386c_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_7/bd_386c_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_7/bd_386c_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_8/bd_386c_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_8/bd_386c_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_9/bd_386c_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_9/bd_386c_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_10/bd_386c_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/ip/ip_10/bd_386c_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_cdma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_cdma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_1/bd_3f49_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_dma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_11/bd_3f49_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_11/bd_3f49_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_12/bd_3f49_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_12/bd_3f49_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_17/bd_3f49_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_17/bd_3f49_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_18/bd_3f49_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_18/bd_3f49_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_19/bd_3f49_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_19/bd_3f49_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_24/bd_3f49_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_24/bd_3f49_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_25/bd_3f49_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_25/bd_3f49_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_26/bd_3f49_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_26/bd_3f49_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_27/bd_3f49_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_27/bd_3f49_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_28/bd_3f49_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_28/bd_3f49_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_30/bd_3f49_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_30/bd_3f49_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_31/bd_3f49_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_31/bd_3f49_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_32/bd_3f49_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_32/bd_3f49_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_33/bd_3f49_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_33/bd_3f49_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_34/bd_3f49_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/ip/ip_34/bd_3f49_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_dma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_dma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_1/bd_2345_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_11/bd_2345_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_11/bd_2345_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_12/bd_2345_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_12/bd_2345_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_17/bd_2345_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_17/bd_2345_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_18/bd_2345_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_18/bd_2345_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_19/bd_2345_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_19/bd_2345_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_24/bd_2345_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_24/bd_2345_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_25/bd_2345_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_25/bd_2345_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_26/bd_2345_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_26/bd_2345_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_27/bd_2345_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_27/bd_2345_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_28/bd_2345_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_28/bd_2345_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_30/bd_2345_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_30/bd_2345_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_31/bd_2345_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_31/bd_2345_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_32/bd_2345_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_32/bd_2345_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_33/bd_2345_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_33/bd_2345_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_34/bd_2345_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/ip/ip_34/bd_2345_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_mcdma/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_mcdma/inst'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0_board.xdc] for cell 'design_1_i/rst_pl/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0_board.xdc] for cell 'design_1_i/rst_pl/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.xdc] for cell 'design_1_i/rst_pl/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_rst_pl_0/design_1_rst_pl_0.xdc] for cell 'design_1_i/rst_pl/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
Finished Parsing XDC File [c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'design_1_i/axi_mcdma_0/U0'
INFO: [Project 1-1714] 216 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2623 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1585 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1198 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 73 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 302 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

The system cannot find the path specified.
30 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 6377.418 ; gain = 5702.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9e0fb1b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_8be5_MC0_ddrc_0_phy, cache-ID = f6d6df1639824834
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 6377.418 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 6377.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 186004d9e

Time (s): cpu = 00:00:13 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1 Core Generation And Design Setup | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1 Initialization | Checksum: 186004d9e

Time (s): cpu = 00:00:14 ; elapsed = 00:02:21 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 186004d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 599 pins
INFO: [Opt 31-138] Pushed 237 inverter(s) to 10304 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19370f2ca

Time (s): cpu = 00:00:24 ; elapsed = 00:02:29 . Memory (MB): peak = 6377.418 ; gain = 0.000
Retarget | Checksum: 19370f2ca
INFO: [Opt 31-389] Phase Retarget created 207 cells and removed 487 cells
INFO: [Opt 31-1021] In phase Retarget, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 12 load pin(s).
Phase 4 Constant propagation | Checksum: 212299998

Time (s): cpu = 00:00:25 ; elapsed = 00:02:29 . Memory (MB): peak = 6377.418 ; gain = 0.000
Constant propagation | Checksum: 212299998
INFO: [Opt 31-389] Phase Constant propagation created 486 cells and removed 3389 cells
INFO: [Opt 31-1021] In phase Constant propagation, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d1decab5

Time (s): cpu = 00:00:29 ; elapsed = 00:02:34 . Memory (MB): peak = 6377.418 ; gain = 0.000
Sweep | Checksum: 1d1decab5
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 887 cells
INFO: [Opt 31-1021] In phase Sweep, 985 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1d1decab5

Time (s): cpu = 00:00:34 ; elapsed = 00:02:37 . Memory (MB): peak = 6377.418 ; gain = 0.000
BUFG optimization | Checksum: 1d1decab5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.ID_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][16]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][17]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][18]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][19]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][20]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][21]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][22]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][23]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][24]_srl12 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][25]_srl12 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d1decab5

Time (s): cpu = 00:00:34 ; elapsed = 00:02:38 . Memory (MB): peak = 6377.418 ; gain = 0.000
Shift Register Optimization | Checksum: 1d1decab5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e285a8d7

Time (s): cpu = 00:00:35 ; elapsed = 00:02:38 . Memory (MB): peak = 6377.418 ; gain = 0.000
Post Processing Netlist | Checksum: 1e285a8d7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 279 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 9 Finalization | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             207  |             487  |                                            243  |
|  Constant propagation         |             486  |            3389  |                                            243  |
|  Sweep                        |               2  |             887  |                                            985  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            279  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13f73a556

Time (s): cpu = 00:00:39 ; elapsed = 00:02:42 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 13f73a556

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f73a556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 6377.418 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 6377.418 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13f73a556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:55 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6377.418 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.495 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 6377.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 6377.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.892 . Memory (MB): peak = 6377.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 6377.418 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 6377.418 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9588c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 6377.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 6377.418 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c8dc050

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 6382.961 ; gain = 5.543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22eefb2c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22eefb2c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 6890.629 ; gain = 513.211
Phase 1 Placer Initialization | Checksum: 22eefb2c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 199fb7486

Time (s): cpu = 00:01:52 ; elapsed = 00:01:35 . Memory (MB): peak = 6890.629 ; gain = 513.211

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Constraints 18-12186] Loading custom configuration Clock VTree template file : ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-9882] Loading clock Vtree routing template for device xcvp1202.
INFO: [Constraints 18-11903] Loading Contained Vtree config file : ClockVTree_smaxInterSlrContained.cfg with revision : 2023.10.12
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7184.672 ; gain = 0.000
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24a83dfa5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:42 . Memory (MB): peak = 7184.672 ; gain = 807.254

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24a83dfa5

Time (s): cpu = 00:02:14 ; elapsed = 00:01:50 . Memory (MB): peak = 7514.254 ; gain = 1136.836

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605
Phase 2.1.1 Partition Driven Placement | Checksum: 2b0abfc41

Time (s): cpu = 00:02:21 ; elapsed = 00:01:54 . Memory (MB): peak = 7523.023 ; gain = 1145.605
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 173ec492
NoC Constraints | Checksum: 9eef6629
NoC Incremental Solution | Checksum: 9bee54f2
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 6eb885e9
Phase 2.1 Floorplanning | Checksum: 2749f2a9b

Time (s): cpu = 00:02:22 ; elapsed = 00:01:55 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2504ab724

Time (s): cpu = 00:02:23 ; elapsed = 00:01:56 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 276d21218

Time (s): cpu = 00:02:23 ; elapsed = 00:01:56 . Memory (MB): peak = 7562.332 ; gain = 1184.914

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 256ff5390

Time (s): cpu = 00:05:01 ; elapsed = 00:03:23 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 1032 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 439 nets or LUTs. Breaked 4 LUTs, combined 435 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 18 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 44 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 44 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-665] Processed cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 72 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7770.094 ; gain = 0.000
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_rready. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 7770.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 7770.094 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            435  |                   439  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    10  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           72  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Total                                            |           77  |            436  |                   451  |           0  |          11  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d0e85283

Time (s): cpu = 00:05:11 ; elapsed = 00:03:33 . Memory (MB): peak = 7770.094 ; gain = 1392.676
Phase 2.4 Global Placement Core | Checksum: 1b9582cd0

Time (s): cpu = 00:05:30 ; elapsed = 00:03:44 . Memory (MB): peak = 7770.094 ; gain = 1392.676
Phase 2 Global Placement | Checksum: 23eedf3e8

Time (s): cpu = 00:05:30 ; elapsed = 00:03:44 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fe9e8a52

Time (s): cpu = 00:05:58 ; elapsed = 00:03:59 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d2140ea3

Time (s): cpu = 00:06:09 ; elapsed = 00:04:05 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1f166dd7f

Time (s): cpu = 00:06:54 ; elapsed = 00:04:31 . Memory (MB): peak = 7770.094 ; gain = 1392.676

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1a4c7f75a

Time (s): cpu = 00:07:18 ; elapsed = 00:04:46 . Memory (MB): peak = 7783.977 ; gain = 1406.559
Phase 3.3.2 Slice Area Swap | Checksum: 1a4c7f75a

Time (s): cpu = 00:07:18 ; elapsed = 00:04:46 . Memory (MB): peak = 7783.977 ; gain = 1406.559
Phase 3.3 Small Shape DP | Checksum: 202efec68

Time (s): cpu = 00:08:04 ; elapsed = 00:05:11 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 1fa71c99f

Time (s): cpu = 00:08:43 ; elapsed = 00:05:33 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 15f9a87b8

Time (s): cpu = 00:08:43 ; elapsed = 00:05:34 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f31ae151

Time (s): cpu = 00:09:09 ; elapsed = 00:05:48 . Memory (MB): peak = 7794.969 ; gain = 1417.551
Phase 3 Detail Placement | Checksum: 1f31ae151

Time (s): cpu = 00:09:09 ; elapsed = 00:05:48 . Memory (MB): peak = 7794.969 ; gain = 1417.551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 7862.199 ; gain = 0.000

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8a30139

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.135 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d8623034

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7876.723 ; gain = 0.988
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c4ef4e17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7876.723 ; gain = 0.988
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8a30139

Time (s): cpu = 00:10:03 ; elapsed = 00:06:26 . Memory (MB): peak = 7876.723 ; gain = 1499.305

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1a8a30139

Time (s): cpu = 00:10:04 ; elapsed = 00:06:27 . Memory (MB): peak = 7876.723 ; gain = 1499.305

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.309. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2d22b4665

Time (s): cpu = 00:11:02 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328

Time (s): cpu = 00:11:02 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328
Phase 4.1 Post Commit Optimization | Checksum: 2d22b4665

Time (s): cpu = 00:11:03 ; elapsed = 00:07:25 . Memory (MB): peak = 7876.746 ; gain = 1499.328
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7913.156 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29c620aac

Time (s): cpu = 00:11:23 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29c620aac

Time (s): cpu = 00:11:24 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Phase 4.3 Placer Reporting | Checksum: 29c620aac

Time (s): cpu = 00:11:24 ; elapsed = 00:07:39 . Memory (MB): peak = 7913.156 ; gain = 1535.738

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 7913.156 ; gain = 0.000

Time (s): cpu = 00:11:24 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c2952e91

Time (s): cpu = 00:11:24 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
Ending Placer Task | Checksum: 264a2eb15

Time (s): cpu = 00:11:25 ; elapsed = 00:07:40 . Memory (MB): peak = 7913.156 ; gain = 1535.738
130 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:41 ; elapsed = 00:07:52 . Memory (MB): peak = 7913.156 ; gain = 1535.738
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7913.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 7913.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7913.156 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 7913.156 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7913.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 7913.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 7913.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 7913.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 7913.156 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f4e46ff7 ConstDB: 0 ShapeSum: b8fa98f4 RouteDB: b6c3e22a
INFO: [DRC 23-27] Running DRC with 2 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7913.156 ; gain = 0.000
Post Restoration Checksum: NetGraph: 86ff7209 | NumContArr: f044bf74 | Constraints: ddea8ca4 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 317d7b8be

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 317d7b8be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 317d7b8be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7943.164 ; gain = 30.008

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 28b3544b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 8221.883 ; gain = 308.727

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c3bf44dd

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 8310.359 ; gain = 397.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.374  | TNS=0.000  | WHS=-0.184 | THS=-15.572|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47345
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41511
  Number of Partially Routed Nets     = 5834
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b150268b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 2b150268b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637
Phase 3.1 Global Routing | Checksum: 2b150268b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 8406.793 ; gain = 493.637

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e101ee21

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 8431.703 ; gain = 518.547
Phase 3 Initial Routing | Checksum: 1cf048d22

Time (s): cpu = 00:02:14 ; elapsed = 00:01:01 . Memory (MB): peak = 8431.703 ; gain = 518.547

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5539
 Number of Nodes with overlaps = 556
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 3199b9da1

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8464.172 ; gain = 551.016

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3ad301289

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 4 Rip-up And Reroute | Checksum: 3ad301289

Time (s): cpu = 00:04:07 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 5 Delay and Skew Optimization | Checksum: 3ad301289

Time (s): cpu = 00:04:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ef100072

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ff073187

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824
Phase 6 Post Hold Fix | Checksum: 2ff073187

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.677465 %
  Global Horizontal Routing Utilization  = 0.888761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ff073187

Time (s): cpu = 00:04:28 ; elapsed = 00:02:08 . Memory (MB): peak = 8468.980 ; gain = 555.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ff073187

Time (s): cpu = 00:04:28 ; elapsed = 00:02:08 . Memory (MB): peak = 8472.648 ; gain = 559.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2623edfce

Time (s): cpu = 00:04:38 ; elapsed = 00:02:13 . Memory (MB): peak = 8518.559 ; gain = 605.402

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2623edfce

Time (s): cpu = 00:04:42 ; elapsed = 00:02:15 . Memory (MB): peak = 8518.559 ; gain = 605.402
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1613303a9

Time (s): cpu = 00:05:04 ; elapsed = 00:02:28 . Memory (MB): peak = 8571.598 ; gain = 658.441
Ending Routing Task | Checksum: 1613303a9

Time (s): cpu = 00:05:06 ; elapsed = 00:02:29 . Memory (MB): peak = 8571.598 ; gain = 658.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:22 ; elapsed = 00:02:38 . Memory (MB): peak = 8571.598 ; gain = 658.441
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 8605.402 ; gain = 33.805
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
171 Infos, 315 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8605.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 8605.402 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 8605.402 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 8605.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 16:05:21 2026...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2414.000 ; gain = 14.086
INFO: [Netlist 29-17] Analyzing 1560 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2023_2/Vivado/2023.2/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 3015.945 ; gain = 2.789
Reading Traffic File 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 10 insts (0 INI), 9 paths (0 INI). After Merge: 10 insts (0 INI), 9 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File 'C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_mem_image.db
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 6337.262 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 6337.262 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6337.262 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6337.262 ; gain = 0.000
Reading routing.
INFO: [Device 21-8972] Using routethru equations.
Read RouteStorage: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 6337.262 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 6337.262 ; gain = 0.000
Restored from archive | CPU: 34.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 6337.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 6337.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1552 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1170 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 68 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 302 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 6337.262 ; gain = 5963.371
WARNING: [filemgmt 56-12] File 'c:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_10/ip_0/bd_8be5_MC0_ddrc_0_phy_ddrmc.elf' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_fifo_mcdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_fifo_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_mcdma/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_dma/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_cdma/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_cdma/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_cdma/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_cdma/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_cdma/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TUSER_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TUSER_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_device_image -force design_1_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_dma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/axis_fifo_mcdma/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell design_1_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC RTSTAT-10] No routable loads: 22 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc_ctrl/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 16898944 bits
Writing CDO partition ./design_1_wrapper.rcdo...
Writing NPI partition ./design_1_wrapper.rnpi...
Generating bif file design_1_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx_2023_2/Vivado/2023.2/data/embeddedsw) loading 2 seconds
C:/Xilinx_2023_2/Vivado/2023.2/gnu/microblaze/nt
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_1000Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_100Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_ENET_SLCR_10Mbps_DIV1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT1_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT2_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT3_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT4_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: Pmonpsv driver is being deprecated from 2024.1 release. It will be made obsolete in 2025.1 release.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.QSPI_FBCLK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NAME' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_38' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_38_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_39' because this property is not valid in conjunction with other property setting on this object.
INFO: [Common 17-14] Message 'Common 17-673' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Include files for this library have already been copied."
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
"Include files for this library have already been copied."
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Compiling XilCert Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Compiling XilLoader Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Compiling XilNvm Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Compiling XilOcp Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Compiling Xilpdi Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Compiling XilPLMI Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Compiling XilPM Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Compiling XilPuf Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Compiling XilSecure Library"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
'Finished building libraries sequentially.'
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Include files for this library have already been copied."
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
"Running Make include in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
"Include files for this library have already been copied."
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
xcoresightpsdcc.c:40:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   40 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_19/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1234:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1234 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_2/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Compiling xsysmonpsv"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make libs in cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
microblaze_sleep.c:82:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   82 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
microblaze_invalidate_cache_ext_range.S:19: fatal error: opening dependency file ../../../lib/microblaze_invalidate_cache_ext_range.d: No such file or directory
   19 | 
      | 
compilation terminated.
make[2]: *** [Makefile:61: ../../../lib/microblaze_invalidate_cache_ext_range.o] Error 1
make[2]: *** Waiting for unfinished jobs....
make[1]: *** [Makefile:45: cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src/make.libs] Error 2
make: *** [Makefile:19: all] Error 2
ERROR: [#UNDEF] Running Make Failed
ERROR: [Hsi 55-1444] Error(s) while running make
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 156 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_device_image failed
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/Users/mpcukur/claude_code_ws/versal_dma/vivado/versal_all_dma_v3/versal_all_dma_v3.runs/impl_1/.Xil/Vivado-22104-DESKTOP-O3SNGUM/versal_plm/versal_plm_bsp/cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src/arm/ARMv8/32bit/platform/ZynqMP/translation_table.S
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 16:10:58 2026...
[Sat Jan 31 16:11:03 2026] impl_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:05:35 . Memory (MB): peak = 3295.266 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run impl_1"
    (file "build_all_dma_v3.tcl" line 386)
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 16:11:03 2026...
