

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24'
================================================================
* Date:           Sat Nov 19 15:44:37 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131078|   131078|  1.311 ms|  1.311 ms|  131078|  131078|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24  |   131076|   131076|         6|          1|          1|  131072|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     276|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|     448|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     448|     528|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U115  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U116  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  18|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln247_1_fu_483_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln247_fu_289_p2                |         +|   0|  0|  25|          18|           1|
    |add_ln248_1_fu_425_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln248_fu_349_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln249_fu_419_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_243                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_619                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_625                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter6_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_load_state4     |       and|   0|  0|   2|           1|           1|
    |cmp250_fu_263_p2                   |      icmp|   0|  0|  10|           7|           1|
    |cmp250_mid1_fu_363_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln247_fu_283_p2               |      icmp|   0|  0|  14|          18|          19|
    |icmp_ln248_fu_301_p2               |      icmp|   0|  0|  12|          13|          12|
    |or_ln247_1_fu_343_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_323_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_2_fu_634_p3                    |    select|   0|  0|  16|           1|           1|
    |ret_fu_627_p3                      |    select|   0|  0|  16|           1|           1|
    |select_ln247_1_fu_315_p3           |    select|   0|  0|   7|           1|           1|
    |select_ln247_2_fu_589_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln247_3_fu_510_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln247_4_fu_527_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln247_5_fu_549_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln247_fu_307_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln248_1_fu_369_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln248_2_fu_605_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln248_3_fu_391_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln248_4_fu_555_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln248_5_fu_431_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln248_fu_355_p3             |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln249_fu_337_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 276|         123|         115|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_fu_94                  |   9|          2|    7|         14|
    |indvar_flatten50_fu_90   |   9|          2|   13|         26|
    |indvar_flatten95_fu_98   |   9|          2|   18|         36|
    |j_fu_86                  |   9|          2|    7|         14|
    |k_fu_82                  |   9|          2|    7|         14|
    |reg_file_6_0_address0    |  20|          4|   11|         44|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 106|         23|   77|        187|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_42_reg_681                  |   1|   0|    1|          0|
    |empty_42_reg_681_pp0_iter2_reg    |   1|   0|    1|          0|
    |empty_46_reg_720                  |   1|   0|    1|          0|
    |empty_46_reg_720_pp0_iter2_reg    |   1|   0|    1|          0|
    |i_fu_94                           |   7|   0|    7|          0|
    |icmp_ln247_reg_687                |   1|   0|    1|          0|
    |icmp_ln248_reg_691                |   1|   0|    1|          0|
    |icmp_ln248_reg_691_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten50_fu_90            |  13|   0|   13|          0|
    |indvar_flatten95_fu_98            |  18|   0|   18|          0|
    |indvars_iv114_udiv_mid1_reg_715   |   5|   0|    5|          0|
    |indvars_iv114_udiv_reg_676        |   5|   0|    5|          0|
    |j_fu_86                           |   7|   0|    7|          0|
    |k_fu_82                           |   7|   0|    7|          0|
    |lshr_ln_reg_726                   |   5|   0|    5|          0|
    |lshr_ln_reg_726_pp0_iter2_reg     |   5|   0|    5|          0|
    |mul259_1_reg_825                  |  16|   0|   16|          0|
    |mul2_reg_815                      |  16|   0|   16|          0|
    |or_ln247_1_reg_703                |   1|   0|    1|          0|
    |or_ln247_1_reg_703_pp0_iter2_reg  |   1|   0|    1|          0|
    |reg_file_3_0_addr_reg_788         |  11|   0|   11|          0|
    |reg_file_3_1_addr_reg_799         |  11|   0|   11|          0|
    |ret_2_reg_820                     |  16|   0|   16|          0|
    |ret_reg_810                       |  16|   0|   16|          0|
    |select_ln247_4_reg_757            |   1|   0|    1|          0|
    |select_ln248_1_reg_709            |   1|   0|    1|          0|
    |tmp_16_dup_reg_752                |   5|   0|    5|          0|
    |tmp_19_reg_732                    |   5|   0|    5|          0|
    |tmp_reg_699                       |   1|   0|    1|          0|
    |icmp_ln247_reg_687                |  64|  32|    1|          0|
    |reg_file_3_0_addr_reg_788         |  64|  32|   11|          0|
    |reg_file_3_1_addr_reg_799         |  64|  32|   11|          0|
    |select_ln248_1_reg_709            |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 448| 128|  216|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                                            reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

