// Seed: 1825802930
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output supply0 id_12,
    output tri0 id_13,
    input wire id_14,
    output wire id_15
    , id_27,
    input wire id_16,
    input wire id_17,
    input wire id_18,
    input uwire id_19,
    output uwire id_20,
    output tri id_21,
    output tri id_22,
    input tri0 id_23,
    input tri1 id_24,
    output tri0 id_25
);
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
    , id_24,
    input tri1 id_2,
    input wire id_3,
    inout wire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    output tri id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11,
    input wor id_12,
    input wire id_13,
    input wire id_14,
    output tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input uwire id_19,
    output uwire id_20,
    input uwire id_21,
    output wor id_22
);
  assign id_22 = id_5.id_16;
  module_0(
      id_2,
      id_4,
      id_15,
      id_13,
      id_16,
      id_8,
      id_14,
      id_14,
      id_1,
      id_1,
      id_2,
      id_12,
      id_22,
      id_8,
      id_1,
      id_18,
      id_7,
      id_4,
      id_5,
      id_5,
      id_9,
      id_18,
      id_4,
      id_21,
      id_12,
      id_4
  );
endmodule
