{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665800568019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665800568019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 09:22:47 2022 " "Processing started: Sat Oct 15 09:22:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665800568019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665800568019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR41 -c PR41 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR41 -c PR41 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665800568021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665800568816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665800568816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "err ERR PR41.v(37) " "Verilog HDL Declaration information at PR41.v(37): object \"err\" differs only in case from object \"ERR\" in the same scope" {  } { { "PR41.v" "" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665800586969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr41.v 3 3 " "Found 3 design units, including 3 entities, in source file pr41.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "PR41.v" "" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665800586976 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp_err_3 " "Found entity 2: cmp_err_3" {  } { { "PR41.v" "" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665800586976 ""} { "Info" "ISGN_ENTITY_NAME" "3 PR41 " "Found entity 3: PR41" {  } { { "PR41.v" "" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665800586976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665800586976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PR41 " "Elaborating entity \"PR41\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665800587027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:ADD_1 " "Elaborating entity \"sum4\" for hierarchy \"sum4:ADD_1\"" {  } { { "PR41.v" "ADD_1" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665800587035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_err_3 cmp_err_3:ERR " "Elaborating entity \"cmp_err_3\" for hierarchy \"cmp_err_3:ERR\"" {  } { { "PR41.v" "ERR" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665800587039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PR41.v(27) " "Verilog HDL assignment warning at PR41.v(27): truncated value with size 32 to match size of target (5)" {  } { { "PR41.v" "" { Text "C:/My_works/4_year/PLIS/PR41/PR41.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665800587044 "|PR41|cmp_err_3:ERR"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_works/4_year/PLIS/PR41/output_files/PR41.map.smsg " "Generated suppressed messages file C:/My_works/4_year/PLIS/PR41/output_files/PR41.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665800587143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665800587163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 09:23:07 2022 " "Processing ended: Sat Oct 15 09:23:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665800587163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665800587163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665800587163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665800587163 ""}
