library IEEE;
use IEEE.Std_Logic_1164.all;

entity top is
port(
		A: in std_logic;
		B: in std_logic;
		C: in std_logic;
		F: out std_logic
		);
end top;

architecture top_map of top is
	signal F1, F2, F3: std_logic;
	component C1
		port ( 
				A: in std_logic;
				B: in std_logic;
				C: in std_logic;
				F: out std_logic
		);
	end component;
	
	component C2
		port ( 
				A: in std_logic;
				B: in std_logic;
				F: out std_logic
		);
	end component;
	
	component C3
		port ( 
				A: in std_logic;
				B: in std_logic;
				C: in std_logic;
				F: out std_logic
		);
	end component;
	
	component C4
		port ( 
				A: in std_logic;
				B: in std_logic;
				C: in std_logic;
				F: out std_logic
		);
	end component;
begin
	L0: C1 port map (A, B, C, F1);
	L1: C2 port map (B, C, F2);
	L2: C3 port map(A, B, C, F3);
	L3: C4 port map (F1, F2, F3, F);
end top_map;