ARM GAS  /tmp/ccAsJFL2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	MX_DMA_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_DMA_Init:
  28              	.LFB235:
  29              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
ARM GAS  /tmp/ccAsJFL2.s 			page 2


  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  30              		.loc 1 40 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  34              		.loc 1 43 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 43 3 view .LVU2
  37              	.LBE2:
  40:Core/Src/dma.c **** 
  38              		.loc 1 40 1 is_stmt 0 view .LVU3
  39 0000 00B5     		push	{lr}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 14, -4
  42 0002 83B0     		sub	sp, sp, #12
  43              		.cfi_def_cfa_offset 16
  44              	.LBB3:
  45              		.loc 1 43 3 view .LVU4
  46 0004 274B     		ldr	r3, .L4
  47 0006 0022     		movs	r2, #0
  48 0008 0092     		str	r2, [sp]
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50 000a 186B     		ldr	r0, [r3, #48]
  51 000c 40F48000 		orr	r0, r0, #4194304
  52 0010 1863     		str	r0, [r3, #48]
  53              		.loc 1 43 3 view .LVU6
  54 0012 186B     		ldr	r0, [r3, #48]
  55 0014 00F48000 		and	r0, r0, #4194304
  56 0018 0090     		str	r0, [sp]
  57              		.loc 1 43 3 view .LVU7
  58 001a 0098     		ldr	r0, [sp]
  59              	.LBE3:
  60              		.loc 1 43 3 view .LVU8
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  61              		.loc 1 44 3 view .LVU9
  62              	.LBB4:
  63              		.loc 1 44 3 view .LVU10
  64              		.loc 1 44 3 view .LVU11
  65 001c 0192     		str	r2, [sp, #4]
  66 001e 186B     		ldr	r0, [r3, #48]
  67 0020 40F40010 		orr	r0, r0, #2097152
  68 0024 1863     		str	r0, [r3, #48]
  69              		.loc 1 44 3 view .LVU12
  70 0026 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccAsJFL2.s 			page 3


  71 0028 03F40013 		and	r3, r3, #2097152
  72              	.LBE4:
  45:Core/Src/dma.c **** 
  46:Core/Src/dma.c ****   /* DMA interrupt init */
  47:Core/Src/dma.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
  48:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
  73              		.loc 1 48 3 is_stmt 0 view .LVU13
  74 002c 0521     		movs	r1, #5
  75              	.LBB5:
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  76              		.loc 1 44 3 view .LVU14
  77 002e 0193     		str	r3, [sp, #4]
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  78              		.loc 1 44 3 is_stmt 1 view .LVU15
  79              	.LBE5:
  80              		.loc 1 48 3 is_stmt 0 view .LVU16
  81 0030 0C20     		movs	r0, #12
  82              	.LBB6:
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  83              		.loc 1 44 3 view .LVU17
  84 0032 019B     		ldr	r3, [sp, #4]
  85              	.LBE6:
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  86              		.loc 1 44 3 is_stmt 1 view .LVU18
  87              		.loc 1 48 3 view .LVU19
  88 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL0:
  49:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
  90              		.loc 1 49 3 view .LVU20
  91 0038 0C20     		movs	r0, #12
  92 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  93              	.LVL1:
  50:Core/Src/dma.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
  51:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
  94              		.loc 1 51 3 view .LVU21
  95 003e 0022     		movs	r2, #0
  96 0040 0521     		movs	r1, #5
  97 0042 2F20     		movs	r0, #47
  98 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99              	.LVL2:
  52:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 100              		.loc 1 52 3 view .LVU22
 101 0048 2F20     		movs	r0, #47
 102 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 103              	.LVL3:
  53:Core/Src/dma.c ****   /* DMA2_Stream1_IRQn interrupt configuration */
  54:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 104              		.loc 1 54 3 view .LVU23
 105 004e 0022     		movs	r2, #0
 106 0050 0521     		movs	r1, #5
 107 0052 3920     		movs	r0, #57
 108 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 109              	.LVL4:
  55:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 110              		.loc 1 55 3 view .LVU24
 111 0058 3920     		movs	r0, #57
 112 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccAsJFL2.s 			page 4


 113              	.LVL5:
  56:Core/Src/dma.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
  57:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 114              		.loc 1 57 3 view .LVU25
 115 005e 0022     		movs	r2, #0
 116 0060 0521     		movs	r1, #5
 117 0062 3A20     		movs	r0, #58
 118 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 119              	.LVL6:
  58:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 120              		.loc 1 58 3 view .LVU26
 121 0068 3A20     		movs	r0, #58
 122 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 123              	.LVL7:
  59:Core/Src/dma.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
  60:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 124              		.loc 1 60 3 view .LVU27
 125 006e 0022     		movs	r2, #0
 126 0070 0521     		movs	r1, #5
 127 0072 3B20     		movs	r0, #59
 128 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 129              	.LVL8:
  61:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 130              		.loc 1 61 3 view .LVU28
 131 0078 3B20     		movs	r0, #59
 132 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 133              	.LVL9:
  62:Core/Src/dma.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
  63:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 134              		.loc 1 63 3 view .LVU29
 135 007e 0022     		movs	r2, #0
 136 0080 0521     		movs	r1, #5
 137 0082 4520     		movs	r0, #69
 138 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL10:
  64:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 140              		.loc 1 64 3 view .LVU30
 141 0088 4520     		movs	r0, #69
 142 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL11:
  65:Core/Src/dma.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
  66:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 144              		.loc 1 66 3 view .LVU31
 145 008e 0022     		movs	r2, #0
 146 0090 4620     		movs	r0, #70
 147 0092 0521     		movs	r1, #5
 148 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 149              	.LVL12:
  67:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 150              		.loc 1 67 3 view .LVU32
 151 0098 4620     		movs	r0, #70
  68:Core/Src/dma.c **** 
  69:Core/Src/dma.c **** }
 152              		.loc 1 69 1 is_stmt 0 view .LVU33
 153 009a 03B0     		add	sp, sp, #12
 154              		.cfi_def_cfa_offset 4
 155              		@ sp needed
ARM GAS  /tmp/ccAsJFL2.s 			page 5


 156 009c 5DF804EB 		ldr	lr, [sp], #4
 157              		.cfi_restore 14
 158              		.cfi_def_cfa_offset 0
  67:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 159              		.loc 1 67 3 view .LVU34
 160 00a0 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 161              	.LVL13:
 162              	.L5:
 163              		.align	2
 164              	.L4:
 165 00a4 00380240 		.word	1073887232
 166              		.cfi_endproc
 167              	.LFE235:
 169              		.text
 170              	.Letext0:
 171              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 172              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 173              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 174              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccAsJFL2.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccAsJFL2.s:20     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccAsJFL2.s:27     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccAsJFL2.s:165    .text.MX_DMA_Init:00000000000000a4 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
