set_location Lab_UT.alarmchar_RNO[6] 5 7 6 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[6]_LC_0)
set_location Lab_UT.alarmchar[6] 5 7 6 # SB_DFF (LogicCell: Lab_UT.alarmchar[6]_LC_0)
set_location Lab_UT.bcd2segment1.segmentUQ[3] 9 8 0 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segmentUQ[3]_LC_1)
set_location Lab_UT.bcd2segment1.segmentUQ[4] 9 8 6 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segmentUQ[4]_LC_2)
set_location Lab_UT.bcd2segment1.segmentUQ[5] 9 8 2 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segmentUQ[5]_LC_3)
set_location Lab_UT.bcd2segment1.segmentUQ[6] 9 8 3 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segmentUQ[6]_LC_4)
set_location Lab_UT.bcd2segment1.segment[0] 8 8 5 # SB_LUT4 (LogicCell: uu2.bitmap[58]_LC_5)
set_location uu2.bitmap[58] 8 8 5 # SB_DFFNSR (LogicCell: uu2.bitmap[58]_LC_5)
set_location Lab_UT.bcd2segment1.segment_0[0] 9 8 4 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segment_0[0]_LC_6)
set_location Lab_UT.bcd2segment1.segment_0[1] 9 8 5 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segment_0[1]_LC_7)
set_location Lab_UT.bcd2segment1.segment_0[2] 9 8 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.segment_0[2]_LC_8)
set_location Lab_UT.bcd2segment1.segment[1] 7 7 0 # SB_LUT4 (LogicCell: uu2.bitmap[93]_LC_9)
set_location uu2.bitmap[93] 7 7 0 # SB_DFFNSR (LogicCell: uu2.bitmap[93]_LC_9)
set_location Lab_UT.bcd2segment1.segment[2] 7 7 7 # SB_LUT4 (LogicCell: uu2.bitmap[221]_LC_10)
set_location uu2.bitmap[221] 7 7 7 # SB_DFFNSR (LogicCell: uu2.bitmap[221]_LC_10)
set_location Lab_UT.bcd2segment1.segment[3] 8 6 6 # SB_LUT4 (LogicCell: uu2.bitmap[314]_LC_11)
set_location uu2.bitmap[314] 8 6 6 # SB_DFFNSR (LogicCell: uu2.bitmap[314]_LC_11)
set_location Lab_UT.bcd2segment1.segment[4] 9 8 7 # SB_LUT4 (LogicCell: uu2.bitmap[218]_LC_12)
set_location uu2.bitmap[218] 9 8 7 # SB_DFFNSR (LogicCell: uu2.bitmap[218]_LC_12)
set_location Lab_UT.bcd2segment1.segment[5] 8 6 1 # SB_LUT4 (LogicCell: uu2.bitmap[90]_LC_13)
set_location uu2.bitmap[90] 8 6 1 # SB_DFFNSR (LogicCell: uu2.bitmap[90]_LC_13)
set_location Lab_UT.bcd2segment1.segment[6] 8 6 3 # SB_LUT4 (LogicCell: uu2.bitmap[186]_LC_14)
set_location uu2.bitmap[186] 8 6 3 # SB_DFFNSR (LogicCell: uu2.bitmap[186]_LC_14)
set_location Lab_UT.bcd2segment1.un1_num_11 6 9 4 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.un1_num_11_LC_15)
set_location Lab_UT.bcd2segment1.un1_num_5_2 6 9 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment1.un1_num_5_2_LC_16)
set_location Lab_UT.bcd2segment2.segmentUQ[3] 6 6 6 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segmentUQ[3]_LC_17)
set_location Lab_UT.bcd2segment2.segmentUQ[4] 6 6 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segmentUQ[4]_LC_18)
set_location Lab_UT.bcd2segment2.segmentUQ[5] 6 6 2 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segmentUQ[5]_LC_19)
set_location Lab_UT.bcd2segment2.segmentUQ[6] 6 6 3 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segmentUQ[6]_LC_20)
set_location Lab_UT.bcd2segment2.segment[0] 7 5 2 # SB_LUT4 (LogicCell: uu2.bitmap[52]_LC_21)
set_location uu2.bitmap[52] 7 5 2 # SB_DFFNSR (LogicCell: uu2.bitmap[52]_LC_21)
set_location Lab_UT.bcd2segment2.segment_0[0] 6 6 4 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segment_0[0]_LC_22)
set_location Lab_UT.bcd2segment2.segment_0[1] 6 6 5 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segment_0[1]_LC_23)
set_location Lab_UT.bcd2segment2.segment_0[2] 6 6 0 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.segment_0[2]_LC_24)
set_location Lab_UT.bcd2segment2.segment[1] 9 4 0 # SB_LUT4 (LogicCell: uu2.bitmap[87]_LC_25)
set_location uu2.bitmap[87] 9 4 0 # SB_DFFNSR (LogicCell: uu2.bitmap[87]_LC_25)
set_location Lab_UT.bcd2segment2.segment[2] 9 4 3 # SB_LUT4 (LogicCell: uu2.bitmap[215]_LC_26)
set_location uu2.bitmap[215] 9 4 3 # SB_DFFNSR (LogicCell: uu2.bitmap[215]_LC_26)
set_location Lab_UT.bcd2segment2.segment[3] 6 6 7 # SB_LUT4 (LogicCell: uu2.bitmap[308]_LC_27)
set_location uu2.bitmap[308] 6 6 7 # SB_DFFNSR (LogicCell: uu2.bitmap[308]_LC_27)
set_location Lab_UT.bcd2segment2.segment[4] 9 4 2 # SB_LUT4 (LogicCell: uu2.bitmap[212]_LC_28)
set_location uu2.bitmap[212] 9 4 2 # SB_DFFNSR (LogicCell: uu2.bitmap[212]_LC_28)
set_location Lab_UT.bcd2segment2.segment[5] 9 4 1 # SB_LUT4 (LogicCell: uu2.bitmap[84]_LC_29)
set_location uu2.bitmap[84] 9 4 1 # SB_DFFNSR (LogicCell: uu2.bitmap[84]_LC_29)
set_location Lab_UT.bcd2segment2.segment[6] 7 7 1 # SB_LUT4 (LogicCell: uu2.bitmap[180]_LC_30)
set_location uu2.bitmap[180] 7 7 1 # SB_DFFNSR (LogicCell: uu2.bitmap[180]_LC_30)
set_location Lab_UT.bcd2segment2.un1_num_5_2 5 9 3 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.un1_num_5_2_LC_31)
set_location Lab_UT.bcd2segment2.un1_num_7 6 9 7 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment2.un1_num_7_LC_32)
set_location Lab_UT.bcd2segment3.segmentUQ[3] 7 8 6 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segmentUQ[3]_LC_33)
set_location Lab_UT.bcd2segment3.segmentUQ[4] 7 8 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segmentUQ[4]_LC_34)
set_location Lab_UT.bcd2segment3.segmentUQ[5] 7 8 2 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segmentUQ[5]_LC_35)
set_location Lab_UT.bcd2segment3.segmentUQ[6] 7 8 3 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segmentUQ[6]_LC_36)
set_location Lab_UT.bcd2segment3.segment[0] 7 5 1 # SB_LUT4 (LogicCell: uu2.bitmap[40]_LC_37)
set_location uu2.bitmap[40] 7 5 1 # SB_DFFNSR (LogicCell: uu2.bitmap[40]_LC_37)
set_location Lab_UT.bcd2segment3.segment_0[0] 7 8 4 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segment_0[0]_LC_38)
set_location Lab_UT.bcd2segment3.segment_0[1] 7 8 5 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segment_0[1]_LC_39)
set_location Lab_UT.bcd2segment3.segment_0[2] 7 8 0 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.segment_0[2]_LC_40)
set_location Lab_UT.bcd2segment3.segment[1] 8 8 3 # SB_LUT4 (LogicCell: uu2.bitmap[75]_LC_41)
set_location uu2.bitmap[75] 8 8 3 # SB_DFFNSR (LogicCell: uu2.bitmap[75]_LC_41)
set_location Lab_UT.bcd2segment3.segment[2] 8 8 0 # SB_LUT4 (LogicCell: uu2.bitmap[203]_LC_42)
set_location uu2.bitmap[203] 8 8 0 # SB_DFFNSR (LogicCell: uu2.bitmap[203]_LC_42)
set_location Lab_UT.bcd2segment3.segment[3] 7 8 7 # SB_LUT4 (LogicCell: uu2.bitmap[296]_LC_43)
set_location uu2.bitmap[296] 7 8 7 # SB_DFFNSR (LogicCell: uu2.bitmap[296]_LC_43)
set_location Lab_UT.bcd2segment3.segment[4] 8 8 1 # SB_LUT4 (LogicCell: uu2.bitmap[200]_LC_44)
set_location uu2.bitmap[200] 8 8 1 # SB_DFFNSR (LogicCell: uu2.bitmap[200]_LC_44)
set_location Lab_UT.bcd2segment3.segment[5] 8 8 4 # SB_LUT4 (LogicCell: uu2.bitmap[72]_LC_45)
set_location uu2.bitmap[72] 8 8 4 # SB_DFFNSR (LogicCell: uu2.bitmap[72]_LC_45)
set_location Lab_UT.bcd2segment3.segment[6] 8 8 2 # SB_LUT4 (LogicCell: uu2.bitmap[168]_LC_46)
set_location uu2.bitmap[168] 8 8 2 # SB_DFFNSR (LogicCell: uu2.bitmap[168]_LC_46)
set_location Lab_UT.bcd2segment3.un1_num_11 5 10 7 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.un1_num_11_LC_47)
set_location Lab_UT.bcd2segment3.un1_num_5_2 4 10 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment3.un1_num_5_2_LC_48)
set_location Lab_UT.bcd2segment4.segmentUQ[3] 11 6 6 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segmentUQ[3]_LC_49)
set_location Lab_UT.bcd2segment4.segmentUQ[4] 11 6 1 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segmentUQ[4]_LC_50)
set_location Lab_UT.bcd2segment4.segmentUQ[5] 11 6 2 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segmentUQ[5]_LC_51)
set_location Lab_UT.bcd2segment4.segmentUQ[6] 11 6 3 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segmentUQ[6]_LC_52)
set_location Lab_UT.bcd2segment4.segment[0] 11 4 4 # SB_LUT4 (LogicCell: uu2.bitmap[34]_LC_53)
set_location uu2.bitmap[34] 11 4 4 # SB_DFFNSR (LogicCell: uu2.bitmap[34]_LC_53)
set_location Lab_UT.bcd2segment4.segment_0[0] 11 6 4 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segment_0[0]_LC_54)
set_location Lab_UT.bcd2segment4.segment_0[1] 11 6 5 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segment_0[1]_LC_55)
set_location Lab_UT.bcd2segment4.segment_0[2] 11 6 0 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.segment_0[2]_LC_56)
set_location Lab_UT.bcd2segment4.segment[1] 9 6 5 # SB_LUT4 (LogicCell: uu2.bitmap[69]_LC_57)
set_location uu2.bitmap[69] 9 6 5 # SB_DFFNSR (LogicCell: uu2.bitmap[69]_LC_57)
set_location Lab_UT.bcd2segment4.segment[2] 9 6 4 # SB_LUT4 (LogicCell: uu2.bitmap[197]_LC_58)
set_location uu2.bitmap[197] 9 6 4 # SB_DFFNSR (LogicCell: uu2.bitmap[197]_LC_58)
set_location Lab_UT.bcd2segment4.segment[3] 11 6 7 # SB_LUT4 (LogicCell: uu2.bitmap[290]_LC_59)
set_location uu2.bitmap[290] 11 6 7 # SB_DFFNSR (LogicCell: uu2.bitmap[290]_LC_59)
set_location Lab_UT.bcd2segment4.segment[4] 9 6 0 # SB_LUT4 (LogicCell: uu2.bitmap[194]_LC_60)
set_location uu2.bitmap[194] 9 6 0 # SB_DFFNSR (LogicCell: uu2.bitmap[194]_LC_60)
set_location Lab_UT.bcd2segment4.segment[5] 9 6 1 # SB_LUT4 (LogicCell: uu2.bitmap[66]_LC_61)
set_location uu2.bitmap[66] 9 6 1 # SB_DFFNSR (LogicCell: uu2.bitmap[66]_LC_61)
set_location Lab_UT.bcd2segment4.segment[6] 11 4 7 # SB_LUT4 (LogicCell: uu2.bitmap[162]_LC_62)
set_location uu2.bitmap[162] 11 4 7 # SB_DFFNSR (LogicCell: uu2.bitmap[162]_LC_62)
set_location Lab_UT.bcd2segment4.un1_num_5_2 6 10 5 # SB_LUT4 (LogicCell: Lab_UT.bcd2segment4.un1_num_5_2_LC_63)
set_location Lab_UT.dictrl.alarmstate_0_RNIL6V9[0] 6 7 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_0_RNIL6V9[0]_LC_64)
set_location Lab_UT.dictrl.alarmstate_0_RNIL6V9_0[0] 5 7 3 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[2]_LC_65)
set_location Lab_UT.alarmchar[2] 5 7 3 # SB_DFF (LogicCell: Lab_UT.alarmchar[2]_LC_65)
set_location Lab_UT.dictrl.alarmstate_ret_1_RNO 6 8 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_1_LC_66)
set_location Lab_UT.dictrl.alarmstate_ret_1 6 8 0 # SB_DFFSR (LogicCell: Lab_UT.dictrl.alarmstate_ret_1_LC_66)
set_location Lab_UT.dictrl.alarmstate_ret_2_RNO 6 8 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_2_LC_67)
set_location Lab_UT.dictrl.alarmstate_ret_2 6 8 1 # SB_DFFSS (LogicCell: Lab_UT.dictrl.alarmstate_ret_2_LC_67)
set_location Lab_UT.dictrl.alarmstate_ret_3_RNO 7 6 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_3_LC_68)
set_location Lab_UT.dictrl.alarmstate_ret_3 7 6 0 # SB_DFF (LogicCell: Lab_UT.dictrl.alarmstate_ret_3_LC_68)
set_location Lab_UT.dictrl.alarmstate_ret_RNI8PIF 6 8 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_RNI8PIF_LC_69)
set_location Lab_UT.dictrl.alarmstate_ret_RNI8PIF_0 6 7 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_RNI8PIF_0_LC_70)
set_location Lab_UT.dictrl.alarmstate_ret_RNO 6 8 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_ret_LC_71)
set_location Lab_UT.dictrl.alarmstate_ret 6 8 3 # SB_DFFSS (LogicCell: Lab_UT.dictrl.alarmstate_ret_LC_71)
set_location Lab_UT.dictrl.g0_1 8 12 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_1_LC_72)
set_location Lab_UT.dictrl.g0_10 7 13 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_10_LC_73)
set_location Lab_UT.dictrl.g0_1_0 7 12 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_1_0_LC_74)
set_location Lab_UT.dictrl.g0_1_1 9 13 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_1_1_LC_75)
set_location Lab_UT.dictrl.g0_1_2 7 13 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_1_2_LC_76)
set_location Lab_UT.dictrl.g0_2 7 14 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_2_LC_77)
set_location Lab_UT.dictrl.g0_4 8 12 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_4_LC_78)
set_location Lab_UT.dictrl.g0_4_2 7 13 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_4_2_LC_79)
set_location Lab_UT.dictrl.g0_5 8 14 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_5_LC_80)
set_location Lab_UT.dictrl.g0_6 8 14 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_6_LC_81)
set_location Lab_UT.dictrl.g0_8 8 14 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_8_LC_82)
set_location Lab_UT.dictrl.g0_8_3 8 14 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g0_8_3_LC_83)
set_location Lab_UT.dictrl.g1 8 13 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g1_LC_84)
set_location Lab_UT.dictrl.g1_0 7 13 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.g1_0_LC_85)
set_location Lab_UT.dictrl.next_alarmstate4 8 11 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate4_LC_86)
set_location Lab_UT.dictrl.next_alarmstate4_0 8 13 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate4_0_LC_87)
set_location Lab_UT.dictrl.next_alarmstate4_1_0 11 12 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate4_1_0_LC_88)
set_location Lab_UT.dictrl.next_alarmstate4_3 8 13 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate4_3_LC_89)
set_location Lab_UT.dictrl.next_alarmstate_1_1_0_.G_64 6 7 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate_1_1_0_.G_64_LC_90)
set_location Lab_UT.dictrl.next_alarmstate_1_1_0_.m4 6 7 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate_1_1_0_.m4_LC_91)
set_location Lab_UT.dictrl.next_alarmstate_1_1_0_.m6_xx_mm 6 7 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate_1_1_0_.m6_xx_mm_LC_92)
set_location Lab_UT.dictrl.next_alarmstate_RNINRI3E[0] 6 7 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate_RNINRI3E[0]_LC_93)
set_location Lab_UT.dictrl.next_alarmstate_RNIT8JUD[0] 6 7 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate_RNIT8JUD[0]_LC_94)
set_location Lab_UT.dictrl.next_state32 9 12 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state32_LC_95)
set_location Lab_UT.dictrl.next_state32_1 9 13 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state32_1_LC_96)
set_location Lab_UT.dictrl.next_state32_4 7 14 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state32_4_LC_97)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0 7 13 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_LC_98)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_1 11 12 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_1_LC_99)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_10 8 12 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_10_LC_100)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_11 8 12 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_11_LC_101)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_13 7 13 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_13_LC_102)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_14 9 12 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_14_LC_103)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_17 9 12 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_17_LC_104)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_19 6 13 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_19_LC_105)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_1_0 8 13 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_1_0_LC_106)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_1_3 6 14 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_1_3_LC_107)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_2 6 13 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_2_LC_108)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_20 9 13 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_20_LC_109)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_22 6 14 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_22_LC_110)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_23 9 13 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_23_LC_111)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_3 11 11 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_3_LC_112)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_4 11 11 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_4_LC_113)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_5 11 12 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_5_LC_114)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_6 7 12 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_6_LC_115)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_7 7 11 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_7_LC_116)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_8 7 12 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_8_LC_117)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_9 8 12 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_9_LC_118)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_0_0 9 12 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_0_0_LC_119)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_5 9 12 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_5_LC_120)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_6 9 12 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_0_6_LC_121)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_3 11 12 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_3_LC_122)
set_location Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_4 9 13 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g0_i_a3_4_LC_123)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1 9 13 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_LC_124)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_0 11 12 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_0_LC_125)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_1 11 11 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_1_LC_126)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_2 9 14 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_2_LC_127)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_2_2 9 13 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_2_2_LC_128)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_2_3 9 13 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_2_3_LC_129)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_3 8 13 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_3_LC_130)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_4 9 12 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_4_LC_131)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_5 11 12 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_5_LC_132)
set_location Lab_UT.dictrl.next_state_1_3_0_.g1_6 11 11 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g1_6_LC_133)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2 8 13 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_LC_134)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_0 8 13 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_0_LC_135)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_1 7 13 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_1_LC_136)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_1_2 7 14 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_1_2_LC_137)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_1_3 8 14 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_1_3_LC_138)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_2 9 12 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_2_LC_139)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_3 8 12 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_3_LC_140)
set_location Lab_UT.dictrl.next_state_1_3_0_.g2_5 7 13 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g2_5_LC_141)
set_location Lab_UT.dictrl.next_state_1_3_0_.g3_0 7 11 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.g3_0_LC_142)
set_location Lab_UT.dictrl.next_state_1_3_0_.m12 11 11 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m12_LC_143)
set_location Lab_UT.dictrl.next_state_1_3_0_.m15_ns 11 11 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m15_ns_LC_144)
set_location Lab_UT.dictrl.next_state_1_3_0_.m17 11 12 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m17_LC_145)
set_location Lab_UT.dictrl.next_state_1_3_0_.m17_1 11 12 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m17_1_LC_146)
set_location Lab_UT.dictrl.next_state_1_3_0_.m18 9 10 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m18_LC_147)
set_location Lab_UT.dictrl.next_state_1_3_0_.m20 11 11 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m20_LC_148)
set_location Lab_UT.dictrl.next_state_1_3_0_.m27 9 10 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m27_LC_149)
set_location Lab_UT.dictrl.next_state_1_3_0_.m27_1 4 9 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m27_1_LC_150)
set_location Lab_UT.dictrl.next_state_1_3_0_.m33 9 9 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m33_LC_151)
set_location Lab_UT.dictrl.next_state_1_3_0_.m35 11 10 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m35_LC_152)
set_location Lab_UT.dictrl.next_state_1_3_0_.m4 8 11 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_state_1_3_0_.m4_LC_153)
set_location Lab_UT.dictrl.state_0_3_rep1_RNIOF67 7 12 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_3_rep1_RNIOF67_LC_154)
set_location Lab_UT.dictrl.state_0_3_rep1_RNO 11 9 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_3_rep1_LC_155)
set_location Lab_UT.dictrl.state_0_3_rep1 11 9 0 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0_3_rep1_LC_155)
set_location Lab_UT.dictrl.state_0_3_rep2_RNO 11 9 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_3_rep2_LC_156)
set_location Lab_UT.dictrl.state_0_3_rep2 11 9 2 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0_3_rep2_LC_156)
set_location Lab_UT.dictrl.state_0_RNIFHHU6[2] 11 11 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_RNIFHHU6[2]_LC_157)
set_location Lab_UT.dictrl.state_0_RNIRNP[1] 4 8 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_RNIRNP[1]_LC_158)
set_location Lab_UT.dictrl.state_0_RNO[0] 8 10 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0[0]_LC_159)
set_location Lab_UT.dictrl.state_0[0] 8 10 2 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0[0]_LC_159)
set_location Lab_UT.dictrl.state_0_RNO[3] 11 9 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0[3]_LC_160)
set_location Lab_UT.dictrl.state_0[3] 11 9 3 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0[3]_LC_160)
set_location Lab_UT.dictrl.state_0_fast_RNO[3] 11 9 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0_fast[3]_LC_161)
set_location Lab_UT.dictrl.state_0_fast[3] 11 9 1 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0_fast[3]_LC_161)
set_location Lab_UT.dictrl.state_ret_10_RNO 7 11 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_LC_162)
set_location Lab_UT.dictrl.state_ret_10 7 11 3 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_10_LC_162)
set_location Lab_UT.dictrl.state_ret_10_RNO_0 7 11 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_0_LC_163)
set_location Lab_UT.dictrl.state_ret_10_RNO_1 7 11 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_1_LC_164)
set_location Lab_UT.dictrl.state_ret_10_RNO_2 8 11 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_2_LC_165)
set_location Lab_UT.dictrl.state_ret_10_RNO_3 8 10 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_3_LC_166)
set_location Lab_UT.dictrl.state_ret_10_RNO_4 7 11 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_4_LC_167)
set_location Lab_UT.dictrl.state_ret_10_RNO_5 8 12 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_5_LC_168)
set_location Lab_UT.dictrl.state_ret_10_RNO_6 7 11 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_10_RNO_6_LC_169)
set_location Lab_UT.dictrl.state_ret_12_RNI6JM59 7 12 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNI6JM59_LC_170)
set_location Lab_UT.dictrl.state_ret_12_RNICIPPD 9 10 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNICIPPD_LC_171)
set_location Lab_UT.dictrl.state_ret_12_RNO 9 11 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_LC_172)
set_location Lab_UT.dictrl.state_ret_12 9 11 3 # SB_DFF (LogicCell: Lab_UT.dictrl.state_ret_12_LC_172)
set_location Lab_UT.dictrl.state_ret_12_RNO_0 11 9 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNO_0_LC_173)
set_location Lab_UT.dictrl.state_ret_12_RNO_1 9 11 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNO_1_LC_174)
set_location Lab_UT.dictrl.state_ret_12_RNO_2 9 11 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNO_2_LC_175)
set_location Lab_UT.dictrl.state_ret_12_RNO_3 9 11 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNO_3_LC_176)
set_location Lab_UT.dictrl.state_ret_12_RNO_4 9 11 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_12_RNO_4_LC_177)
set_location Lab_UT.dictrl.state_ret_1_RNI0TGF 8 9 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_1_RNI0TGF_LC_178)
set_location Lab_UT.dictrl.state_ret_1_RNIKRKU 8 9 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_1_RNIKRKU_LC_179)
set_location Lab_UT.dictrl.state_ret_1_RNO 8 9 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_1_LC_180)
set_location Lab_UT.dictrl.state_ret_1 8 9 0 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_1_LC_180)
set_location Lab_UT.dictrl.state_ret_2_RNITITL 9 11 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_2_RNITITL_LC_181)
set_location Lab_UT.dictrl.state_ret_2_RNO 8 9 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_2_LC_182)
set_location Lab_UT.dictrl.state_ret_2 8 9 6 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_2_LC_182)
set_location Lab_UT.dictrl.state_ret_3_RNI0RGF 5 12 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_3_RNI0RGF_LC_183)
set_location Lab_UT.dictrl.state_ret_3_RNO 7 12 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_3_LC_184)
set_location Lab_UT.dictrl.state_ret_3 7 12 7 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_3_LC_184)
set_location Lab_UT.dictrl.state_ret_3_RNO_0 7 12 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_3_RNO_0_LC_185)
set_location Lab_UT.dictrl.state_ret_5_RNIIMGL 8 9 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_5_RNIIMGL_LC_186)
set_location Lab_UT.dictrl.state_ret_5_RNO 9 10 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_5_LC_187)
set_location Lab_UT.dictrl.state_ret_5 9 10 7 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_5_LC_187)
set_location Lab_UT.dictrl.state_ret_5_RNO_0 9 10 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_5_RNO_0_LC_188)
set_location Lab_UT.dictrl.state_ret_5_RNO_1 9 10 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_5_RNO_1_LC_189)
set_location Lab_UT.dictrl.state_ret_6_RNO 9 9 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_LC_190)
set_location Lab_UT.dictrl.state_ret_6 9 9 6 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_ret_6_LC_190)
set_location Lab_UT.dictrl.state_ret_6_RNO_0 9 11 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_0_LC_191)
set_location Lab_UT.dictrl.state_ret_6_RNO_1 11 9 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_1_LC_192)
set_location Lab_UT.dictrl.state_ret_6_RNO_2 9 9 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_2_LC_193)
set_location Lab_UT.dictrl.state_ret_6_RNO_3 8 11 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_3_LC_194)
set_location Lab_UT.dictrl.state_ret_6_RNO_4 9 11 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_4_LC_195)
set_location Lab_UT.dictrl.state_ret_6_RNO_5 8 11 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_5_LC_196)
set_location Lab_UT.dictrl.state_ret_6_RNO_6 9 9 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_6_LC_197)
set_location Lab_UT.dictrl.state_ret_6_RNO_7 8 11 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_7_LC_198)
set_location Lab_UT.dictrl.state_ret_6_RNO_8 8 12 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_6_RNO_8_LC_199)
set_location Lab_UT.dictrl.state_ret_7_RNO 9 9 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_LC_200)
set_location Lab_UT.dictrl.state_ret_7 9 9 2 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_7_LC_200)
set_location Lab_UT.dictrl.state_ret_7_RNO_0 8 10 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_0_LC_201)
set_location Lab_UT.dictrl.state_ret_7_RNO_1 11 9 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_1_LC_202)
set_location Lab_UT.dictrl.state_ret_7_RNO_2 9 9 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_2_LC_203)
set_location Lab_UT.dictrl.state_ret_7_RNO_3 8 10 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_3_LC_204)
set_location Lab_UT.dictrl.state_ret_7_RNO_4 8 10 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_4_LC_205)
set_location Lab_UT.dictrl.state_ret_7_RNO_5 7 10 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_5_LC_206)
set_location Lab_UT.dictrl.state_ret_7_RNO_6 9 9 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_6_LC_207)
set_location Lab_UT.dictrl.state_ret_7_RNO_7 8 10 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_7_LC_208)
set_location Lab_UT.dictrl.state_ret_7_RNO_8 7 10 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_7_RNO_8_LC_209)
set_location Lab_UT.dictrl.state_ret_8_RNO 7 10 6 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_8_LC_210)
set_location Lab_UT.dictrl.state_ret_8 7 10 6 # SB_DFFSS (LogicCell: Lab_UT.dictrl.state_ret_8_LC_210)
set_location Lab_UT.dictrl.state_ret_9_RNO 7 10 3 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_LC_211)
set_location Lab_UT.dictrl.state_ret_9 7 10 3 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_ret_9_LC_211)
set_location Lab_UT.dictrl.state_ret_9_RNO_0 7 10 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_0_LC_212)
set_location Lab_UT.dictrl.state_ret_9_RNO_1 7 11 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_1_LC_213)
set_location Lab_UT.dictrl.state_ret_9_RNO_2 8 11 0 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_2_LC_214)
set_location Lab_UT.dictrl.state_ret_9_RNO_3 8 10 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_3_LC_215)
set_location Lab_UT.dictrl.state_ret_9_RNO_4 7 10 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_4_LC_216)
set_location Lab_UT.dictrl.state_ret_9_RNO_5 8 11 7 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_5_LC_217)
set_location Lab_UT.dictrl.state_ret_9_RNO_6 9 10 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_ret_9_RNO_6_LC_218)
set_location Lab_UT.didp.ce_10[1] 9 9 7 # SB_LUT4 (LogicCell: Lab_UT.didp.ce_10[1]_LC_219)
set_location Lab_UT.didp.ce_11[2] 5 12 0 # SB_LUT4 (LogicCell: Lab_UT.didp.ce_11[2]_LC_220)
set_location Lab_UT.didp.ce_RNO[0] 8 9 4 # SB_LUT4 (LogicCell: Lab_UT.didp.ce[0]_LC_221)
set_location Lab_UT.didp.ce[0] 8 9 4 # SB_DFFSR (LogicCell: Lab_UT.didp.ce[0]_LC_221)
set_location Lab_UT.didp.ce_RNO_0[0] 8 9 2 # SB_LUT4 (LogicCell: Lab_UT.didp.ce_RNO_0[0]_LC_222)
set_location Lab_UT.didp.ce_RNO_0[3] 6 12 3 # SB_LUT4 (LogicCell: Lab_UT.didp.ce_RNO_0[3]_LC_223)
set_location Lab_UT.didp.ce_RNO[1] 6 12 6 # SB_LUT4 (LogicCell: Lab_UT.didp.ce[1]_LC_224)
set_location Lab_UT.didp.ce[1] 6 12 6 # SB_DFFSR (LogicCell: Lab_UT.didp.ce[1]_LC_224)
set_location Lab_UT.didp.ce_RNO[2] 6 12 2 # SB_LUT4 (LogicCell: Lab_UT.didp.ce[2]_LC_225)
set_location Lab_UT.didp.ce[2] 6 12 2 # SB_DFFSR (LogicCell: Lab_UT.didp.ce[2]_LC_225)
set_location Lab_UT.didp.ce_RNO[3] 6 12 4 # SB_LUT4 (LogicCell: Lab_UT.didp.ce[3]_LC_226)
set_location Lab_UT.didp.ce[3] 6 12 4 # SB_DFFSR (LogicCell: Lab_UT.didp.ce[3]_LC_226)
set_location Lab_UT.didp.countrce1.q_RNO[0] 7 9 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q[0]_LC_227)
set_location Lab_UT.didp.countrce1.q[0] 7 9 2 # SB_DFF (LogicCell: Lab_UT.didp.countrce1.q[0]_LC_227)
set_location Lab_UT.didp.countrce1.q_RNO_0[0] 7 9 1 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q_RNO_0[0]_LC_228)
set_location Lab_UT.didp.countrce1.q_RNO_0[1] 7 10 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q_RNO_0[1]_LC_229)
set_location Lab_UT.didp.countrce1.q_RNO_0[2] 7 9 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q_RNO_0[2]_LC_230)
set_location Lab_UT.didp.countrce1.q_RNO_0[3] 7 9 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q_RNO_0[3]_LC_231)
set_location Lab_UT.didp.countrce1.q_RNO[1] 7 9 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q[1]_LC_232)
set_location Lab_UT.didp.countrce1.q[1] 7 9 0 # SB_DFF (LogicCell: Lab_UT.didp.countrce1.q[1]_LC_232)
set_location Lab_UT.didp.countrce1.q_RNO_1[3] 7 9 5 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q_RNO_1[3]_LC_233)
set_location Lab_UT.didp.countrce1.q_RNO[2] 7 9 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q[2]_LC_234)
set_location Lab_UT.didp.countrce1.q[2] 7 9 4 # SB_DFF (LogicCell: Lab_UT.didp.countrce1.q[2]_LC_234)
set_location Lab_UT.didp.countrce1.q_RNO[3] 7 9 7 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce1.q[3]_LC_235)
set_location Lab_UT.didp.countrce1.q[3] 7 9 7 # SB_DFF (LogicCell: Lab_UT.didp.countrce1.q[3]_LC_235)
set_location Lab_UT.didp.countrce2.q_RNI5RHS[0] 5 14 7 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_RNI5RHS[0]_LC_236)
set_location Lab_UT.didp.countrce2.q_RNIJRBC[1] 5 7 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_RNIJRBC[1]_LC_237)
set_location Lab_UT.didp.countrce2.q_RNINQL01[1] 6 9 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_RNINQL01[1]_LC_238)
set_location Lab_UT.didp.countrce2.q_RNIUST81[3] 5 8 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_RNIUST81[3]_LC_239)
set_location Lab_UT.didp.countrce2.q_RNO[0] 5 8 7 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q[0]_LC_240)
set_location Lab_UT.didp.countrce2.q[0] 5 8 7 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q[0]_LC_240)
set_location Lab_UT.didp.countrce2.q_RNO_0[2] 5 9 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_RNO_0[2]_LC_241)
set_location Lab_UT.didp.countrce2.q_RNO[1] 5 9 7 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q[1]_LC_242)
set_location Lab_UT.didp.countrce2.q[1] 5 9 7 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q[1]_LC_242)
set_location Lab_UT.didp.countrce2.q_RNO[2] 6 9 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q[2]_LC_243)
set_location Lab_UT.didp.countrce2.q[2] 6 9 2 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q[2]_LC_243)
set_location Lab_UT.didp.countrce2.q_RNO[3] 5 8 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q[3]_LC_244)
set_location Lab_UT.didp.countrce2.q[3] 5 8 6 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q[3]_LC_244)
set_location Lab_UT.didp.countrce2.q_fast_RNIIM8A1[1] 5 9 5 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_fast_RNIIM8A1[1]_LC_245)
set_location Lab_UT.didp.countrce2.q_fast_RNIOS8A1[3] 5 8 5 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_fast_RNIOS8A1[3]_LC_246)
set_location Lab_UT.didp.countrce2.q_fast_RNO[0] 5 8 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_fast[0]_LC_247)
set_location Lab_UT.didp.countrce2.q_fast[0] 5 8 2 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q_fast[0]_LC_247)
set_location Lab_UT.didp.countrce2.q_fast_RNO[1] 5 9 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_fast[1]_LC_248)
set_location Lab_UT.didp.countrce2.q_fast[1] 5 9 6 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q_fast[1]_LC_248)
set_location Lab_UT.didp.countrce2.q_fast_RNO[3] 5 8 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce2.q_fast[3]_LC_249)
set_location Lab_UT.didp.countrce2.q_fast[3] 5 8 4 # SB_DFF (LogicCell: Lab_UT.didp.countrce2.q_fast[3]_LC_249)
set_location Lab_UT.didp.countrce3.q_RNI529A2[3] 5 10 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_RNI529A2[3]_LC_250)
set_location Lab_UT.didp.countrce3.q_RNIGRQR1[2] 4 10 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_RNIGRQR1[2]_LC_251)
set_location Lab_UT.didp.countrce3.q_RNIMAAB1[2] 5 10 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_RNIMAAB1[2]_LC_252)
set_location Lab_UT.didp.countrce3.q_RNISLCD1[1] 4 10 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_RNISLCD1[1]_LC_253)
set_location Lab_UT.didp.countrce3.q_RNO[0] 6 9 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q[0]_LC_254)
set_location Lab_UT.didp.countrce3.q[0] 6 9 3 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q[0]_LC_254)
set_location Lab_UT.didp.countrce3.q_RNO_0[0] 6 8 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_RNO_0[0]_LC_255)
set_location Lab_UT.didp.countrce3.q_RNO[1] 6 9 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q[1]_LC_256)
set_location Lab_UT.didp.countrce3.q[1] 6 9 6 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q[1]_LC_256)
set_location Lab_UT.didp.countrce3.q_RNO[2] 4 10 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q[2]_LC_257)
set_location Lab_UT.didp.countrce3.q[2] 4 10 0 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q[2]_LC_257)
set_location Lab_UT.didp.countrce3.q_RNO[3] 6 10 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q[3]_LC_258)
set_location Lab_UT.didp.countrce3.q[3] 6 10 0 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q[3]_LC_258)
set_location Lab_UT.didp.countrce3.q_fast_RNI077E5[1] 5 9 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast_RNI077E5[1]_LC_259)
set_location Lab_UT.didp.countrce3.q_fast_RNII6JA1[2] 4 10 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast_RNII6JA1[2]_LC_260)
set_location Lab_UT.didp.countrce3.q_fast_RNINLQC1[1] 5 9 1 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast_RNINLQC1[1]_LC_261)
set_location Lab_UT.didp.countrce3.q_fast_RNIVTQC1[3] 5 10 5 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast_RNIVTQC1[3]_LC_262)
set_location Lab_UT.didp.countrce3.q_fast_RNO[1] 5 10 0 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast[1]_LC_263)
set_location Lab_UT.didp.countrce3.q_fast[1] 5 10 0 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q_fast[1]_LC_263)
set_location Lab_UT.didp.countrce3.q_fast_RNO[2] 4 10 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast[2]_LC_264)
set_location Lab_UT.didp.countrce3.q_fast[2] 4 10 3 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q_fast[2]_LC_264)
set_location Lab_UT.didp.countrce3.q_fast_RNO[3] 5 10 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce3.q_fast[3]_LC_265)
set_location Lab_UT.didp.countrce3.q_fast[3] 5 10 4 # SB_DFF (LogicCell: Lab_UT.didp.countrce3.q_fast[3]_LC_265)
set_location Lab_UT.didp.countrce4.q_RNI33OG1[1] 6 10 2 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_RNI33OG1[1]_LC_266)
set_location Lab_UT.didp.countrce4.q_RNIEP822[3] 6 11 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_RNIEP822[3]_LC_267)
set_location Lab_UT.didp.countrce4.q_RNIPP8Q[1] 6 11 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_RNIPP8Q[1]_LC_268)
set_location Lab_UT.didp.countrce4.q_RNO[0] 5 10 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q[0]_LC_269)
set_location Lab_UT.didp.countrce4.q[0] 5 10 6 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q[0]_LC_269)
set_location Lab_UT.didp.countrce4.q_RNO_0[0] 6 11 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_RNO_0[0]_LC_270)
set_location Lab_UT.didp.countrce4.q_RNO_0[2] 6 10 6 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_RNO_0[2]_LC_271)
set_location Lab_UT.didp.countrce4.q_RNO[1] 6 10 3 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q[1]_LC_272)
set_location Lab_UT.didp.countrce4.q[1] 6 10 3 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q[1]_LC_272)
set_location Lab_UT.didp.countrce4.q_RNO[2] 6 10 7 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q[2]_LC_273)
set_location Lab_UT.didp.countrce4.q[2] 6 10 7 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q[2]_LC_273)
set_location Lab_UT.didp.countrce4.q_RNO[3] 6 10 4 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q[3]_LC_274)
set_location Lab_UT.didp.countrce4.q[3] 6 10 4 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q[3]_LC_274)
set_location Lab_UT.didp.countrce4.q_fast_RNO[1] 6 10 1 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_fast[1]_LC_275)
set_location Lab_UT.didp.countrce4.q_fast[1] 6 10 1 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q_fast[1]_LC_275)
set_location Lab_UT.didp.countrce4.q_fast_RNO[3] 5 10 1 # SB_LUT4 (LogicCell: Lab_UT.didp.countrce4.q_fast[3]_LC_276)
set_location Lab_UT.didp.countrce4.q_fast[3] 5 10 1 # SB_DFF (LogicCell: Lab_UT.didp.countrce4.q_fast[3]_LC_276)
set_location Lab_UT.didp.regrce1.q_esr_RNIQTCC2[2] 4 10 5 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr_RNIQTCC2[2]_LC_277)
set_location Lab_UT.didp.regrce1.q_esr_ctle[3] 4 11 2 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr_ctle[3]_LC_278)
set_location Lab_UT.didp.regrce2.q_RNO[0] 6 8 7 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce2.q[0]_LC_279)
set_location Lab_UT.didp.regrce2.q[0] 6 8 7 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce2.q[0]_LC_279)
set_location Lab_UT.didp.regrce2.q_RNO[1] 4 8 4 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce2.q[1]_LC_280)
set_location Lab_UT.didp.regrce2.q[1] 4 8 4 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce2.q[1]_LC_280)
set_location Lab_UT.didp.regrce2.q_RNO[2] 4 8 1 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce2.q[2]_LC_281)
set_location Lab_UT.didp.regrce2.q[2] 4 8 1 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce2.q[2]_LC_281)
set_location Lab_UT.didp.regrce2.q_RNO[3] 4 8 2 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce2.q[3]_LC_282)
set_location Lab_UT.didp.regrce2.q[3] 4 8 2 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce2.q[3]_LC_282)
set_location Lab_UT.didp.regrce3.q_RNO[0] 5 12 2 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce3.q[0]_LC_283)
set_location Lab_UT.didp.regrce3.q[0] 5 12 2 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce3.q[0]_LC_283)
set_location Lab_UT.didp.regrce3.q_RNO[1] 5 12 3 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce3.q[1]_LC_284)
set_location Lab_UT.didp.regrce3.q[1] 5 12 3 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce3.q[1]_LC_284)
set_location Lab_UT.didp.regrce3.q_RNO[2] 5 12 4 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce3.q[2]_LC_285)
set_location Lab_UT.didp.regrce3.q[2] 5 12 4 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce3.q[2]_LC_285)
set_location Lab_UT.didp.regrce3.q_RNO[3] 5 12 5 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce3.q[3]_LC_286)
set_location Lab_UT.didp.regrce3.q[3] 5 12 5 # SB_DFFSR (LogicCell: Lab_UT.didp.regrce3.q[3]_LC_286)
set_location Lab_UT.didp.regrce4.q_esr_RNI8QDI1[2] 5 7 1 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr_RNI8QDI1[2]_LC_287)
set_location Lab_UT.didp.regrce4.q_esr_RNIPTIE1[0] 5 8 0 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr_RNIPTIE1[0]_LC_288)
set_location Lab_UT.didp.regrce4.q_esr_RNIRSKRA[0] 5 8 1 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr_RNIRSKRA[0]_LC_289)
set_location Lab_UT.didp.regrce4.q_esr_ctle[3] 6 12 0 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr_ctle[3]_LC_290)
set_location Lab_UT.didp.reset_RNO[0] 6 11 5 # SB_LUT4 (LogicCell: Lab_UT.didp.reset[0]_LC_291)
set_location Lab_UT.didp.reset[0] 6 11 5 # SB_DFFSS (LogicCell: Lab_UT.didp.reset[0]_LC_291)
set_location Lab_UT.didp.reset_RNO_0[3] 6 11 1 # SB_LUT4 (LogicCell: Lab_UT.didp.reset_RNO_0[3]_LC_292)
set_location Lab_UT.didp.reset_RNO[1] 6 12 7 # SB_LUT4 (LogicCell: Lab_UT.didp.reset[1]_LC_293)
set_location Lab_UT.didp.reset[1] 6 12 7 # SB_DFFSS (LogicCell: Lab_UT.didp.reset[1]_LC_293)
set_location Lab_UT.didp.reset_RNO_1[3] 6 11 0 # SB_LUT4 (LogicCell: Lab_UT.didp.reset_RNO_1[3]_LC_294)
set_location Lab_UT.didp.reset_RNO[2] 6 12 5 # SB_LUT4 (LogicCell: Lab_UT.didp.reset[2]_LC_295)
set_location Lab_UT.didp.reset[2] 6 12 5 # SB_DFFSS (LogicCell: Lab_UT.didp.reset[2]_LC_295)
set_location Lab_UT.didp.reset_RNO[3] 6 11 2 # SB_LUT4 (LogicCell: Lab_UT.didp.reset[3]_LC_296)
set_location Lab_UT.didp.reset[3] 6 11 2 # SB_DFFSS (LogicCell: Lab_UT.didp.reset[3]_LC_296)
set_location Lab_UT.didp.un26_ce 6 12 1 # SB_LUT4 (LogicCell: Lab_UT.didp.un26_ce_LC_297)
set_location Lab_UT.dispString.cnt_RNO[0] 4 8 0 # SB_LUT4 (LogicCell: Lab_UT.dispString.cnt[0]_LC_298)
set_location Lab_UT.dispString.cnt[0] 4 8 0 # SB_DFFSR (LogicCell: Lab_UT.dispString.cnt[0]_LC_298)
set_location Lab_UT.dispString.cnt_RNO[1] 4 8 6 # SB_LUT4 (LogicCell: Lab_UT.dispString.cnt[1]_LC_299)
set_location Lab_UT.dispString.cnt[1] 4 8 6 # SB_DFFSR (LogicCell: Lab_UT.dispString.cnt[1]_LC_299)
set_location Lab_UT.dispString.cnt_RNO[2] 4 8 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.cnt[2]_LC_300)
set_location Lab_UT.dispString.cnt[2] 4 8 5 # SB_DFFSR (LogicCell: Lab_UT.dispString.cnt[2]_LC_300)
set_location Lab_UT.dispString.dOut_RNO[0] 5 6 1 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[0]_LC_301)
set_location Lab_UT.dispString.dOut[0] 5 6 1 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[0]_LC_301)
set_location Lab_UT.dispString.dOut_RNO_0[0] 5 6 0 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[0]_LC_302)
set_location Lab_UT.dispString.dOut_RNO_0[1] 4 6 6 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[1]_LC_303)
set_location Lab_UT.dispString.dOut_RNO_0[2] 5 7 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[2]_LC_304)
set_location Lab_UT.dispString.dOut_RNO_0[3] 5 5 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[3]_LC_305)
set_location Lab_UT.dispString.dOut_RNO_0[4] 4 5 1 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[4]_LC_306)
set_location Lab_UT.dispString.dOut_RNO_0[5] 4 6 3 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_0[5]_LC_307)
set_location Lab_UT.dispString.dOut_RNO[1] 4 5 6 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[1]_LC_308)
set_location Lab_UT.dispString.dOut[1] 4 5 6 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[1]_LC_308)
set_location Lab_UT.dispString.dOut_RNO_1[0] 4 6 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_1[0]_LC_309)
set_location Lab_UT.dispString.dOut_RNO_1[1] 4 5 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_1[1]_LC_310)
set_location Lab_UT.dispString.dOut_RNO_1[2] 5 7 7 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_1[2]_LC_311)
set_location Lab_UT.dispString.dOut_RNO_1[3] 5 5 0 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_1[3]_LC_312)
set_location Lab_UT.dispString.dOut_RNO[2] 5 6 4 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[2]_LC_313)
set_location Lab_UT.dispString.dOut[2] 5 6 4 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[2]_LC_313)
set_location Lab_UT.dispString.dOut_RNO_2[0] 5 6 2 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_2[0]_LC_314)
set_location Lab_UT.dispString.dOut_RNO_2[1] 4 7 5 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_2[1]_LC_315)
set_location Lab_UT.dispString.dOut_RNO_2[2] 4 7 7 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_2[2]_LC_316)
set_location Lab_UT.dispString.dOut_RNO_2[3] 4 5 3 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut_RNO_2[3]_LC_317)
set_location Lab_UT.dispString.dOut_RNO[3] 5 5 6 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[3]_LC_318)
set_location Lab_UT.dispString.dOut[3] 5 5 6 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[3]_LC_318)
set_location Lab_UT.dispString.dOut_RNO[4] 4 5 2 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[4]_LC_319)
set_location Lab_UT.dispString.dOut[4] 4 5 2 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[4]_LC_319)
set_location Lab_UT.dispString.dOut_RNO[5] 4 6 4 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[5]_LC_320)
set_location Lab_UT.dispString.dOut[5] 4 6 4 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[5]_LC_320)
set_location Lab_UT.dispString.dOut_RNO[6] 5 6 6 # SB_LUT4 (LogicCell: Lab_UT.dispString.dOut[6]_LC_321)
set_location Lab_UT.dispString.dOut[6] 5 6 6 # SB_DFF (LogicCell: Lab_UT.dispString.dOut[6]_LC_321)
set_location Lab_UT.dispString.rdy_RNIGIDK3 6 4 0 # SB_LUT4 (LogicCell: Lab_UT.dispString.rdy_RNIGIDK3_LC_322)
set_location Lab_UT.dispString.rdy_RNO 4 7 0 # SB_LUT4 (LogicCell: Lab_UT.dispString.rdy_LC_323)
set_location Lab_UT.dispString.rdy 4 7 0 # SB_DFF (LogicCell: Lab_UT.dispString.rdy_LC_323)
set_location buart.Z_rx.Z_baudgen.counter_RNI3HE3[5] 5 13 3 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter_RNI3HE3[5]_LC_324)
set_location buart.Z_rx.Z_baudgen.counter_RNI3O55[4] 5 13 4 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter_RNI3O55[4]_LC_325)
set_location buart.Z_rx.Z_baudgen.counter_RNO[0] 6 9 5 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[0]_LC_326)
set_location buart.Z_rx.Z_baudgen.counter[0] 6 9 5 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[0]_LC_326)
set_location buart.Z_rx.Z_baudgen.counter_RNO[1] 5 13 1 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[1]_LC_327)
set_location buart.Z_rx.Z_baudgen.counter[1] 5 13 1 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[1]_LC_327)
set_location buart.Z_rx.Z_baudgen.counter_RNO[2] 5 13 2 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[2]_LC_328)
set_location buart.Z_rx.Z_baudgen.counter[2] 5 13 2 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[2]_LC_328)
set_location buart.Z_rx.Z_baudgen.counter_RNO[3] 6 13 2 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[3]_LC_329)
set_location buart.Z_rx.Z_baudgen.counter[3] 6 13 2 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[3]_LC_329)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_3_c 6 13 2 # SB_CARRY (LogicCell: buart.Z_rx.Z_baudgen.counter[3]_LC_329)
set_location buart.Z_rx.Z_baudgen.counter_RNO[4] 5 13 0 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[4]_LC_330)
set_location buart.Z_rx.Z_baudgen.counter[4] 5 13 0 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[4]_LC_330)
set_location buart.Z_rx.Z_baudgen.counter_RNO[5] 6 13 4 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.counter[5]_LC_331)
set_location buart.Z_rx.Z_baudgen.counter[5] 6 13 4 # SB_DFF (LogicCell: buart.Z_rx.Z_baudgen.counter[5]_LC_331)
set_location buart.Z_rx.bitcount_es_RNIIVPI1[4] 4 13 2 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNIIVPI1[4]_LC_332)
set_location buart.Z_rx.bitcount_es_RNIOP0V3[1] 4 13 5 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNIOP0V3[1]_LC_333)
set_location buart.Z_rx.bitcount_es_RNIOUCP[1] 4 13 3 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNIOUCP[1]_LC_334)
set_location buart.Z_rx.bitcount_es_RNIOUCP[4] 4 13 0 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNIOUCP[4]_LC_335)
set_location buart.Z_rx.bitcount_es_RNISCGV1[1] 4 13 1 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNISCGV1[1]_LC_336)
set_location buart.Z_rx.bitcount_es_RNISCGV1[4] 4 13 4 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNISCGV1[4]_LC_337)
set_location buart.Z_rx.bitcount_es_RNIV4M42[0] 5 13 5 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es_RNIV4M42[0]_LC_338)
set_location buart.Z_rx.bitcount_es_RNO[0] 4 9 1 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es[0]_LC_339)
set_location buart.Z_rx.bitcount_es[0] 4 9 1 # SB_DFFES (LogicCell: buart.Z_rx.bitcount_es[0]_LC_339)
set_location buart.Z_rx.bitcount_es_RNO[1] 4 13 6 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es[1]_LC_340)
set_location buart.Z_rx.bitcount_es[1] 4 13 6 # SB_DFFES (LogicCell: buart.Z_rx.bitcount_es[1]_LC_340)
set_location buart.Z_rx.bitcount_es_RNO[2] 4 9 0 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es[2]_LC_341)
set_location buart.Z_rx.bitcount_es[2] 4 9 0 # SB_DFFES (LogicCell: buart.Z_rx.bitcount_es[2]_LC_341)
set_location buart.Z_rx.bitcount_es_RNO[3] 4 13 7 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es[3]_LC_342)
set_location buart.Z_rx.bitcount_es[3] 4 13 7 # SB_DFFES (LogicCell: buart.Z_rx.bitcount_es[3]_LC_342)
set_location buart.Z_rx.bitcount_es_RNO[4] 4 14 4 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_es[4]_LC_343)
set_location buart.Z_rx.bitcount_es[4] 4 14 4 # SB_DFFES (LogicCell: buart.Z_rx.bitcount_es[4]_LC_343)
set_location buart.Z_rx.bitcount_sbtinv[4] 5 13 7 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_sbtinv[4]_LC_344)
set_location buart.Z_rx.hh_RNIJ3K62[0] 5 13 6 # SB_LUT4 (LogicCell: buart.Z_rx.hh_RNIJ3K62[0]_LC_345)
set_location buart.Z_tx.Z_baudgen.counter_RNI5M6E[1] 5 2 4 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter_RNI5M6E[1]_LC_346)
set_location buart.Z_tx.Z_baudgen.counter_RNIHV38[6] 6 2 7 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter_RNIHV38[6]_LC_347)
set_location buart.Z_tx.Z_baudgen.counter_RNO[0] 5 2 7 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[0]_LC_348)
set_location buart.Z_tx.Z_baudgen.counter[0] 5 2 7 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[0]_LC_348)
set_location buart.Z_tx.Z_baudgen.counter_RNO[1] 5 2 1 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[1]_LC_349)
set_location buart.Z_tx.Z_baudgen.counter[1] 5 2 1 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[1]_LC_349)
set_location buart.Z_tx.Z_baudgen.counter_RNO[2] 6 2 1 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[2]_LC_350)
set_location buart.Z_tx.Z_baudgen.counter[2] 6 2 1 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[2]_LC_350)
set_location buart.Z_tx.Z_baudgen.un2_counter_cry_2_c 6 2 1 # SB_CARRY (LogicCell: buart.Z_tx.Z_baudgen.counter[2]_LC_350)
set_location buart.Z_tx.Z_baudgen.counter_RNO[3] 6 2 2 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[3]_LC_351)
set_location buart.Z_tx.Z_baudgen.counter[3] 6 2 2 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[3]_LC_351)
set_location buart.Z_tx.Z_baudgen.un2_counter_cry_3_c 6 2 2 # SB_CARRY (LogicCell: buart.Z_tx.Z_baudgen.counter[3]_LC_351)
set_location buart.Z_tx.Z_baudgen.counter_RNO[4] 6 2 3 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[4]_LC_352)
set_location buart.Z_tx.Z_baudgen.counter[4] 6 2 3 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[4]_LC_352)
set_location buart.Z_tx.Z_baudgen.un2_counter_cry_4_c 6 2 3 # SB_CARRY (LogicCell: buart.Z_tx.Z_baudgen.counter[4]_LC_352)
set_location buart.Z_tx.Z_baudgen.counter_RNO[5] 6 2 4 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[5]_LC_353)
set_location buart.Z_tx.Z_baudgen.counter[5] 6 2 4 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[5]_LC_353)
set_location buart.Z_tx.Z_baudgen.un2_counter_cry_5_c 6 2 4 # SB_CARRY (LogicCell: buart.Z_tx.Z_baudgen.counter[5]_LC_353)
set_location buart.Z_tx.Z_baudgen.counter_RNO[6] 6 2 5 # SB_LUT4 (LogicCell: buart.Z_tx.Z_baudgen.counter[6]_LC_354)
set_location buart.Z_tx.Z_baudgen.counter[6] 6 2 5 # SB_DFF (LogicCell: buart.Z_tx.Z_baudgen.counter[6]_LC_354)
set_location buart.Z_tx.bitcount_RNI22V22[2] 4 4 0 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount_RNI22V22[2]_LC_355)
set_location buart.Z_tx.bitcount_RNIDCDL[3] 5 2 3 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount_RNIDCDL[3]_LC_356)
set_location buart.Z_tx.bitcount_RNIVE1P1[2] 5 2 5 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount_RNIVE1P1[2]_LC_357)
set_location buart.Z_tx.bitcount_RNO[0] 4 2 1 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount[0]_LC_358)
set_location buart.Z_tx.bitcount[0] 4 2 1 # SB_DFFR (LogicCell: buart.Z_tx.bitcount[0]_LC_358)
set_location buart.Z_tx.bitcount_RNO_0[2] 5 2 0 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount_RNO_0[2]_LC_359)
set_location buart.Z_tx.bitcount_RNO_0[3] 5 2 6 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount_RNO_0[3]_LC_360)
set_location buart.Z_tx.bitcount_RNO[1] 4 8 7 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount[1]_LC_361)
set_location buart.Z_tx.bitcount[1] 4 8 7 # SB_DFFR (LogicCell: buart.Z_tx.bitcount[1]_LC_361)
set_location buart.Z_tx.bitcount_RNO[2] 4 2 2 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount[2]_LC_362)
set_location buart.Z_tx.bitcount[2] 4 2 2 # SB_DFFR (LogicCell: buart.Z_tx.bitcount[2]_LC_362)
set_location buart.Z_tx.bitcount_RNO[3] 4 2 0 # SB_LUT4 (LogicCell: buart.Z_tx.bitcount[3]_LC_363)
set_location buart.Z_tx.bitcount[3] 4 2 0 # SB_DFFR (LogicCell: buart.Z_tx.bitcount[3]_LC_363)
set_location buart.Z_tx.shifter_RNO[0] 2 8 4 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[0]_LC_364)
set_location buart.Z_tx.shifter[0] 2 8 4 # SB_DFFER (LogicCell: buart.Z_tx.shifter[0]_LC_364)
set_location buart.Z_tx.shifter_RNO[1] 2 6 0 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[1]_LC_365)
set_location buart.Z_tx.shifter[1] 2 6 0 # SB_DFFER (LogicCell: buart.Z_tx.shifter[1]_LC_365)
set_location buart.Z_tx.shifter_RNO[2] 2 6 3 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[2]_LC_366)
set_location buart.Z_tx.shifter[2] 2 6 3 # SB_DFFER (LogicCell: buart.Z_tx.shifter[2]_LC_366)
set_location buart.Z_tx.shifter_RNO[3] 2 6 4 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[3]_LC_367)
set_location buart.Z_tx.shifter[3] 2 6 4 # SB_DFFER (LogicCell: buart.Z_tx.shifter[3]_LC_367)
set_location buart.Z_tx.shifter_RNO[4] 2 6 5 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[4]_LC_368)
set_location buart.Z_tx.shifter[4] 2 6 5 # SB_DFFER (LogicCell: buart.Z_tx.shifter[4]_LC_368)
set_location buart.Z_tx.shifter_RNO[5] 2 6 6 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[5]_LC_369)
set_location buart.Z_tx.shifter[5] 2 6 6 # SB_DFFER (LogicCell: buart.Z_tx.shifter[5]_LC_369)
set_location buart.Z_tx.shifter_RNO[6] 2 6 7 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[6]_LC_370)
set_location buart.Z_tx.shifter[6] 2 6 7 # SB_DFFER (LogicCell: buart.Z_tx.shifter[6]_LC_370)
set_location buart.Z_tx.shifter_RNO[7] 2 4 0 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[7]_LC_371)
set_location buart.Z_tx.shifter[7] 2 4 0 # SB_DFFER (LogicCell: buart.Z_tx.shifter[7]_LC_371)
set_location buart.Z_tx.shifter_RNO[8] 2 6 2 # SB_LUT4 (LogicCell: buart.Z_tx.shifter[8]_LC_372)
set_location buart.Z_tx.shifter[8] 2 6 2 # SB_DFFER (LogicCell: buart.Z_tx.shifter[8]_LC_372)
set_location buart.Z_tx.uart_tx_RNO 2 8 7 # SB_LUT4 (LogicCell: buart.Z_tx.uart_tx_LC_373)
set_location buart.Z_tx.uart_tx 2 8 7 # SB_DFFES (LogicCell: buart.Z_tx.uart_tx_LC_373)
set_location resetGen.escKey 5 12 7 # SB_LUT4 (LogicCell: resetGen.escKey_LC_374)
set_location resetGen.escKey_4 5 12 6 # SB_LUT4 (LogicCell: resetGen.escKey_4_LC_375)
set_location resetGen.escKey_5 2 11 5 # SB_LUT4 (LogicCell: resetGen.escKey_5_LC_376)
set_location resetGen.reset_count_RNO[0] 7 6 3 # SB_LUT4 (LogicCell: resetGen.reset_count[0]_LC_377)
set_location resetGen.reset_count[0] 7 6 3 # SB_DFF (LogicCell: resetGen.reset_count[0]_LC_377)
set_location resetGen.reset_count_RNO_0[4] 4 9 7 # SB_LUT4 (LogicCell: resetGen.reset_count_RNO_0[4]_LC_378)
set_location resetGen.reset_count_RNO[1] 7 6 4 # SB_LUT4 (LogicCell: resetGen.reset_count[1]_LC_379)
set_location resetGen.reset_count[1] 7 6 4 # SB_DFF (LogicCell: resetGen.reset_count[1]_LC_379)
set_location resetGen.reset_count_RNO[2] 5 6 3 # SB_LUT4 (LogicCell: resetGen.reset_count[2]_LC_380)
set_location resetGen.reset_count[2] 5 6 3 # SB_DFF (LogicCell: resetGen.reset_count[2]_LC_380)
set_location resetGen.reset_count_RNO[3] 7 6 7 # SB_LUT4 (LogicCell: resetGen.reset_count[3]_LC_381)
set_location resetGen.reset_count[3] 7 6 7 # SB_DFF (LogicCell: resetGen.reset_count[3]_LC_381)
set_location resetGen.reset_count_RNO[4] 4 6 1 # SB_LUT4 (LogicCell: resetGen.reset_count[4]_LC_382)
set_location resetGen.reset_count[4] 4 6 1 # SB_DFF (LogicCell: resetGen.reset_count[4]_LC_382)
set_location resetGen.rst_RNO 4 6 7 # SB_LUT4 (LogicCell: resetGen.rst_LC_383)
set_location resetGen.rst 4 6 7 # SB_DFF (LogicCell: resetGen.rst_LC_383)
set_location resetGen.uu0.counter_gen_label[2].un241_ci 7 6 5 # SB_LUT4 (LogicCell: resetGen.uu0.counter_gen_label[2].un241_ci_LC_384)
set_location resetGen.uu0.counter_gen_label[3].un252_ci 7 6 6 # SB_LUT4 (LogicCell: resetGen.uu0.counter_gen_label[3].un252_ci_LC_385)
set_location uu0.delay_line_RNILLLG7[1] 1 11 7 # SB_LUT4 (LogicCell: uu0.delay_line_RNILLLG7[1]_LC_386)
set_location uu0.delay_line_RNO[0] 1 11 0 # SB_LUT4 (LogicCell: uu0.delay_line[0]_LC_387)
set_location uu0.delay_line[0] 1 11 0 # SB_DFFR (LogicCell: uu0.delay_line[0]_LC_387)
set_location uu0.l_count_RNI8ORT6[15] 2 11 2 # SB_LUT4 (LogicCell: uu0.l_count_RNI8ORT6[15]_LC_388)
set_location uu0.l_count_RNIFAQ9[13] 2 12 5 # SB_LUT4 (LogicCell: uu0.l_count_RNIFAQ9[13]_LC_389)
set_location uu0.l_count_RNIGTCU[15] 2 10 7 # SB_LUT4 (LogicCell: uu0.l_count_RNIGTCU[15]_LC_390)
set_location uu0.l_count_RNIO2782[16] 2 11 1 # SB_LUT4 (LogicCell: uu0.l_count_RNIO2782[16]_LC_391)
set_location uu0.l_count_RNIOIDD2[18] 2 11 3 # SB_LUT4 (LogicCell: uu0.l_count_RNIOIDD2[18]_LC_392)
set_location uu0.l_count_RNIRLTJ1[17] 2 11 0 # SB_LUT4 (LogicCell: uu0.l_count_RNIRLTJ1[17]_LC_393)
set_location uu0.l_count_RNO[0] 1 10 5 # SB_LUT4 (LogicCell: uu0.l_count[0]_LC_394)
set_location uu0.l_count[0] 1 10 5 # SB_DFFER (LogicCell: uu0.l_count[0]_LC_394)
set_location uu0.l_count_RNO[11] 2 9 0 # SB_LUT4 (LogicCell: uu0.l_count[11]_LC_395)
set_location uu0.l_count[11] 2 9 0 # SB_DFFER (LogicCell: uu0.l_count[11]_LC_395)
set_location uu0.l_count_RNO[12] 2 12 6 # SB_LUT4 (LogicCell: uu0.l_count[12]_LC_396)
set_location uu0.l_count[12] 2 12 6 # SB_DFFER (LogicCell: uu0.l_count[12]_LC_396)
set_location uu0.l_count_RNO[13] 2 9 6 # SB_LUT4 (LogicCell: uu0.l_count[13]_LC_397)
set_location uu0.l_count[13] 2 9 6 # SB_DFFER (LogicCell: uu0.l_count[13]_LC_397)
set_location uu0.l_count_RNO[15] 2 10 1 # SB_LUT4 (LogicCell: uu0.l_count[15]_LC_398)
set_location uu0.l_count[15] 2 10 1 # SB_DFFER (LogicCell: uu0.l_count[15]_LC_398)
set_location uu0.l_count_RNO[16] 2 12 0 # SB_LUT4 (LogicCell: uu0.l_count[16]_LC_399)
set_location uu0.l_count[16] 2 12 0 # SB_DFFER (LogicCell: uu0.l_count[16]_LC_399)
set_location uu0.l_count_RNO[18] 2 12 3 # SB_LUT4 (LogicCell: uu0.l_count[18]_LC_400)
set_location uu0.l_count[18] 2 12 3 # SB_DFFER (LogicCell: uu0.l_count[18]_LC_400)
set_location uu0.l_count_RNO[3] 1 10 4 # SB_LUT4 (LogicCell: uu0.l_count[3]_LC_401)
set_location uu0.l_count[3] 1 10 4 # SB_DFFER (LogicCell: uu0.l_count[3]_LC_401)
set_location uu0.l_count_RNO[4] 2 10 5 # SB_LUT4 (LogicCell: uu0.l_count[4]_LC_402)
set_location uu0.l_count[4] 2 10 5 # SB_DFFER (LogicCell: uu0.l_count[4]_LC_402)
set_location uu0.l_count_RNO[6] 2 9 3 # SB_LUT4 (LogicCell: uu0.l_count[6]_LC_403)
set_location uu0.l_count[6] 2 9 3 # SB_DFFER (LogicCell: uu0.l_count[6]_LC_403)
set_location uu0.l_count_RNO[7] 1 10 7 # SB_LUT4 (LogicCell: uu0.l_count[7]_LC_404)
set_location uu0.l_count[7] 1 10 7 # SB_DFFER (LogicCell: uu0.l_count[7]_LC_404)
set_location uu0.l_precount_RNI3Q7K1[2] 1 11 5 # SB_LUT4 (LogicCell: uu0.l_precount_RNI3Q7K1[2]_LC_405)
set_location uu0.l_precount_RNI85Q91[3] 1 11 2 # SB_LUT4 (LogicCell: uu0.l_precount_RNI85Q91[3]_LC_406)
set_location uu0.l_precount_RNO[0] 1 12 2 # SB_LUT4 (LogicCell: uu0.l_precount[0]_LC_407)
set_location uu0.l_precount[0] 1 12 2 # SB_DFFR (LogicCell: uu0.l_precount[0]_LC_407)
set_location uu0.sec_clkD_RNISDHD 6 11 7 # SB_LUT4 (LogicCell: uu0.sec_clkD_RNISDHD_LC_408)
set_location uu0.sec_clk_RNO 2 3 5 # SB_LUT4 (LogicCell: uu0.sec_clk_LC_409)
set_location uu0.sec_clk 2 3 5 # SB_DFFR (LogicCell: uu0.sec_clk_LC_409)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_3 1 9 2 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_3_LC_410)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_6 1 10 6 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_6_LC_411)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_8 1 9 3 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[10].un132_ci_8_LC_412)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[11].un143_ci_0 4 9 2 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[11].un143_ci_0_LC_413)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[12].un154_ci_9 2 10 3 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[12].un154_ci_9_LC_414)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[13].un165_ci_0 2 12 7 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[13].un165_ci_0_LC_415)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[15].un187_ci_1 2 10 0 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[15].un187_ci_1_LC_416)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[16].un198_ci_2 2 10 2 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[16].un198_ci_2_LC_417)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[18].un220_ci 2 12 2 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[18].un220_ci_LC_418)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[3].un55_ci 1 10 3 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[3].un55_ci_LC_419)
set_location uu0.vbuf_count_cntrl1.counter_gen_label[7].un99_ci_0 1 9 1 # SB_LUT4 (LogicCell: uu0.vbuf_count_cntrl1.counter_gen_label[7].un99_ci_0_LC_420)
set_location uu0.vbuf_count_cntrl1.result_1[1] 1 10 2 # SB_LUT4 (LogicCell: uu0.l_count[1]_LC_421)
set_location uu0.l_count[1] 1 10 2 # SB_DFFER (LogicCell: uu0.l_count[1]_LC_421)
set_location uu0.vbuf_count_cntrl1.result_1[10] 2 10 6 # SB_LUT4 (LogicCell: uu0.l_count[10]_LC_422)
set_location uu0.l_count[10] 2 10 6 # SB_DFFER (LogicCell: uu0.l_count[10]_LC_422)
set_location uu0.vbuf_count_cntrl1.result_1[14] 2 10 4 # SB_LUT4 (LogicCell: uu0.l_count[14]_LC_423)
set_location uu0.l_count[14] 2 10 4 # SB_DFFER (LogicCell: uu0.l_count[14]_LC_423)
set_location uu0.vbuf_count_cntrl1.result_1[17] 2 12 1 # SB_LUT4 (LogicCell: uu0.l_count[17]_LC_424)
set_location uu0.l_count[17] 2 12 1 # SB_DFFER (LogicCell: uu0.l_count[17]_LC_424)
set_location uu0.vbuf_count_cntrl1.result_1[2] 1 10 1 # SB_LUT4 (LogicCell: uu0.l_count[2]_LC_425)
set_location uu0.l_count[2] 1 10 1 # SB_DFFER (LogicCell: uu0.l_count[2]_LC_425)
set_location uu0.vbuf_count_cntrl1.result_1[5] 2 9 4 # SB_LUT4 (LogicCell: uu0.l_count[5]_LC_426)
set_location uu0.l_count[5] 2 9 4 # SB_DFFER (LogicCell: uu0.l_count[5]_LC_426)
set_location uu0.vbuf_count_cntrl1.result_1[8] 2 9 1 # SB_LUT4 (LogicCell: uu0.l_count[8]_LC_427)
set_location uu0.l_count[8] 2 9 1 # SB_DFFER (LogicCell: uu0.l_count[8]_LC_427)
set_location uu0.vbuf_count_cntrl1.result_1[9] 2 9 2 # SB_LUT4 (LogicCell: uu0.l_count[9]_LC_428)
set_location uu0.l_count[9] 2 9 2 # SB_DFFER (LogicCell: uu0.l_count[9]_LC_428)
set_location uu0.vbuf_precount_cntrl1.result_1[1] 1 11 3 # SB_LUT4 (LogicCell: uu0.l_precount[1]_LC_429)
set_location uu0.l_precount[1] 1 11 3 # SB_DFFR (LogicCell: uu0.l_precount[1]_LC_429)
set_location uu0.vbuf_precount_cntrl1.result_1[2] 1 11 4 # SB_LUT4 (LogicCell: uu0.l_precount[2]_LC_430)
set_location uu0.l_precount[2] 1 11 4 # SB_DFFR (LogicCell: uu0.l_precount[2]_LC_430)
set_location uu0.vbuf_precount_cntrl1.result_1[3] 1 11 1 # SB_LUT4 (LogicCell: uu0.l_precount[3]_LC_431)
set_location uu0.l_precount[3] 1 11 1 # SB_DFFR (LogicCell: uu0.l_precount[3]_LC_431)
set_location uu2.bitmap_RNI04AD1[314] 8 6 5 # SB_LUT4 (LogicCell: uu2.bitmap_RNI04AD1[314]_LC_432)
set_location uu2.bitmap_RNI2Q8F1[111] 8 4 4 # SB_LUT4 (LogicCell: uu2.bitmap_RNI2Q8F1[111]_LC_433)
set_location uu2.bitmap_RNI31F32[34] 8 4 0 # SB_LUT4 (LogicCell: uu2.bitmap_RNI31F32[34]_LC_434)
set_location uu2.bitmap_RNI8B24J[34] 8 4 2 # SB_LUT4 (LogicCell: uu2.bitmap_RNI8B24J[34]_LC_435)
set_location uu2.bitmap_RNICM7R[180] 8 6 7 # SB_LUT4 (LogicCell: uu2.bitmap_RNICM7R[180]_LC_436)
set_location uu2.bitmap_RNIEMII1[84] 9 4 5 # SB_LUT4 (LogicCell: uu2.bitmap_RNIEMII1[84]_LC_437)
set_location uu2.bitmap_RNIFH0N[90] 8 6 0 # SB_LUT4 (LogicCell: uu2.bitmap_RNIFH0N[90]_LC_438)
set_location uu2.bitmap_RNII6975[34] 8 4 1 # SB_LUT4 (LogicCell: uu2.bitmap_RNII6975[34]_LC_439)
set_location uu2.bitmap_RNIJS4P[162] 8 4 3 # SB_LUT4 (LogicCell: uu2.bitmap_RNIJS4P[162]_LC_440)
set_location uu2.bitmap_RNIKGSI[58] 8 6 4 # SB_LUT4 (LogicCell: uu2.bitmap_RNIKGSI[58]_LC_441)
set_location uu2.bitmap_RNIL1MV[52] 7 5 6 # SB_LUT4 (LogicCell: uu2.bitmap_RNIL1MV[52]_LC_442)
set_location uu2.bitmap_RNILN731[40] 7 5 0 # SB_LUT4 (LogicCell: uu2.bitmap_RNILN731[40]_LC_443)
set_location uu2.bitmap_RNILQ2M[66] 9 6 2 # SB_LUT4 (LogicCell: uu2.bitmap_RNILQ2M[66]_LC_444)
set_location uu2.bitmap_RNIOPSS[212] 9 4 4 # SB_LUT4 (LogicCell: uu2.bitmap_RNIOPSS[212]_LC_445)
set_location uu2.l_count_RNI9S834_0[1] 1 3 3 # SB_LUT4 (LogicCell: uu2.l_count_RNI9S834_0[1]_LC_446)
set_location uu2.l_count_RNI9S834[1] 1 3 5 # SB_LUT4 (LogicCell: uu2.l_count_RNI9S834[1]_LC_447)
set_location uu2.l_count_RNIBCGK1_0[9] 1 2 0 # SB_LUT4 (LogicCell: uu2.l_count_RNIBCGK1_0[9]_LC_448)
set_location uu2.l_count_RNIBCGK1[9] 1 2 3 # SB_LUT4 (LogicCell: uu2.l_count_RNIBCGK1[9]_LC_449)
set_location uu2.l_count_RNIFGGK1[3] 1 3 4 # SB_LUT4 (LogicCell: uu2.l_count_RNIFGGK1[3]_LC_450)
set_location uu2.l_count_RNO[0] 2 2 7 # SB_LUT4 (LogicCell: uu2.l_count[0]_LC_451)
set_location uu2.l_count[0] 2 2 7 # SB_DFFR (LogicCell: uu2.l_count[0]_LC_451)
set_location uu2.l_count_RNO[3] 1 3 0 # SB_LUT4 (LogicCell: uu2.l_count[3]_LC_452)
set_location uu2.l_count[3] 1 3 0 # SB_DFFR (LogicCell: uu2.l_count[3]_LC_452)
set_location uu2.l_count_RNO[4] 1 3 6 # SB_LUT4 (LogicCell: uu2.l_count[4]_LC_453)
set_location uu2.l_count[4] 1 3 6 # SB_DFFS (LogicCell: uu2.l_count[4]_LC_453)
set_location uu2.l_count_RNO[9] 1 2 4 # SB_LUT4 (LogicCell: uu2.l_count[9]_LC_454)
set_location uu2.l_count[9] 1 2 4 # SB_DFFR (LogicCell: uu2.l_count[9]_LC_454)
set_location uu2.mem0.ram512X8_inst_RNO 6 3 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_LC_455)
set_location uu2.mem0.ram512X8_inst_RNO_0 5 3 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_0_LC_456)
set_location uu2.mem0.ram512X8_inst_RNO_1 6 3 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_1_LC_457)
set_location uu2.mem0.ram512X8_inst_RNO_10 6 5 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_10_LC_458)
set_location uu2.mem0.ram512X8_inst_RNO_11 4 4 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_11_LC_459)
set_location uu2.mem0.ram512X8_inst_RNO_12 4 4 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_12_LC_460)
set_location uu2.mem0.ram512X8_inst_RNO_13 4 4 4 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_13_LC_461)
set_location uu2.mem0.ram512X8_inst_RNO_14 6 5 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_14_LC_462)
set_location uu2.mem0.ram512X8_inst_RNO_15 4 4 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_15_LC_463)
set_location uu2.mem0.ram512X8_inst_RNO_16 9 3 7 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_16_LC_464)
set_location uu2.mem0.ram512X8_inst_RNO_17 5 4 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_17_LC_465)
set_location uu2.mem0.ram512X8_inst_RNO_18 9 3 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_18_LC_466)
set_location uu2.mem0.ram512X8_inst_RNO_19 5 3 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_19_LC_467)
set_location uu2.mem0.ram512X8_inst_RNO_2 5 5 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_2_LC_468)
set_location uu2.mem0.ram512X8_inst_RNO_20 8 3 4 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_20_LC_469)
set_location uu2.mem0.ram512X8_inst_RNO_21 6 5 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_21_LC_470)
set_location uu2.mem0.ram512X8_inst_RNO_22 9 3 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_22_LC_471)
set_location uu2.mem0.ram512X8_inst_RNO_23 8 3 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_23_LC_472)
set_location uu2.mem0.ram512X8_inst_RNO_24 9 3 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_24_LC_473)
set_location uu2.mem0.ram512X8_inst_RNO_25 9 6 7 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_25_LC_474)
set_location uu2.mem0.ram512X8_inst_RNO_26 5 4 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_26_LC_475)
set_location uu2.mem0.ram512X8_inst_RNO_27 9 4 7 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_27_LC_476)
set_location uu2.mem0.ram512X8_inst_RNO_28 8 3 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_28_LC_477)
set_location uu2.mem0.ram512X8_inst_RNO_29 5 3 4 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_29_LC_478)
set_location uu2.mem0.ram512X8_inst_RNO_3 5 3 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_3_LC_479)
set_location uu2.mem0.ram512X8_inst_RNO_30 8 3 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_30_LC_480)
set_location uu2.mem0.ram512X8_inst_RNO_31 6 3 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_31_LC_481)
set_location uu2.mem0.ram512X8_inst_RNO_32 9 3 4 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_32_LC_482)
set_location uu2.mem0.ram512X8_inst_RNO_33 9 6 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_33_LC_483)
set_location uu2.mem0.ram512X8_inst_RNO_34 9 7 7 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_34_LC_484)
set_location uu2.mem0.ram512X8_inst_RNO_35 9 7 5 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_35_LC_485)
set_location uu2.mem0.ram512X8_inst_RNO_36 5 4 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_36_LC_486)
set_location uu2.mem0.ram512X8_inst_RNO_37 5 4 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_37_LC_487)
set_location uu2.mem0.ram512X8_inst_RNO_38 9 4 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_38_LC_488)
set_location uu2.mem0.ram512X8_inst_RNO_39 9 7 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_39_LC_489)
set_location uu2.mem0.ram512X8_inst_RNO_4 5 3 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_4_LC_490)
set_location uu2.mem0.ram512X8_inst_RNO_40 9 5 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_40_LC_491)
set_location uu2.mem0.ram512X8_inst_RNO_41 9 5 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_41_LC_492)
set_location uu2.mem0.ram512X8_inst_RNO_42 6 4 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_42_LC_493)
set_location uu2.mem0.ram512X8_inst_RNO_43 6 3 7 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_43_LC_494)
set_location uu2.mem0.ram512X8_inst_RNO_44 6 3 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_44_LC_495)
set_location uu2.mem0.ram512X8_inst_RNO_45 8 3 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_45_LC_496)
set_location uu2.mem0.ram512X8_inst_RNO_46 8 3 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_46_LC_497)
set_location uu2.mem0.ram512X8_inst_RNO_47 9 7 4 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_47_LC_498)
set_location uu2.mem0.ram512X8_inst_RNO_48 9 6 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_48_LC_499)
set_location uu2.mem0.ram512X8_inst_RNO_49 9 7 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_49_LC_500)
set_location uu2.mem0.ram512X8_inst_RNO_5 7 4 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_5_LC_501)
set_location uu2.mem0.ram512X8_inst_RNO_50 9 7 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_50_LC_502)
set_location uu2.mem0.ram512X8_inst_RNO_51 6 3 6 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_51_LC_503)
set_location uu2.mem0.ram512X8_inst_RNO_52 7 4 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_52_LC_504)
set_location uu2.mem0.ram512X8_inst_RNO_53 8 3 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_53_LC_505)
set_location uu2.mem0.ram512X8_inst_RNO_54 9 7 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_54_LC_506)
set_location uu2.mem0.ram512X8_inst_RNO_55 9 7 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_55_LC_507)
set_location uu2.mem0.ram512X8_inst_RNO_6 7 4 2 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_6_LC_508)
set_location uu2.mem0.ram512X8_inst_RNO_7 6 3 0 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_7_LC_509)
set_location uu2.mem0.ram512X8_inst_RNO_8 4 4 3 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_8_LC_510)
set_location uu2.mem0.ram512X8_inst_RNO_9 9 3 1 # SB_LUT4 (LogicCell: uu2.mem0.ram512X8_inst_RNO_9_LC_511)
set_location uu2.r_addr_RNO[0] 4 2 7 # SB_LUT4 (LogicCell: uu2.r_addr[0]_LC_512)
set_location uu2.r_addr[0] 4 2 7 # SB_DFFSR (LogicCell: uu2.r_addr[0]_LC_512)
set_location uu2.r_addr_RNO[1] 4 2 6 # SB_LUT4 (LogicCell: uu2.r_addr[1]_LC_513)
set_location uu2.r_addr[1] 4 2 6 # SB_DFFSR (LogicCell: uu2.r_addr[1]_LC_513)
set_location uu2.r_addr_RNO[2] 4 2 3 # SB_LUT4 (LogicCell: uu2.r_addr[2]_LC_514)
set_location uu2.r_addr[2] 4 2 3 # SB_DFFSR (LogicCell: uu2.r_addr[2]_LC_514)
set_location uu2.r_addr_RNO[4] 2 3 1 # SB_LUT4 (LogicCell: uu2.r_addr[4]_LC_515)
set_location uu2.r_addr[4] 2 3 1 # SB_DFFSR (LogicCell: uu2.r_addr[4]_LC_515)
set_location uu2.r_addr_RNO[5] 2 3 0 # SB_LUT4 (LogicCell: uu2.r_addr[5]_LC_516)
set_location uu2.r_addr[5] 2 3 0 # SB_DFFSR (LogicCell: uu2.r_addr[5]_LC_516)
set_location uu2.r_data_rdy_RNO 4 4 1 # SB_LUT4 (LogicCell: uu2.r_data_rdy_LC_517)
set_location uu2.r_data_rdy 4 4 1 # SB_DFF (LogicCell: uu2.r_data_rdy_LC_517)
set_location uu2.trig_rd_det_RNIJIIO[1] 4 2 4 # SB_LUT4 (LogicCell: uu2.trig_rd_det_RNIJIIO[1]_LC_518)
set_location uu2.trig_rd_det_RNINBDQ[1] 4 2 5 # SB_LUT4 (LogicCell: uu2.trig_rd_det_RNINBDQ[1]_LC_519)
set_location uu2.trig_rd_det_RNO[0] 2 3 3 # SB_LUT4 (LogicCell: uu2.trig_rd_det[0]_LC_520)
set_location uu2.trig_rd_det[0] 2 3 3 # SB_DFFSR (LogicCell: uu2.trig_rd_det[0]_LC_520)
set_location uu2.un1_w_user_cr 6 5 5 # SB_LUT4 (LogicCell: uu2.un1_w_user_cr_LC_521)
set_location uu2.un1_w_user_cr_4 5 5 1 # SB_LUT4 (LogicCell: uu2.un1_w_user_cr_4_LC_522)
set_location uu2.un1_w_user_lf_0 6 5 4 # SB_LUT4 (LogicCell: uu2.un1_w_user_lf_0_LC_523)
set_location uu2.un1_w_user_lf_4 5 6 7 # SB_LUT4 (LogicCell: uu2.un1_w_user_lf_4_LC_524)
set_location uu2.un20_w_addr_user_1 7 2 2 # SB_LUT4 (LogicCell: uu2.un20_w_addr_user_1_LC_525)
set_location uu2.vbuf_count.counter_gen_label[2].un284_ci 2 4 4 # SB_LUT4 (LogicCell: uu2.vbuf_count.counter_gen_label[2].un284_ci_LC_526)
set_location uu2.vbuf_count.counter_gen_label[4].un306_ci 1 3 1 # SB_LUT4 (LogicCell: uu2.vbuf_count.counter_gen_label[4].un306_ci_LC_527)
set_location uu2.vbuf_count.counter_gen_label[6].un328_ci_3 1 1 6 # SB_LUT4 (LogicCell: uu2.vbuf_count.counter_gen_label[6].un328_ci_3_LC_528)
set_location uu2.vbuf_count.counter_gen_label[8].un350_ci 1 2 1 # SB_LUT4 (LogicCell: uu2.vbuf_count.counter_gen_label[8].un350_ci_LC_529)
set_location uu2.vbuf_count.result_1[1] 2 3 6 # SB_LUT4 (LogicCell: uu2.l_count[1]_LC_530)
set_location uu2.l_count[1] 2 3 6 # SB_DFFR (LogicCell: uu2.l_count[1]_LC_530)
set_location uu2.vbuf_count.result_1[2] 1 3 2 # SB_LUT4 (LogicCell: uu2.l_count[2]_LC_531)
set_location uu2.l_count[2] 1 3 2 # SB_DFFS (LogicCell: uu2.l_count[2]_LC_531)
set_location uu2.vbuf_count.result_1[5] 2 2 4 # SB_LUT4 (LogicCell: uu2.l_count[5]_LC_532)
set_location uu2.l_count[5] 2 2 4 # SB_DFFR (LogicCell: uu2.l_count[5]_LC_532)
set_location uu2.vbuf_count.result_1[6] 1 2 5 # SB_LUT4 (LogicCell: uu2.l_count[6]_LC_533)
set_location uu2.l_count[6] 1 2 5 # SB_DFFR (LogicCell: uu2.l_count[6]_LC_533)
set_location uu2.vbuf_count.result_1[7] 1 2 6 # SB_LUT4 (LogicCell: uu2.l_count[7]_LC_534)
set_location uu2.l_count[7] 1 2 6 # SB_DFFR (LogicCell: uu2.l_count[7]_LC_534)
set_location uu2.vbuf_count.result_1[8] 1 2 2 # SB_LUT4 (LogicCell: uu2.l_count[8]_LC_535)
set_location uu2.l_count[8] 1 2 2 # SB_DFFS (LogicCell: uu2.l_count[8]_LC_535)
set_location uu2.vbuf_raddr.counter_gen_label[4].un404_ci 4 3 4 # SB_LUT4 (LogicCell: uu2.vbuf_raddr.counter_gen_label[4].un404_ci_LC_536)
set_location uu2.vbuf_raddr.counter_gen_label[6].un426_ci_3 4 3 2 # SB_LUT4 (LogicCell: uu2.vbuf_raddr.counter_gen_label[6].un426_ci_3_LC_537)
set_location uu2.vbuf_raddr.counter_gen_label[8].un448_ci_0 4 3 0 # SB_LUT4 (LogicCell: uu2.vbuf_raddr.counter_gen_label[8].un448_ci_0_LC_538)
set_location uu2.vbuf_raddr.result_1[3] 4 3 6 # SB_LUT4 (LogicCell: uu2.r_addr_esr[3]_LC_539)
set_location uu2.r_addr_esr[3] 4 3 6 # SB_DFFESR (LogicCell: uu2.r_addr_esr[3]_LC_539)
set_location uu2.vbuf_raddr.result_1[6] 4 3 5 # SB_LUT4 (LogicCell: uu2.r_addr_esr[6]_LC_540)
set_location uu2.r_addr_esr[6] 4 3 5 # SB_DFFESR (LogicCell: uu2.r_addr_esr[6]_LC_540)
set_location uu2.vbuf_raddr.result_1[7] 4 3 3 # SB_LUT4 (LogicCell: uu2.r_addr_esr[7]_LC_541)
set_location uu2.r_addr_esr[7] 4 3 3 # SB_DFFESR (LogicCell: uu2.r_addr_esr[7]_LC_541)
set_location uu2.vbuf_raddr.result_1[8] 4 3 1 # SB_LUT4 (LogicCell: uu2.r_addr_esr[8]_LC_542)
set_location uu2.r_addr_esr[8] 4 3 1 # SB_DFFESR (LogicCell: uu2.r_addr_esr[8]_LC_542)
set_location uu2.vbuf_w_addr_displaying.N_39_i_i 8 5 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_nesr[3]_LC_543)
set_location uu2.w_addr_displaying_nesr[3] 8 5 5 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_nesr[3]_LC_543)
set_location uu2.vbuf_w_addr_displaying.N_39_i_i_fast 8 5 0 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast_nesr[3]_LC_544)
set_location uu2.w_addr_displaying_fast_nesr[3] 8 5 0 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_fast_nesr[3]_LC_544)
set_location uu2.vbuf_w_addr_displaying.N_39_i_i_rep1 8 5 1 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_3_rep1_nesr_LC_545)
set_location uu2.w_addr_displaying_3_rep1_nesr 8 5 1 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_3_rep1_nesr_LC_545)
set_location uu2.vbuf_w_addr_displaying.N_43_i_i 7 4 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_nesr[8]_LC_546)
set_location uu2.w_addr_displaying_nesr[8] 7 4 5 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_nesr[8]_LC_546)
set_location uu2.vbuf_w_addr_displaying.result_1_0_o2[4] 5 4 4 # SB_LUT4 (LogicCell: uu2.vbuf_w_addr_displaying.result_1_0_o2[4]_LC_547)
set_location uu2.vbuf_w_addr_user.counter_gen_label[4].un404_ci 4 3 7 # SB_LUT4 (LogicCell: uu2.vbuf_w_addr_user.counter_gen_label[4].un404_ci_LC_548)
set_location uu2.vbuf_w_addr_user.counter_gen_label[6].un426_ci_3 7 3 4 # SB_LUT4 (LogicCell: uu2.vbuf_w_addr_user.counter_gen_label[6].un426_ci_3_LC_549)
set_location uu2.vbuf_w_addr_user.counter_gen_label[8].un448_ci_0 7 4 7 # SB_LUT4 (LogicCell: uu2.vbuf_w_addr_user.counter_gen_label[8].un448_ci_0_LC_550)
set_location uu2.vbuf_w_addr_user.result_1[3] 7 3 3 # SB_LUT4 (LogicCell: uu2.w_addr_user_nesr[3]_LC_551)
set_location uu2.w_addr_user_nesr[3] 7 3 3 # SB_DFFNESR (LogicCell: uu2.w_addr_user_nesr[3]_LC_551)
set_location uu2.vbuf_w_addr_user.result_1[7] 7 3 5 # SB_LUT4 (LogicCell: uu2.w_addr_user_nesr[7]_LC_552)
set_location uu2.w_addr_user_nesr[7] 7 3 5 # SB_DFFNESR (LogicCell: uu2.w_addr_user_nesr[7]_LC_552)
set_location uu2.vbuf_w_addr_user.result_1[8] 7 3 6 # SB_LUT4 (LogicCell: uu2.w_addr_user_nesr[8]_LC_553)
set_location uu2.w_addr_user_nesr[8] 7 3 6 # SB_DFFNESR (LogicCell: uu2.w_addr_user_nesr[8]_LC_553)
set_location uu2.vram_rd_clk_RNO 2 3 4 # SB_LUT4 (LogicCell: uu2.vram_rd_clk_LC_554)
set_location uu2.vram_rd_clk 2 3 4 # SB_DFFS (LogicCell: uu2.vram_rd_clk_LC_554)
set_location uu2.vram_rd_clk_det_RNI95711[1] 4 9 3 # SB_LUT4 (LogicCell: uu2.vram_rd_clk_det_RNI95711[1]_LC_555)
set_location uu2.vram_wr_en_0_i 5 3 2 # SB_LUT4 (LogicCell: uu2.vram_wr_en_0_i_LC_556)
set_location uu2.w_addr_displaying_0_rep1_RNO 9 5 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_0_rep1_LC_557)
set_location uu2.w_addr_displaying_0_rep1 9 5 6 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying_0_rep1_LC_557)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL 9 3 2 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_LC_558)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_0 9 5 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_0_LC_559)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNIDBHK1 8 4 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_RNIDBHK1_LC_560)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNIF31A1 7 5 4 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_RNIF31A1_LC_561)
set_location uu2.w_addr_displaying_2_rep1_RNO 9 5 1 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_2_rep1_LC_562)
set_location uu2.w_addr_displaying_2_rep1 9 5 1 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying_2_rep1_LC_562)
set_location uu2.w_addr_displaying_3_rep1_nesr_RNICS7L2 7 5 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_3_rep1_nesr_RNICS7L2_LC_563)
set_location uu2.w_addr_displaying_RNI17I72[5] 6 4 2 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNI17I72[5]_LC_564)
set_location uu2.w_addr_displaying_RNI34K17[5] 7 6 2 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNI34K17[5]_LC_565)
set_location uu2.w_addr_displaying_RNI90ME1[5] 7 4 4 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNI90ME1[5]_LC_566)
set_location uu2.w_addr_displaying_RNIB2283[5] 6 4 4 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIB2283[5]_LC_567)
set_location uu2.w_addr_displaying_RNIBICU6_0[2] 7 5 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIBICU6_0[2]_LC_568)
set_location uu2.w_addr_displaying_RNIBICU6[2] 7 5 3 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIBICU6[2]_LC_569)
set_location uu2.w_addr_displaying_RNIEHP31[6] 6 4 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIEHP31[6]_LC_570)
set_location uu2.w_addr_displaying_RNIGEPH1[2] 6 5 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIGEPH1[2]_LC_571)
set_location uu2.w_addr_displaying_RNITJLE1[5] 6 5 2 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNITJLE1[5]_LC_572)
set_location uu2.w_addr_displaying_RNIVAPV6[5] 8 7 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_RNIVAPV6[5]_LC_573)
set_location uu2.w_addr_displaying_RNO[0] 9 5 3 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[0]_LC_574)
set_location uu2.w_addr_displaying[0] 9 5 3 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying[0]_LC_574)
set_location uu2.w_addr_displaying_RNO[2] 5 4 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[2]_LC_575)
set_location uu2.w_addr_displaying[2] 5 4 6 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying[2]_LC_575)
set_location uu2.w_addr_displaying_RNO[4] 5 4 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[4]_LC_576)
set_location uu2.w_addr_displaying[4] 5 4 5 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying[4]_LC_576)
set_location uu2.w_addr_displaying_RNO[5] 5 4 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[5]_LC_577)
set_location uu2.w_addr_displaying[5] 5 4 7 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying[5]_LC_577)
set_location uu2.w_addr_displaying_RNO[6] 8 7 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[6]_LC_578)
set_location uu2.w_addr_displaying[6] 8 7 7 # SB_DFFNSS (LogicCell: uu2.w_addr_displaying[6]_LC_578)
set_location uu2.w_addr_displaying_RNO[7] 8 7 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying[7]_LC_579)
set_location uu2.w_addr_displaying[7] 8 7 5 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying[7]_LC_579)
set_location uu2.w_addr_displaying_fast_RNO[0] 9 5 5 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast[0]_LC_580)
set_location uu2.w_addr_displaying_fast[0] 9 5 5 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying_fast[0]_LC_580)
set_location uu2.w_addr_displaying_fast_RNO[2] 9 5 4 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast[2]_LC_581)
set_location uu2.w_addr_displaying_fast[2] 9 5 4 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying_fast[2]_LC_581)
set_location uu2.w_addr_displaying_fast_RNO[7] 8 7 3 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast[7]_LC_582)
set_location uu2.w_addr_displaying_fast[7] 8 7 3 # SB_DFFNSR (LogicCell: uu2.w_addr_displaying_fast[7]_LC_582)
set_location uu2.w_addr_displaying_fast_nesr_RNIT3TB[1] 8 4 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast_nesr_RNIT3TB[1]_LC_583)
set_location uu2.w_addr_displaying_nesr_RNIFOBB3[1] 6 4 7 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_nesr_RNIFOBB3[1]_LC_584)
set_location uu2.w_addr_user_RNI43E87[2] 7 2 3 # SB_LUT4 (LogicCell: uu2.w_addr_user_RNI43E87[2]_LC_585)
set_location uu2.w_addr_user_RNI93NG7[2] 7 2 0 # SB_LUT4 (LogicCell: uu2.w_addr_user_RNI93NG7[2]_LC_586)
set_location uu2.w_addr_user_RNID65PE[2] 7 2 4 # SB_LUT4 (LogicCell: uu2.w_addr_user_RNID65PE[2]_LC_587)
set_location uu2.w_addr_user_RNIINVH[2] 6 1 6 # SB_LUT4 (LogicCell: uu2.w_addr_user_RNIINVH[2]_LC_588)
set_location uu2.w_addr_user_RNO[0] 7 2 5 # SB_LUT4 (LogicCell: uu2.w_addr_user[0]_LC_589)
set_location uu2.w_addr_user[0] 7 2 5 # SB_DFFNSR (LogicCell: uu2.w_addr_user[0]_LC_589)
set_location uu2.w_addr_user_RNO[1] 7 2 6 # SB_LUT4 (LogicCell: uu2.w_addr_user[1]_LC_590)
set_location uu2.w_addr_user[1] 7 2 6 # SB_DFFNSR (LogicCell: uu2.w_addr_user[1]_LC_590)
set_location uu2.w_addr_user_RNO[2] 7 2 7 # SB_LUT4 (LogicCell: uu2.w_addr_user[2]_LC_591)
set_location uu2.w_addr_user[2] 7 2 7 # SB_DFFNSR (LogicCell: uu2.w_addr_user[2]_LC_591)
set_location uu2.w_addr_user_RNO[4] 7 1 1 # SB_LUT4 (LogicCell: uu2.w_addr_user[4]_LC_592)
set_location uu2.w_addr_user[4] 7 1 1 # SB_DFFNSR (LogicCell: uu2.w_addr_user[4]_LC_592)
set_location uu2.w_addr_user_RNO[5] 7 1 0 # SB_LUT4 (LogicCell: uu2.w_addr_user[5]_LC_593)
set_location uu2.w_addr_user[5] 7 1 0 # SB_DFFNSR (LogicCell: uu2.w_addr_user[5]_LC_593)
set_location uu2.w_addr_user_RNO[6] 7 1 2 # SB_LUT4 (LogicCell: uu2.w_addr_user[6]_LC_594)
set_location uu2.w_addr_user[6] 7 1 2 # SB_DFFNSR (LogicCell: uu2.w_addr_user[6]_LC_594)
set_location uu2.w_addr_user_nesr_RNI1VU6[3] 7 3 2 # SB_LUT4 (LogicCell: uu2.w_addr_user_nesr_RNI1VU6[3]_LC_595)
set_location uu2.w_addr_user_nesr_RNI9006[8] 6 2 6 # SB_LUT4 (LogicCell: uu2.w_addr_user_nesr_RNI9006[8]_LC_596)
set_location Lab_UT.alarmchar_4_THRU_LUT4_0 6 5 3 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[4]_LC_597)
set_location Lab_UT.alarmchar[4] 6 5 3 # SB_DFF (LogicCell: Lab_UT.alarmchar[4]_LC_597)
set_location Lab_UT.alarmchar_5_THRU_LUT4_0 4 6 0 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[5]_LC_598)
set_location Lab_UT.alarmchar[5] 4 6 0 # SB_DFF (LogicCell: Lab_UT.alarmchar[5]_LC_598)
set_location Lab_UT.dictrl.alarmstate_0_RNIL6V9_0_Lab_UT.alarmchar_0_REP_LUT4_0 4 7 3 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[0]_LC_599)
set_location Lab_UT.alarmchar[0] 4 7 3 # SB_DFF (LogicCell: Lab_UT.alarmchar[0]_LC_599)
set_location Lab_UT.dictrl.alarmstate_ret_RNI8PIF_Lab_UT.alarmchar_1_REP_LUT4_0 4 7 4 # SB_LUT4 (LogicCell: Lab_UT.alarmchar[1]_LC_600)
set_location Lab_UT.alarmchar[1] 4 7 4 # SB_DFF (LogicCell: Lab_UT.alarmchar[1]_LC_600)
set_location Lab_UT.dictrl.next_alarmstate_0_THRU_LUT4_0 6 7 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.next_alarmstate[0]_LC_601)
set_location Lab_UT.dictrl.next_alarmstate[0] 6 7 1 # SB_DFFE (LogicCell: Lab_UT.dictrl.next_alarmstate[0]_LC_601)
set_location Lab_UT.dictrl.next_alarmstate_RNINRI3E_0_Lab_UT.dictrl.alarmstate_0_0_REP_LUT4_0 6 8 2 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_0[0]_LC_602)
set_location Lab_UT.dictrl.alarmstate_0[0] 6 8 2 # SB_DFFSR (LogicCell: Lab_UT.dictrl.alarmstate_0[0]_LC_602)
set_location Lab_UT.dictrl.next_alarmstate_RNIT8JUD_0_Lab_UT.dictrl.alarmstate_0_1_REP_LUT4_0 6 8 4 # SB_LUT4 (LogicCell: Lab_UT.dictrl.alarmstate_0[1]_LC_603)
set_location Lab_UT.dictrl.alarmstate_0[1] 6 8 4 # SB_DFFSR (LogicCell: Lab_UT.dictrl.alarmstate_0[1]_LC_603)
set_location Lab_UT.dictrl.state_ret_12_RNI6JM59_Lab_UT.dictrl.state_0_2_REP_LUT4_0 7 12 1 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0[2]_LC_604)
set_location Lab_UT.dictrl.state_0[2] 7 12 1 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0[2]_LC_604)
set_location Lab_UT.dictrl.state_ret_12_RNICIPPD_Lab_UT.dictrl.state_0_1_REP_LUT4_0 9 10 5 # SB_LUT4 (LogicCell: Lab_UT.dictrl.state_0[1]_LC_605)
set_location Lab_UT.dictrl.state_0[1] 9 10 5 # SB_DFFSR (LogicCell: Lab_UT.dictrl.state_0[1]_LC_605)
set_location Lab_UT.didp.regrce1.q_esr_0_THRU_LUT4_0 4 12 0 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr[0]_LC_606)
set_location Lab_UT.didp.regrce1.q_esr[0] 4 12 0 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce1.q_esr[0]_LC_606)
set_location Lab_UT.didp.regrce1.q_esr_1_THRU_LUT4_0 4 12 1 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr[1]_LC_607)
set_location Lab_UT.didp.regrce1.q_esr[1] 4 12 1 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce1.q_esr[1]_LC_607)
set_location Lab_UT.didp.regrce1.q_esr_2_THRU_LUT4_0 2 11 4 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr[2]_LC_608)
set_location Lab_UT.didp.regrce1.q_esr[2] 2 11 4 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce1.q_esr[2]_LC_608)
set_location Lab_UT.didp.regrce1.q_esr_3_THRU_LUT4_0 4 12 2 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce1.q_esr[3]_LC_609)
set_location Lab_UT.didp.regrce1.q_esr[3] 4 12 2 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce1.q_esr[3]_LC_609)
set_location Lab_UT.didp.regrce4.q_esr_0_THRU_LUT4_0 5 11 0 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr[0]_LC_610)
set_location Lab_UT.didp.regrce4.q_esr[0] 5 11 0 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce4.q_esr[0]_LC_610)
set_location Lab_UT.didp.regrce4.q_esr_1_THRU_LUT4_0 5 11 1 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr[1]_LC_611)
set_location Lab_UT.didp.regrce4.q_esr[1] 5 11 1 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce4.q_esr[1]_LC_611)
set_location Lab_UT.didp.regrce4.q_esr_2_THRU_LUT4_0 5 11 2 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr[2]_LC_612)
set_location Lab_UT.didp.regrce4.q_esr[2] 5 11 2 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce4.q_esr[2]_LC_612)
set_location Lab_UT.didp.regrce4.q_esr_3_THRU_LUT4_0 5 11 3 # SB_LUT4 (LogicCell: Lab_UT.didp.regrce4.q_esr[3]_LC_613)
set_location Lab_UT.didp.regrce4.q_esr[3] 5 11 3 # SB_DFFESR (LogicCell: Lab_UT.didp.regrce4.q_esr[3]_LC_613)
set_location Lab_UT.min1_0_THRU_LUT4_0 5 7 4 # SB_LUT4 (LogicCell: Lab_UT.min1[0]_LC_614)
set_location Lab_UT.min1[0] 5 7 4 # SB_DFF (LogicCell: Lab_UT.min1[0]_LC_614)
set_location Lab_UT.min1_1_THRU_LUT4_0 4 11 0 # SB_LUT4 (LogicCell: Lab_UT.min1[1]_LC_615)
set_location Lab_UT.min1[1] 4 11 0 # SB_DFF (LogicCell: Lab_UT.min1[1]_LC_615)
set_location Lab_UT.min1_2_THRU_LUT4_0 5 7 0 # SB_LUT4 (LogicCell: Lab_UT.min1[2]_LC_616)
set_location Lab_UT.min1[2] 5 7 0 # SB_DFF (LogicCell: Lab_UT.min1[2]_LC_616)
set_location Lab_UT.min1_3_THRU_LUT4_0 5 5 2 # SB_LUT4 (LogicCell: Lab_UT.min1[3]_LC_617)
set_location Lab_UT.min1[3] 5 5 2 # SB_DFF (LogicCell: Lab_UT.min1[3]_LC_617)
set_location Lab_UT.min2_0_THRU_LUT4_0 4 5 7 # SB_LUT4 (LogicCell: Lab_UT.min2[0]_LC_618)
set_location Lab_UT.min2[0] 4 5 7 # SB_DFF (LogicCell: Lab_UT.min2[0]_LC_618)
set_location Lab_UT.min2_1_THRU_LUT4_0 4 7 6 # SB_LUT4 (LogicCell: Lab_UT.min2[1]_LC_619)
set_location Lab_UT.min2[1] 4 7 6 # SB_DFF (LogicCell: Lab_UT.min2[1]_LC_619)
set_location Lab_UT.min2_2_THRU_LUT4_0 4 6 2 # SB_LUT4 (LogicCell: Lab_UT.min2[2]_LC_620)
set_location Lab_UT.min2[2] 4 6 2 # SB_DFF (LogicCell: Lab_UT.min2[2]_LC_620)
set_location Lab_UT.min2_3_THRU_LUT4_0 4 10 7 # SB_LUT4 (LogicCell: Lab_UT.min2[3]_LC_621)
set_location Lab_UT.min2[3] 4 10 7 # SB_DFF (LogicCell: Lab_UT.min2[3]_LC_621)
set_location Lab_UT.sec1_0_THRU_LUT4_0 5 6 5 # SB_LUT4 (LogicCell: Lab_UT.sec1[0]_LC_622)
set_location Lab_UT.sec1[0] 5 6 5 # SB_DFF (LogicCell: Lab_UT.sec1[0]_LC_622)
set_location Lab_UT.sec1_1_THRU_LUT4_0 7 6 1 # SB_LUT4 (LogicCell: Lab_UT.sec1[1]_LC_623)
set_location Lab_UT.sec1[1] 7 6 1 # SB_DFF (LogicCell: Lab_UT.sec1[1]_LC_623)
set_location Lab_UT.sec1_2_THRU_LUT4_0 4 7 1 # SB_LUT4 (LogicCell: Lab_UT.sec1[2]_LC_624)
set_location Lab_UT.sec1[2] 4 7 1 # SB_DFF (LogicCell: Lab_UT.sec1[2]_LC_624)
set_location Lab_UT.sec1_3_THRU_LUT4_0 4 5 4 # SB_LUT4 (LogicCell: Lab_UT.sec1[3]_LC_625)
set_location Lab_UT.sec1[3] 4 5 4 # SB_DFF (LogicCell: Lab_UT.sec1[3]_LC_625)
set_location Lab_UT.sec2_0_THRU_LUT4_0 4 7 2 # SB_LUT4 (LogicCell: Lab_UT.sec2[0]_LC_626)
set_location Lab_UT.sec2[0] 4 7 2 # SB_DFF (LogicCell: Lab_UT.sec2[0]_LC_626)
set_location Lab_UT.sec2_1_THRU_LUT4_0 4 5 0 # SB_LUT4 (LogicCell: Lab_UT.sec2[1]_LC_627)
set_location Lab_UT.sec2[1] 4 5 0 # SB_DFF (LogicCell: Lab_UT.sec2[1]_LC_627)
set_location Lab_UT.sec2_2_THRU_LUT4_0 4 11 1 # SB_LUT4 (LogicCell: Lab_UT.sec2[2]_LC_628)
set_location Lab_UT.sec2[2] 4 11 1 # SB_DFF (LogicCell: Lab_UT.sec2[2]_LC_628)
set_location Lab_UT.sec2_3_THRU_LUT4_0 5 5 7 # SB_LUT4 (LogicCell: Lab_UT.sec2[3]_LC_629)
set_location Lab_UT.sec2[3] 5 5 7 # SB_DFF (LogicCell: Lab_UT.sec2[3]_LC_629)
set_location buart.Z_rx.hh_0_THRU_LUT4_0 1 13 5 # SB_LUT4 (LogicCell: buart.Z_rx.hh[0]_LC_630)
set_location buart.Z_rx.hh[0] 1 13 5 # SB_DFFS (LogicCell: buart.Z_rx.hh[0]_LC_630)
set_location buart.Z_rx.hh_1_THRU_LUT4_0 2 13 1 # SB_LUT4 (LogicCell: buart.Z_rx.hh[1]_LC_631)
set_location buart.Z_rx.hh[1] 2 13 1 # SB_DFFS (LogicCell: buart.Z_rx.hh[1]_LC_631)
set_location buart.Z_rx.shifter_0_THRU_LUT4_0 6 15 0 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[0]_LC_632)
set_location buart.Z_rx.shifter[0] 6 15 0 # SB_DFFER (LogicCell: buart.Z_rx.shifter[0]_LC_632)
set_location buart.Z_rx.shifter_0_rep1_THRU_LUT4_0 11 14 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_0_rep1_LC_633)
set_location buart.Z_rx.shifter_0_rep1 11 14 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter_0_rep1_LC_633)
set_location buart.Z_rx.shifter_1_THRU_LUT4_0 6 15 1 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[1]_LC_634)
set_location buart.Z_rx.shifter[1] 6 15 1 # SB_DFFER (LogicCell: buart.Z_rx.shifter[1]_LC_634)
set_location buart.Z_rx.shifter_1_rep1_THRU_LUT4_0 8 15 0 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_1_rep1_LC_635)
set_location buart.Z_rx.shifter_1_rep1 8 15 0 # SB_DFFER (LogicCell: buart.Z_rx.shifter_1_rep1_LC_635)
set_location buart.Z_rx.shifter_1_rep2_THRU_LUT4_0 9 14 7 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_1_rep2_LC_636)
set_location buart.Z_rx.shifter_1_rep2 9 14 7 # SB_DFFER (LogicCell: buart.Z_rx.shifter_1_rep2_LC_636)
set_location buart.Z_rx.shifter_2_THRU_LUT4_0 9 14 4 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[2]_LC_637)
set_location buart.Z_rx.shifter[2] 9 14 4 # SB_DFFER (LogicCell: buart.Z_rx.shifter[2]_LC_637)
set_location buart.Z_rx.shifter_2_rep1_THRU_LUT4_0 9 14 1 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_2_rep1_LC_638)
set_location buart.Z_rx.shifter_2_rep1 9 14 1 # SB_DFFER (LogicCell: buart.Z_rx.shifter_2_rep1_LC_638)
set_location buart.Z_rx.shifter_2_rep2_THRU_LUT4_0 9 14 3 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_2_rep2_LC_639)
set_location buart.Z_rx.shifter_2_rep2 9 14 3 # SB_DFFER (LogicCell: buart.Z_rx.shifter_2_rep2_LC_639)
set_location buart.Z_rx.shifter_3_THRU_LUT4_0 8 15 6 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[3]_LC_640)
set_location buart.Z_rx.shifter[3] 8 15 6 # SB_DFFER (LogicCell: buart.Z_rx.shifter[3]_LC_640)
set_location buart.Z_rx.shifter_3_rep1_THRU_LUT4_0 9 15 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_3_rep1_LC_641)
set_location buart.Z_rx.shifter_3_rep1 9 15 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter_3_rep1_LC_641)
set_location buart.Z_rx.shifter_3_rep2_THRU_LUT4_0 11 13 4 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_3_rep2_LC_642)
set_location buart.Z_rx.shifter_3_rep2 11 13 4 # SB_DFFER (LogicCell: buart.Z_rx.shifter_3_rep2_LC_642)
set_location buart.Z_rx.shifter_4_THRU_LUT4_0 11 14 7 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[4]_LC_643)
set_location buart.Z_rx.shifter[4] 11 14 7 # SB_DFFER (LogicCell: buart.Z_rx.shifter[4]_LC_643)
set_location buart.Z_rx.shifter_4_rep1_THRU_LUT4_0 7 14 7 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_4_rep1_LC_644)
set_location buart.Z_rx.shifter_4_rep1 7 14 7 # SB_DFFER (LogicCell: buart.Z_rx.shifter_4_rep1_LC_644)
set_location buart.Z_rx.shifter_5_THRU_LUT4_0 11 13 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[5]_LC_645)
set_location buart.Z_rx.shifter[5] 11 13 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter[5]_LC_645)
set_location buart.Z_rx.shifter_5_rep1_THRU_LUT4_0 7 14 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_5_rep1_LC_646)
set_location buart.Z_rx.shifter_5_rep1 7 14 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter_5_rep1_LC_646)
set_location buart.Z_rx.shifter_6_THRU_LUT4_0 11 13 0 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[6]_LC_647)
set_location buart.Z_rx.shifter[6] 11 13 0 # SB_DFFER (LogicCell: buart.Z_rx.shifter[6]_LC_647)
set_location buart.Z_rx.shifter_6_rep1_THRU_LUT4_0 7 15 2 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_6_rep1_LC_648)
set_location buart.Z_rx.shifter_6_rep1 7 15 2 # SB_DFFER (LogicCell: buart.Z_rx.shifter_6_rep1_LC_648)
set_location buart.Z_rx.shifter_7_THRU_LUT4_0 6 14 4 # SB_LUT4 (LogicCell: buart.Z_rx.shifter[7]_LC_649)
set_location buart.Z_rx.shifter[7] 6 14 4 # SB_DFFER (LogicCell: buart.Z_rx.shifter[7]_LC_649)
set_location buart.Z_rx.shifter_7_rep1_THRU_LUT4_0 6 14 6 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_7_rep1_LC_650)
set_location buart.Z_rx.shifter_7_rep1 6 14 6 # SB_DFFER (LogicCell: buart.Z_rx.shifter_7_rep1_LC_650)
set_location buart.Z_rx.shifter_fast_0_THRU_LUT4_0 9 15 6 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[0]_LC_651)
set_location buart.Z_rx.shifter_fast[0] 9 15 6 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[0]_LC_651)
set_location buart.Z_rx.shifter_fast_1_THRU_LUT4_0 9 14 6 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[1]_LC_652)
set_location buart.Z_rx.shifter_fast[1] 9 14 6 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[1]_LC_652)
set_location buart.Z_rx.shifter_fast_2_THRU_LUT4_0 9 14 2 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[2]_LC_653)
set_location buart.Z_rx.shifter_fast[2] 9 14 2 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[2]_LC_653)
set_location buart.Z_rx.shifter_fast_3_THRU_LUT4_0 7 15 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[3]_LC_654)
set_location buart.Z_rx.shifter_fast[3] 7 15 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[3]_LC_654)
set_location buart.Z_rx.shifter_fast_4_THRU_LUT4_0 6 15 6 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[4]_LC_655)
set_location buart.Z_rx.shifter_fast[4] 6 15 6 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[4]_LC_655)
set_location buart.Z_rx.shifter_fast_5_THRU_LUT4_0 7 14 4 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[5]_LC_656)
set_location buart.Z_rx.shifter_fast[5] 7 14 4 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[5]_LC_656)
set_location buart.Z_rx.shifter_fast_6_THRU_LUT4_0 4 15 0 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[6]_LC_657)
set_location buart.Z_rx.shifter_fast[6] 4 15 0 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[6]_LC_657)
set_location buart.Z_rx.shifter_fast_7_THRU_LUT4_0 6 14 5 # SB_LUT4 (LogicCell: buart.Z_rx.shifter_fast[7]_LC_658)
set_location buart.Z_rx.shifter_fast[7] 6 14 5 # SB_DFFER (LogicCell: buart.Z_rx.shifter_fast[7]_LC_658)
set_location uu0.delay_line_1_THRU_LUT4_0 1 11 6 # SB_LUT4 (LogicCell: uu0.delay_line[1]_LC_659)
set_location uu0.delay_line[1] 1 11 6 # SB_DFFR (LogicCell: uu0.delay_line[1]_LC_659)
set_location uu0.sec_clkD_THRU_LUT4_0 5 5 4 # SB_LUT4 (LogicCell: uu0.sec_clkD_LC_660)
set_location uu0.sec_clkD 5 5 4 # SB_DFF (LogicCell: uu0.sec_clkD_LC_660)
set_location uu2.bitmap_111_THRU_LUT4_0 7 7 2 # SB_LUT4 (LogicCell: uu2.bitmap[111]_LC_661)
set_location uu2.bitmap[111] 7 7 2 # SB_DFFNSR (LogicCell: uu2.bitmap[111]_LC_661)
set_location uu2.r_data_reg_0_THRU_LUT4_0 2 5 0 # SB_LUT4 (LogicCell: uu2.r_data_reg[0]_LC_662)
set_location uu2.r_data_reg[0] 2 5 0 # SB_DFFNE (LogicCell: uu2.r_data_reg[0]_LC_662)
set_location uu2.r_data_reg_1_THRU_LUT4_0 2 5 1 # SB_LUT4 (LogicCell: uu2.r_data_reg[1]_LC_663)
set_location uu2.r_data_reg[1] 2 5 1 # SB_DFFNE (LogicCell: uu2.r_data_reg[1]_LC_663)
set_location uu2.r_data_reg_2_THRU_LUT4_0 2 7 1 # SB_LUT4 (LogicCell: uu2.r_data_reg[2]_LC_664)
set_location uu2.r_data_reg[2] 2 7 1 # SB_DFFNE (LogicCell: uu2.r_data_reg[2]_LC_664)
set_location uu2.r_data_reg_3_THRU_LUT4_0 2 5 2 # SB_LUT4 (LogicCell: uu2.r_data_reg[3]_LC_665)
set_location uu2.r_data_reg[3] 2 5 2 # SB_DFFNE (LogicCell: uu2.r_data_reg[3]_LC_665)
set_location uu2.r_data_reg_4_THRU_LUT4_0 2 5 4 # SB_LUT4 (LogicCell: uu2.r_data_reg[4]_LC_666)
set_location uu2.r_data_reg[4] 2 5 4 # SB_DFFNE (LogicCell: uu2.r_data_reg[4]_LC_666)
set_location uu2.r_data_reg_5_THRU_LUT4_0 2 5 5 # SB_LUT4 (LogicCell: uu2.r_data_reg[5]_LC_667)
set_location uu2.r_data_reg[5] 2 5 5 # SB_DFFNE (LogicCell: uu2.r_data_reg[5]_LC_667)
set_location uu2.r_data_reg_6_THRU_LUT4_0 2 5 6 # SB_LUT4 (LogicCell: uu2.r_data_reg[6]_LC_668)
set_location uu2.r_data_reg[6] 2 5 6 # SB_DFFNE (LogicCell: uu2.r_data_reg[6]_LC_668)
set_location uu2.r_data_reg_7_THRU_LUT4_0 2 5 7 # SB_LUT4 (LogicCell: uu2.r_data_reg[7]_LC_669)
set_location uu2.r_data_reg[7] 2 5 7 # SB_DFFNE (LogicCell: uu2.r_data_reg[7]_LC_669)
set_location uu2.trig_rd_det_1_THRU_LUT4_0 2 2 2 # SB_LUT4 (LogicCell: uu2.trig_rd_det[1]_LC_670)
set_location uu2.trig_rd_det[1] 2 2 2 # SB_DFFSR (LogicCell: uu2.trig_rd_det[1]_LC_670)
set_location uu2.vram_rd_clk_det_0_THRU_LUT4_0 7 7 5 # SB_LUT4 (LogicCell: uu2.vram_rd_clk_det[0]_LC_671)
set_location uu2.vram_rd_clk_det[0] 7 7 5 # SB_DFFNS (LogicCell: uu2.vram_rd_clk_det[0]_LC_671)
set_location uu2.vram_rd_clk_det_1_THRU_LUT4_0 7 7 6 # SB_LUT4 (LogicCell: uu2.vram_rd_clk_det[1]_LC_672)
set_location uu2.vram_rd_clk_det[1] 7 7 6 # SB_DFFNS (LogicCell: uu2.vram_rd_clk_det[1]_LC_672)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_uu2.w_addr_displaying_1_rep1_nesr_REP_LUT4_0 8 5 3 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_LC_673)
set_location uu2.w_addr_displaying_1_rep1_nesr 8 5 3 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_1_rep1_nesr_LC_673)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_uu2.w_addr_displaying_fast_nesr_1_REP_LUT4_0 8 5 6 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_fast_nesr[1]_LC_674)
set_location uu2.w_addr_displaying_fast_nesr[1] 8 5 6 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_fast_nesr[1]_LC_674)
set_location uu2.w_addr_displaying_1_rep1_nesr_RNI0TIL_uu2.w_addr_displaying_nesr_1_REP_LUT4_0 8 5 2 # SB_LUT4 (LogicCell: uu2.w_addr_displaying_nesr[1]_LC_675)
set_location uu2.w_addr_displaying_nesr[1] 8 5 2 # SB_DFFNESR (LogicCell: uu2.w_addr_displaying_nesr[1]_LC_675)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_LUT4_0 6 13 1 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_LUT4_0_LC_676)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_2_c 6 13 1 # SB_CARRY (LogicCell: buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_LUT4_0_LC_676)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_LUT4_0 6 13 3 # SB_LUT4 (LogicCell: buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_LUT4_0_LC_677)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_4_c 6 13 3 # SB_CARRY (LogicCell: buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_LUT4_0_LC_677)
set_location buart.Z_rx.bitcount_cry_0_THRU_LUT4_0 4 14 1 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_cry_0_THRU_LUT4_0_LC_678)
set_location buart.Z_rx.bitcount_cry_c[1] 4 14 1 # SB_CARRY (LogicCell: buart.Z_rx.bitcount_cry_0_THRU_LUT4_0_LC_678)
set_location buart.Z_rx.bitcount_cry_1_THRU_LUT4_0 4 14 2 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_cry_1_THRU_LUT4_0_LC_679)
set_location buart.Z_rx.bitcount_cry_c[2] 4 14 2 # SB_CARRY (LogicCell: buart.Z_rx.bitcount_cry_1_THRU_LUT4_0_LC_679)
set_location buart.Z_rx.bitcount_cry_2_THRU_LUT4_0 4 14 3 # SB_LUT4 (LogicCell: buart.Z_rx.bitcount_cry_2_THRU_LUT4_0_LC_680)
set_location buart.Z_rx.bitcount_cry_c[3] 4 14 3 # SB_CARRY (LogicCell: buart.Z_rx.bitcount_cry_2_THRU_LUT4_0_LC_680)
set_location buart.Z_rx.Z_baudgen.un5_counter_cry_1_c 6 13 0 # SB_CARRY (LogicCell: buart.Z_rx.Z_baudgen.un5_counter_cry_1_c_LC_681)
set_location buart.Z_rx.bitcount_cry_c[0] 4 14 0 # SB_CARRY (LogicCell: buart.Z_rx.bitcount_cry_c[0]_LC_682)
set_location buart.Z_tx.Z_baudgen.un2_counter_cry_1_c 6 2 0 # SB_CARRY (LogicCell: buart.Z_tx.Z_baudgen.un2_counter_cry_1_c_LC_683)
set_location GND -1 -1 -1 # GND
set_io Z_rcxd._io 0 11 1 # ICE_IO
set_io buart.Z_rx.bitcount_es_RNIV4M42_0[0] 7 17 0 # ICE_GB
set_io clk_in_ibuf 0 8 1 # ICE_IO
set_location latticehx1k_pll_inst.latticehx1k_pll_inst 6 0 1 # SB_PLL40_CORE
set_io latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B 6 17 1 # ICE_GB
set_io led_obuft[0] 13 12 1 # ICE_IO
set_io led_obuft[1] 13 12 0 # ICE_IO
set_io led_obuft[2] 13 11 1 # ICE_IO
set_io led_obuft[3] 13 11 0 # ICE_IO
set_io led_obuft[4] 13 9 1 # ICE_IO
set_io o_serial_data_obuf 0 12 0 # ICE_IO
set_io resetGen.rst_RNI4PQ1 0 8 1 # ICE_GB
set_io sd_obuf 13 15 1 # ICE_IO
set_io to_ir_obuf 13 14 1 # ICE_IO
set_io uu0.delay_line_RNILLLG7_0[1] 0 9 0 # ICE_GB
set_location uu2.mem0.ram512X8_inst 3 3 0 # SB_RAM40_4K
set_location INV_clk_g -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 5 9 0 # SB_LUT4 (LogicCell: LC_684)
