$date
	Thu Feb 25 21:20:46 2021
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 ebade20780ade151 $end


$scope module dual_trig_sync $end
$var wire 1 ! clk_slow $end
$var wire 1 " clk_fast $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 % a_dat $end
$var reg 1 & b_dat1 $end
$var reg 1 ' b_dat2 $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
z%
x&
x'
x$
1!
1"
1#
$end
#3000
0"
#5000
0!
#6000
1"
z&
#9000
0"
#10000
1!
1%
#12000
1"
1&
z'
z$
#15000
0!
0"
#18000
1"
1'
1$
#20000
1!
#21000
0"
#24000
1"
#25000
0!
#27000
0"
#30000
1!
1"
0#
#33000
0"
#35000
0!
#36000
1"
#39000
0"
#40000
1!
1#
0%
#42000
1"
0&
#45000
0!
0"
#48000
1"
0'
0$
#50000
1!
1%
#51000
0"
#54000
1"
1&
#55000
0!
#57000
0"
#60000
1!
1"
0#
1'
1$
#63000
0"
#65000
0!
#66000
1"
#69000
0"
#70000
1!
0%
#72000
1"
0&
#75000
0!
0"
#78000
1"
0'
0$
#80000
1!
1#
#81000
0"
#84000
1"
#85000
0!
#87000
0"
#90000
1!
1"
1%
#93000
0"
#95000
0!
#96000
1"
1&
#99000
0"
#100000
1!
#102000
1"
1'
1$
#105000
0!
0"
#108000
1"
#110000
1!
0#
#111000
0"
#114000
1"
#115000
0!
#117000
0"
#120000
1!
1"
0%
#123000
0"
#125000
0!
#126000
1"
0&
#129000
0"
#130000
1!
#132000
1"
0'
0$
#135000
0!
0"
#138000
1"
#140000
1!
#141000
0"
#144000
1"
#145000
0!
#147000
0"
#150000
1!
1"
1#
#153000
0"
#155000
0!
#156000
1"
#159000
0"
#160000
1!
1%
#162000
1"
1&
#165000
0!
0"
#168000
1"
1'
1$
#170000
1!
0#
#171000
0"
#174000
1"
#175000
0!
#177000
0"
#180000
1!
1"
1#
0%
#183000
0"
#185000
0!
#186000
1"
0&
#189000
0"
#190000
1!
1%
#192000
1"
1&
0'
0$
#195000
0!
0"
#198000
1"
1'
1$
#200000
1!
