

================================================================
== Vitis HLS Report for 'mp_mul_140_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:34:33 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        7|       13|  70.000 ns|  0.130 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        5|       11|         6|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%u_34 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 9 'alloca' 'u_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 10 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 13 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 14 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 15 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 16 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 17 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 18 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %u_34" [src/generic/fp_generic.c:140]   --->   Operation 19 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:157]   --->   Operation 21 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 22 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 23 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 24 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 25 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 27 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (1.65ns)   --->   "%sub_ln158 = sub i3 %tmp, i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 28 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln158_35 = zext i3 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 29 'zext' 'zext_ln158_35' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%one_addr = getelementptr i64 %one, i32 0, i32 %zext_ln158_35" [src/generic/fp_generic.c:158]   --->   Operation 30 'getelementptr' 'one_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%one_load = load i3 %one_addr" [src/generic/fp_generic.c:158]   --->   Operation 31 'load' 'one_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 32 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 34 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 35 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%one_load = load i3 %one_addr" [src/generic/fp_generic.c:158]   --->   Operation 36 'load' 'one_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bl = trunc i64 %one_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 37 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %one_load, i32 32, i32 63" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln106 = mul i32 %tmp_s, i32 %al" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 39 'mul' 'mul_ln106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%mul_ln106 = mul i32 %tmp_s, i32 %al" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 40 'mul' 'mul_ln106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.54>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 41 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln106 = select i1 %bl, i32 4294967295, i32 0" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 42 'select' 'select_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%and_ln106_1 = and i32 %trunc_ln106_s, i32 %select_ln106" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 43 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.55ns) (out node of the LUT)   --->   "%temp = add i32 %and_ln106_1, i32 %mul_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 44 'add' 'temp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%u_34_load_1 = load i3 %u_34"   --->   Operation 64 'load' 'u_34_load_1' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v_35_load12 = load i64 %v_35"   --->   Operation 65 'load' 'v_35_load12' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load12"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %u_34_out, i3 %u_34_load_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.75>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%u_34_load = load i3 %u_34" [src/generic/fp_generic.c:160]   --->   Operation 45 'load' 'u_34_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 46 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 47 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 49 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%and_ln106 = and i32 %al, i32 %select_ln106" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 50 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 51 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp, i32 %and_ln106" [src/generic/fp_generic.c:159]   --->   Operation 52 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (3.52ns) (out node of the LUT)   --->   "%v = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 53 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln105_63 = xor i64 %v, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 54 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 55 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 56 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 57 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tempReg = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/generic/fp_generic.c:141]   --->   Operation 58 'bitselect' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln160 = zext i1 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 59 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.65ns) (out node of the LUT)   --->   "%u = add i3 %zext_ln160, i3 %u_34_load" [src/generic/fp_generic.c:160]   --->   Operation 60 'add' 'u' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 61 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %u, i3 %u_34" [src/generic/fp_generic.c:140]   --->   Operation 62 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 63 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ one]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_34                    (alloca           ) [ 0111111]
v_35                    (alloca           ) [ 0111111]
j_19                    (alloca           ) [ 0100000]
tmp                     (read             ) [ 0000000]
zext_ln156_read         (read             ) [ 0000000]
indvars_iv_read         (read             ) [ 0000000]
zext_ln156_cast         (zext             ) [ 0000000]
indvars_iv_cast         (zext             ) [ 0000000]
store_ln139             (store            ) [ 0000000]
store_ln140             (store            ) [ 0000000]
store_ln140             (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
j                       (load             ) [ 0000000]
icmp_ln157              (icmp             ) [ 0111110]
br_ln157                (br               ) [ 0000000]
trunc_ln157             (trunc            ) [ 0000000]
zext_ln158              (zext             ) [ 0000000]
a_addr                  (getelementptr    ) [ 0110000]
sub_ln158               (sub              ) [ 0000000]
zext_ln158_35           (zext             ) [ 0000000]
one_addr                (getelementptr    ) [ 0110000]
add_ln157               (add              ) [ 0000000]
store_ln139             (store            ) [ 0000000]
a_load                  (load             ) [ 0101110]
al                      (trunc            ) [ 0101111]
one_load                (load             ) [ 0000000]
bl                      (trunc            ) [ 0101110]
tmp_s                   (partselect       ) [ 0101100]
mul_ln106               (mul              ) [ 0100010]
trunc_ln106_s           (partselect       ) [ 0000000]
select_ln106            (select           ) [ 0100001]
and_ln106_1             (and              ) [ 0000000]
temp                    (add              ) [ 0100001]
u_34_load               (load             ) [ 0000000]
v_35_load               (load             ) [ 0000000]
specpipeline_ln139      (specpipeline     ) [ 0000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000]
specloopname_ln157      (specloopname     ) [ 0000000]
and_ln106               (and              ) [ 0000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000]
or_ln                   (bitconcatenate   ) [ 0000000]
v                       (add              ) [ 0000000]
xor_ln105_63            (xor              ) [ 0000000]
xor_ln105_64            (xor              ) [ 0000000]
or_ln105_13             (or               ) [ 0000000]
xor_ln105_65            (xor              ) [ 0000000]
tempReg                 (bitselect        ) [ 0000000]
zext_ln160              (zext             ) [ 0000000]
u                       (add              ) [ 0000000]
store_ln140             (store            ) [ 0000000]
store_ln140             (store            ) [ 0000000]
br_ln157                (br               ) [ 0000000]
u_34_load_1             (load             ) [ 0000000]
v_35_load12             (load             ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln156">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_35_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="u_34_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="one">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="u_34_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_34/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v_35_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_19_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln156_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvars_iv_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="one_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln106/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln156_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln139_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln140_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln140_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln157_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln157_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln158_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sub_ln158_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln158_35_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_35/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln157_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln139_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="al_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bl_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln106_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="3"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="0" index="3" bw="7" slack="0"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln106_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="3"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln106_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106_1/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="temp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="u_34_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="5"/>
<pin id="244" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_load/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="v_35_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="5"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln106_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="4"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln125_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="v_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln105_63_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln105_64_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln105_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln105_65_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tempReg_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tempReg/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln160_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="u_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln140_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="5"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln140_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="5"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="u_34_load_1_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="4"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_load_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="v_35_load12_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="4"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load12/5 "/>
</bind>
</comp>

<comp id="332" class="1005" name="u_34_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="u_34 "/>
</bind>
</comp>

<comp id="340" class="1005" name="v_35_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="348" class="1005" name="j_19_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln157_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="4"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="359" class="1005" name="a_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="one_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="one_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="a_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="3"/>
<pin id="371" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="al_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="380" class="1005" name="bl_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="3"/>
<pin id="382" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_s_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="390" class="1005" name="mul_ln106_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln106 "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln106_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln106 "/>
</bind>
</comp>

<comp id="400" class="1005" name="temp_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="78" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="84" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="134" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="157" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="179"><net_src comp="72" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="111" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="124" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="124" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="215" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="248" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="245" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="252" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="252" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="245" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="272" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="266" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="242" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="266" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="308" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="335"><net_src comp="60" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="343"><net_src comp="64" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="351"><net_src comp="68" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="358"><net_src comp="160" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="104" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="367"><net_src comp="117" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="372"><net_src comp="111" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="377"><net_src comp="197" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="383"><net_src comp="201" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="388"><net_src comp="205" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="393"><net_src comp="130" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="398"><net_src comp="224" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="403"><net_src comp="237" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="259" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_35_out | {5 }
	Port: u_34_out | {5 }
 - Input state : 
	Port: mp_mul.140_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.140_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.140_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.140_Pipeline_VITIS_LOOP_157_4 : empty | {1 }
	Port: mp_mul.140_Pipeline_VITIS_LOOP_157_4 : one | {1 2 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		zext_ln158 : 2
		a_addr : 3
		a_load : 4
		sub_ln158 : 3
		zext_ln158_35 : 4
		one_addr : 5
		one_load : 6
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		tmp_s : 1
	State 3
	State 4
	State 5
		and_ln106_1 : 1
		temp : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		v : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		tempReg : 2
		zext_ln160 : 3
		u : 4
		store_ln140 : 2
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_130         |    3    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     xor_ln105_63_fu_272    |    0    |    0    |    64   |
|    xor   |     xor_ln105_64_fu_278    |    0    |    0    |    64   |
|          |     xor_ln105_65_fu_290    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln157_fu_186      |    0    |    0    |    13   |
|    add   |         temp_fu_237        |    0    |    0    |    39   |
|          |          v_fu_266          |    0    |    0    |    71   |
|          |          u_fu_308          |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    and   |     and_ln106_1_fu_231     |    0    |    0    |    32   |
|          |      and_ln106_fu_248      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    or    |     or_ln105_13_fu_284     |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_160     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln158_fu_175      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln106_fu_224    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_72       |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_78 |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_84 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_90   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_97   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln156_cast_fu_134   |    0    |    0    |    0    |
|          |   indvars_iv_cast_fu_138   |    0    |    0    |    0    |
|   zext   |      zext_ln158_fu_170     |    0    |    0    |    0    |
|          |    zext_ln158_35_fu_181    |    0    |    0    |    0    |
|          |      zext_ln160_fu_304     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln157_fu_166     |    0    |    0    |    0    |
|   trunc  |          al_fu_197         |    0    |    0    |    0    |
|          |          bl_fu_201         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_s_fu_205        |    0    |    0    |    0    |
|          |    trunc_ln106_s_fu_215    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|     shl_ln125_s_fu_252     |    0    |    0    |    0    |
|          |        or_ln_fu_259        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|       tempReg_fu_296       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   165   |   530   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_359   |    4   |
|   a_load_reg_369   |   64   |
|     al_reg_374     |   32   |
|     bl_reg_380     |    1   |
| icmp_ln157_reg_355 |    1   |
|    j_19_reg_348    |    4   |
|  mul_ln106_reg_390 |   32   |
|  one_addr_reg_364  |    3   |
|select_ln106_reg_395|   32   |
|    temp_reg_400    |   32   |
|    tmp_s_reg_385   |   32   |
|    u_34_reg_332    |    3   |
|    v_35_reg_340    |   64   |
+--------------------+--------+
|        Total       |   304  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_124 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   14   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   530  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   469  |   548  |
+-----------+--------+--------+--------+--------+
