{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682354211673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682354211679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 17:36:50 2023 " "Processing started: Mon Apr 24 17:36:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682354211679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1682354211679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off mult -c mult " "Command: quartus_drc --read_settings_files=off --write_settings_files=off mult -c mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1682354211680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1682354213757 ""}
{ "Info" "ISTA_SDC_FOUND" "mult.sdc " "Reading SDC File: 'mult.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1682354213986 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1682354213993 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " b\[5\] " "Node  \"b\[5\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 27 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " adder:adder0\|Add0~6 " "Node  \"adder:adder0\|Add0~6\"" {  } { { "../../rtl/mult/adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[0\] " "Node  \"a\[0\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[1\] " "Node  \"a\[1\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[2\] " "Node  \"a\[2\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[3\] " "Node  \"a\[3\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[4\] " "Node  \"a\[4\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[5\] " "Node  \"a\[5\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[6\] " "Node  \"a\[6\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[0\] " "Node  \"b\[0\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " d\[6\] " "Node  \"d\[6\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[1\] " "Node  \"b\[1\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[2\] " "Node  \"b\[2\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[3\] " "Node  \"b\[3\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " d\[5\] " "Node  \"d\[5\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[4\] " "Node  \"b\[4\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 26 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " adder:adder0\|Add0~5 " "Node  \"adder:adder0\|Add0~5\"" {  } { { "../../rtl/mult/adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[6\] " "Node  \"b\[6\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " d\[4\] " "Node  \"d\[4\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " a\[7\] " "Node  \"a\[7\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " b\[7\] " "Node  \"b\[7\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[0\] " "Node  \"c\[0\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " d\[3\] " "Node  \"d\[3\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[1\] " "Node  \"c\[1\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[2\] " "Node  \"c\[2\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[3\] " "Node  \"c\[3\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " d\[2\] " "Node  \"d\[2\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[4\] " "Node  \"c\[4\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[5\] " "Node  \"c\[5\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_NODES_INFO" " c\[6\] " "Node  \"c\[6\]\"" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682354214014 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1682354214014 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1682354214014 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1682354214018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682354214162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 17:36:54 2023 " "Processing ended: Mon Apr 24 17:36:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682354214162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682354214162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682354214162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1682354214162 ""}
