/*
 * Copyright (c) 2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef _TEGRA114_WB_PARAM_H_
#define _TEGRA114_WB_PARAM_H_

#define e(src, op1, op2, dst, dbit)					\
	encode(sdram_offset(src), op1, op2, sdram_offset(dst), dbit)

struct encode_fields encode_list[] = {
	e(emc_swizzle_rank0_byte0, 26:24, 30:28, swizzle_rank_byte_encode, 0),
	e(emc_swizzle_rank0_byte1, 26:24, 30:28, swizzle_rank_byte_encode, 1),
	e(emc_swizzle_rank0_byte2, 26:24, 30:28, swizzle_rank_byte_encode, 2),
	e(emc_swizzle_rank0_byte3, 26:24, 30:28, swizzle_rank_byte_encode, 3),
	e(emc_swizzle_rank1_byte0, 26:24, 30:28, swizzle_rank_byte_encode, 4),
	e(emc_swizzle_rank1_byte1, 26:24, 30:28, swizzle_rank_byte_encode, 5),
	e(emc_swizzle_rank1_byte2, 26:24, 30:28, swizzle_rank_byte_encode, 6),
	e(emc_swizzle_rank1_byte3, 26:24, 30:28, swizzle_rank_byte_encode, 7),
	e(ch1_emc_swizzle_rank0_byte0, 26:24, 30:28, swizzle_rank_byte_encode, 8),
	e(ch1_emc_swizzle_rank0_byte1, 26:24, 30:28, swizzle_rank_byte_encode, 9),
	e(ch1_emc_swizzle_rank0_byte2, 26:24, 30:28, swizzle_rank_byte_encode, 10),
	e(ch1_emc_swizzle_rank0_byte3, 26:24, 30:28, swizzle_rank_byte_encode, 11),
	e(ch1_emc_swizzle_rank1_byte0, 26:24, 30:28, swizzle_rank_byte_encode, 12),
	e(ch1_emc_swizzle_rank1_byte1, 26:24, 30:28, swizzle_rank_byte_encode, 13),
	e(ch1_emc_swizzle_rank1_byte2, 26:24, 30:28, swizzle_rank_byte_encode, 14),
	e(ch1_emc_swizzle_rank1_byte3, 26:24, 30:28, swizzle_rank_byte_encode, 15),
};

#define s(offset, src, scratch, dst)	\
	pack(TYPE_SDRAM, sdram_offset(offset), src, pmc_offset(scratch), dst)

#define m(offset, src, scratch, dst)	\
	pack(TYPE_PLLM, pllm_offset(offset), src, pmc_offset(scratch), dst)

#define c(const, src, scratch, dst)	\
	pack(TYPE_CONST, const, src, pmc_offset(scratch), dst)

struct pack_fields pack_list_1[] = {
	s(emc_clock_source, 7:0, pmc_scratch6, 15:8),
	s(emc_clock_source, 31:29, pmc_scratch6, 18:16),
	s(emc_clock_source, 26:26, pmc_scratch6, 19:19),
	s(ch1_emc_xm2dqpadctrl2, 18:16, pmc_scratch6, 22:20),
	s(ch1_emc_xm2dqpadctrl2, 22:20, pmc_scratch6, 25:23),
	s(ch1_emc_xm2dqpadctrl2, 26:24, pmc_scratch6, 28:26),
	s(ch1_emc_xm2dqpadctrl2, 30:28, pmc_scratch6, 31:29),
	s(emc_xm2dqpadctrl2, 18:16, pmc_scratch7, 22:20),
	s(emc_xm2dqpadctrl2, 22:20, pmc_scratch7, 25:23),
	s(emc_xm2dqpadctrl2, 26:24, pmc_scratch7, 28:26),
	s(emc_xm2dqpadctrl2, 30:28, pmc_scratch7, 31:29),
	s(emc_txsrdll, 11:0, pmc_scratch8, 31:20),
	s(emc_dsr_vttgen_drv, 5:0, pmc_scratch9, 25:20),
	s(emc_dsr_vttgen_drv, 18:16, pmc_scratch9, 28:26),
	s(emc_dsr_vttgen_drv, 26:24, pmc_scratch9, 31:29),
	c(0, 31:0, pmc_scratch10, 31:0),
	s(emc_txdsrvttgen, 11:0, pmc_scratch10, 31:20),
	s(emc_fbio_spare, 31:24, pmc_scratch11, 7:0),
	s(emc_fbio_spare, 23:16, pmc_scratch11, 15:8),
	s(emc_fbio_spare, 15:8, pmc_scratch11, 23:16),
	s(emc_fbio_spare, 7:0, pmc_scratch11, 31:24),
	s(ch1_emc_fbio_spare, 31:24, pmc_scratch12, 7:0),
	s(ch1_emc_fbio_spare, 23:16, pmc_scratch12, 15:8),
	s(ch1_emc_fbio_spare, 15:8, pmc_scratch12, 23:16),
	s(ch1_emc_fbio_spare, 7:0, pmc_scratch12, 31:24),
	s(emc_cfg_rsv, 31:0, pmc_scratch13, 31:0),
	s(emc_cdb_cntl2, 31:0, pmc_scratch14, 31:0),
	s(mc_emem_arb_da_turns, 31:0, pmc_scratch15, 31:0),
	s(emc_cfg_dig_dll, 0:0, pmc_scratch17, 0:0),
	s(emc_cfg_dig_dll, 25:2, pmc_scratch17, 24:1),
	s(emc_cfg_dig_dll, 31:27, pmc_scratch17, 29:25),
	s(mc_emem_arb_misc0, 14:0, pmc_scratch18, 14:0),
	s(mc_emem_arb_misc0, 30:16, pmc_scratch18, 29:15),
	s(emc_xm2dqspadctrl, 4:0, pmc_scratch19, 4:0),
	s(emc_xm2dqspadctrl, 12:8, pmc_scratch19, 9:5),
	s(emc_xm2dqspadctrl, 31:14, pmc_scratch19, 27:10),
	s(emc_rdr, 3:0, pmc_scratch19, 31:28),
	s(ch1_cmc_xm2dqspadctrl, 4:0, pmc_scratch22, 4:0),
	s(ch1_cmc_xm2dqspadctrl, 12:8, pmc_scratch22, 9:5),
	s(ch1_cmc_xm2dqspadctrl, 31:14, pmc_scratch22, 27:10),
	s(emc_rext, 3:0, pmc_scratch22, 31:28),
	s(ch1_emc_xm2dqpadctrl, 31:4, pmc_scratch23, 27:0),
	s(emc_wdv, 3:0, pmc_scratch23, 31:28),
	s(emc_xm2dqpadctrl, 31:4, pmc_scratch24, 27:0),
	s(emc_burst_refresh_num, 3:0, pmc_scratch24, 31:28),
	s(emc_cfg2, 2:0, pmc_scratch25, 2:0),
	s(emc_cfg2, 17:6, pmc_scratch25, 14:3),
	s(emc_cfg2, 31:20, pmc_scratch25, 26:15),
	s(emc_r2w, 4:0, pmc_scratch25, 31:27),
	s(emc_xm2comppadctrl, 3:0, pmc_scratch26, 3:0),
	s(emc_xm2comppadctrl, 16:5, pmc_scratch26, 15:4),
	s(emc_xm2comppadctrl, 24:20, pmc_scratch26, 20:16),
	s(emc_xm2comppadctrl, 31:28, pmc_scratch26, 24:21),
	s(emc_rc, 6:0, pmc_scratch26, 31:25),
	s(ch1_emc_auto_cal_config, 4:0, pmc_scratch27, 4:0),
	s(ch1_emc_auto_cal_config, 12:8, pmc_scratch27, 9:5),
	s(ch1_emc_auto_cal_config, 18:16, pmc_scratch27, 12:10),
	s(ch1_emc_auto_cal_config, 25:20, pmc_scratch27, 18:13),
	s(ch1_emc_auto_cal_config, 31:27, pmc_scratch27, 23:19),
	s(emc_quse_extra, 5:0, pmc_scratch27, 29:24),
	s(emc_quse_extra, 9:8, pmc_scratch27, 31:30),
	s(emc_auto_cal_config, 4:0, pmc_scratch28, 4:0),
	s(emc_auto_cal_config, 12:8, pmc_scratch28, 9:5),
	s(emc_auto_cal_config, 18:16, pmc_scratch28, 12:10),
	s(emc_auto_cal_config, 25:20, pmc_scratch28, 18:13),
	s(emc_auto_cal_config, 31:27, pmc_scratch28, 23:19),
	s(ch1_emc_swizzle_rank0_byte_cfg, 7:0, pmc_scratch28, 31:24),
	s(emc_zcal_interval, 23:10, pmc_scratch29, 13:0),
	s(emc_zcal_interval, 9:0, pmc_scratch29, 23:14),
	s(emc_swizzle_rank0_byte_cfg, 7:0, pmc_scratch29, 31:24),
	s(mc_emem_arb_da_covers, 23:0, pmc_scratch30, 23:0),
	s(ch1_emc_swizzle_rank1_byte_cfg, 7:0, pmc_scratch30, 31:24),
	s(ch1_emc_swizzle_rank1_byte_cfg, 3:2, pmc_scratch30, 27:26),
	s(ch1_emc_swizzle_rank1_byte_cfg, 5:4, pmc_scratch30, 29:28),
	s(ch1_emc_swizzle_rank1_byte_cfg, 7:6, pmc_scratch30, 31:30),
	s(emc_xm2dqspadctrl2, 0:0, pmc_scratch31, 0:0),
	s(emc_xm2dqspadctrl2, 21:1, pmc_scratch31, 21:1),
	s(emc_xm2dqspadctrl2, 24:24, pmc_scratch31, 22:22),
	s(emc_rfc, 8:0, pmc_scratch31, 31:23),
	s(ch1_emc_xm2clkpadctrl, 0:0, pmc_scratch32, 0:0),
	s(ch1_emc_xm2clkpadctrl, 4:2, pmc_scratch32, 3:1),
	s(ch1_emc_xm2clkpadctrl, 7:7, pmc_scratch32, 4:4),
	s(ch1_emc_xm2clkpadctrl, 31:14, pmc_scratch32, 22:5),
	s(emc_ar2pden, 8:0, pmc_scratch32, 31:23),
	s(emc_xm2clkpadctrl, 0:0, pmc_scratch33, 0:0),
	s(emc_xm2clkpadctrl, 4:2, pmc_scratch33, 3:1),
	s(emc_xm2clkpadctrl, 7:7, pmc_scratch33, 4:4),
	s(emc_xm2clkpadctrl, 31:14, pmc_scratch33, 22:5),
	s(emc_rfc_slr, 8:0, pmc_scratch33, 31:23),
	s(emc_xm2dqspadctrl3, 0:0, pmc_scratch40, 0:0),
	s(emc_xm2dqspadctrl3, 5:5, pmc_scratch40, 1:1),
	s(emc_xm2dqspadctrl3, 12:8, pmc_scratch40, 6:2),
	s(emc_xm2dqspadctrl3, 18:14, pmc_scratch40, 11:7),
	s(emc_xm2dqspadctrl3, 24:20, pmc_scratch40, 16:12),
	s(emc_xm2dqspadctrl3, 30:26, pmc_scratch40, 21:17),
	s(emc_txsr, 9:0, pmc_scratch40, 31:22),
	s(ch1_cmc_xm2dqspadctrl3, 0:0, pmc_scratch42, 0:0),
	s(ch1_cmc_xm2dqspadctrl3, 5:5, pmc_scratch42, 1:1),
	s(ch1_cmc_xm2dqspadctrl3, 12:8, pmc_scratch42, 6:2),
	s(ch1_cmc_xm2dqspadctrl3, 18:14, pmc_scratch42, 11:7),
	s(ch1_cmc_xm2dqspadctrl3, 24:20, pmc_scratch42, 16:12),
	s(ch1_cmc_xm2dqspadctrl3, 30:26, pmc_scratch42, 21:17),
	s(emc_mc2emcq, 2:0, pmc_scratch42, 24:22),
	s(emc_mc2emcq, 10:8, pmc_scratch42, 27:25),
	s(emc_mc2emcq, 27:24, pmc_scratch42, 31:28),
	s(mc_emem_arb_cfg, 8:0, pmc_scratch44, 8:0),
	s(mc_emem_arb_cfg, 20:16, pmc_scratch44, 13:9),
	s(mc_emem_arb_cfg, 27:24, pmc_scratch44, 17:14),
	s(mc_emem_arb_cfg, 31:28, pmc_scratch44, 21:18),
	s(emc_zcal_wait_cnt, 9:0, pmc_scratch44, 31:22),
	s(emc_auto_cal_interval, 20:0, pmc_scratch45, 20:0),
	s(emc_odt_write, 2:0, pmc_scratch45, 23:21),
	s(emc_odt_write, 5:4, pmc_scratch45, 25:24),
	s(emc_odt_write, 11:8, pmc_scratch45, 29:26),
	s(emc_odt_write, 31:30, pmc_scratch45, 31:30),
	s(emc_mrs_wait_cnt2, 9:0, pmc_scratch46, 9:0),
	s(emc_mrs_wait_cnt2, 25:16, pmc_scratch46, 19:10),
	s(mc_emem_arb_misc1, 25:19, pmc_scratch46, 26:20),
	s(mc_emem_arb_misc1, 31:27, pmc_scratch46, 31:27),
	s(emc_mrs_wait_cnt, 9:0, pmc_scratch47, 9:0),
	s(emc_mrs_wait_cnt, 25:16, pmc_scratch47, 19:10),
	s(mc_emem_arb_outstanding_req, 8:0, pmc_scratch47, 28:20),
	s(mc_emem_arb_outstanding_req, 31:30, pmc_scratch47, 30:29),
	s(emc_xm2dqspadctrl4, 22:18, pmc_scratch48, 4:0),
	s(emc_xm2dqspadctrl4, 16:12, pmc_scratch48, 9:5),
	s(emc_xm2dqspadctrl4, 10:6, pmc_scratch48, 14:10),
	s(emc_xm2dqspadctrl4, 4:0, pmc_scratch48, 19:15),
	s(emc_xm2clkpadctrl2, 4:0, pmc_scratch48, 24:20),
	s(emc_xm2clkpadctrl2, 12:8, pmc_scratch48, 29:25),
	s(ch1_cmc_xm2dqspadctrl4, 22:18, pmc_scratch50, 4:0),
	s(ch1_cmc_xm2dqspadctrl4, 16:12, pmc_scratch50, 9:5),
	s(ch1_cmc_xm2dqspadctrl4, 10:6, pmc_scratch50, 14:10),
	s(ch1_cmc_xm2dqspadctrl4, 4:0, pmc_scratch50, 19:15),
	s(ch1_emc_xm2clkpadctrl2, 4:0, pmc_scratch50, 24:20),
	s(ch1_emc_xm2clkpadctrl2, 12:8, pmc_scratch50, 29:25),
	s(ch1_emc_auto_cal_config2, 4:0, pmc_scratch51, 4:0),
	s(ch1_emc_auto_cal_config2, 12:8, pmc_scratch51, 9:5),
	s(ch1_emc_auto_cal_config2, 20:16, pmc_scratch51, 14:10),
	s(ch1_emc_auto_cal_config2, 28:24, pmc_scratch51, 19:15),
	s(ch1_emc_auto_cal_config3, 4:0, pmc_scratch51, 24:20),
	s(ch1_emc_auto_cal_config3, 12:8, pmc_scratch51, 29:25),
	s(emc_auto_cal_config2, 4:0, pmc_scratch56, 4:0),
	s(emc_auto_cal_config2, 12:8, pmc_scratch56, 9:5),
	s(emc_auto_cal_config2, 20:16, pmc_scratch56, 14:10),
	s(emc_auto_cal_config2, 28:24, pmc_scratch56, 19:15),
	s(emc_auto_cal_config3, 4:0, pmc_scratch56, 24:20),
	s(emc_auto_cal_config3, 12:8, pmc_scratch56, 29:25),
	s(emc_cfg, 6:1, pmc_scratch57, 5:0),
	s(emc_cfg, 25:18, pmc_scratch57, 13:6),
	s(emc_cfg, 31:28, pmc_scratch57, 17:14),
	s(emc_trefbw, 13:0, pmc_scratch57, 31:18),
	s(emc_zcal_mrw_cmd, 7:0, pmc_scratch58, 7:0),
	s(emc_zcal_mrw_cmd, 23:16, pmc_scratch58, 15:8),
	s(emc_zcal_mrw_cmd, 31:30, pmc_scratch58, 17:16),
	s(emc_puterm_extra, 5:0, pmc_scratch58, 23:18),
	s(emc_puterm_extra, 9:8, pmc_scratch58, 25:24),
	s(emc_puterm_extra, 21:16, pmc_scratch58, 31:26),
	s(emc_xm2cmdpadctrl2, 31:14, pmc_scratch59, 17:0),
	s(emc_xm2vttgenpadctrl, 2:2, pmc_scratch59, 18:18),
	s(emc_xm2vttgenpadctrl, 10:8, pmc_scratch59, 21:19),
	s(emc_xm2vttgenpadctrl, 14:12, pmc_scratch59, 24:22),
	s(emc_xm2vttgenpadctrl, 18:16, pmc_scratch59, 27:25),
	s(emc_xm2vttgenpadctrl, 26:24, pmc_scratch59, 30:28),
	s(ch1_emc_xm2cmdpadctrl2, 31:14, pmc_scratch60, 17:0),
	s(mc_emem_arb_override, 27:27, pmc_scratch60, 18:18),
	s(mc_emem_arb_override, 26:26, pmc_scratch60, 19:19),
	s(mc_emem_arb_override, 24:24, pmc_scratch60, 20:20),
	s(mc_emem_arb_override, 16:16, pmc_scratch60, 21:21),
	s(mc_emem_arb_override, 10:10, pmc_scratch60, 22:22),
	s(mc_emem_arb_override, 7:7, pmc_scratch60, 23:23),
	s(mc_emem_arb_override, 6:6, pmc_scratch60, 24:24),
	s(mc_emem_arb_override, 5:5, pmc_scratch60, 25:25),
	s(mc_emem_arb_override, 4:4, pmc_scratch60, 26:26),
	s(mc_emem_arb_override, 3:3, pmc_scratch60, 27:27),
	s(mc_emem_arb_override, 2:2, pmc_scratch60, 28:28),
	s(mc_emem_arb_override, 1:1, pmc_scratch60, 29:29),
	s(mc_emem_arb_override, 0:0, pmc_scratch60, 30:30),
	s(emc_fbio_cfg5, 6:6, pmc_scratch60, 31:31),
	s(ch1_emc_swizzle_rank0_byte0, 2:0, pmc_scratch61, 2:0),
	s(ch1_emc_swizzle_rank0_byte0, 6:4, pmc_scratch61, 5:3),
	s(ch1_emc_swizzle_rank0_byte0, 10:8, pmc_scratch61, 8:6),
	s(ch1_emc_swizzle_rank0_byte0, 14:12, pmc_scratch61, 11:9),
	s(ch1_emc_swizzle_rank0_byte0, 18:16, pmc_scratch61, 14:12),
	s(ch1_emc_swizzle_rank0_byte0, 22:20, pmc_scratch61, 17:15),
	s(mc_emem_arb_ring1_throttle, 4:0, pmc_scratch61, 22:18),
	s(mc_emem_arb_ring1_throttle, 20:16, pmc_scratch61, 27:23),
	s(emc_wext, 3:0, pmc_scratch61, 31:28),
	s(emc_swizzle_rank0_byte0, 2:0, pmc_scratch62, 2:0),
	s(emc_swizzle_rank0_byte0, 6:4, pmc_scratch62, 5:3),
	s(emc_swizzle_rank0_byte0, 10:8, pmc_scratch62, 8:6),
	s(emc_swizzle_rank0_byte0, 14:12, pmc_scratch62, 11:9),
	s(emc_swizzle_rank0_byte0, 18:16, pmc_scratch62, 14:12),
	s(emc_swizzle_rank0_byte0, 22:20, pmc_scratch62, 17:15),
	s(emc_ctt_term_ctrl, 2:0, pmc_scratch62, 20:18),
	s(emc_ctt_term_ctrl, 12:8, pmc_scratch62, 25:21),
	s(emc_ctt_term_ctrl, 31:31, pmc_scratch62, 26:26),
	s(emc_w2r, 4:0, pmc_scratch62, 31:27),
	s(emc_swizzle_rank0_byte1, 2:0, pmc_scratch63, 2:0),
	s(emc_swizzle_rank0_byte1, 6:4, pmc_scratch63, 5:3),
	s(emc_swizzle_rank0_byte1, 10:8, pmc_scratch63, 8:6),
	s(emc_swizzle_rank0_byte1, 14:12, pmc_scratch63, 11:9),
	s(emc_swizzle_rank0_byte1, 18:16, pmc_scratch63, 14:12),
	s(emc_swizzle_rank0_byte1, 22:20, pmc_scratch63, 17:15),
	s(emc_sel_dpd_ctrl, 5:2, pmc_scratch63, 21:18),
	s(emc_sel_dpd_ctrl, 9:8, pmc_scratch63, 23:22),
	s(emc_sel_dpd_ctrl, 18:16, pmc_scratch63, 26:24),
	s(emc_r2p, 4:0, pmc_scratch63, 31:27),
	s(ch1_emc_swizzle_rank0_byte1, 2:0, pmc_scratch64, 2:0),
	s(ch1_emc_swizzle_rank0_byte1, 6:4, pmc_scratch64, 5:3),
	s(ch1_emc_swizzle_rank0_byte1, 10:8, pmc_scratch64, 8:6),
	s(ch1_emc_swizzle_rank0_byte1, 14:12, pmc_scratch64, 11:9),
	s(ch1_emc_swizzle_rank0_byte1, 18:16, pmc_scratch64, 14:12),
	s(ch1_emc_swizzle_rank0_byte1, 22:20, pmc_scratch64, 17:15),
	s(emc_swizzle_rank1_byte_cfg, 7:0, pmc_scratch64, 25:18),
	s(emc_ras, 5:0, pmc_scratch64, 31:26),
	s(ch1_emc_swizzle_rank0_byte2, 2:0, pmc_scratch65, 2:0),
	s(ch1_emc_swizzle_rank0_byte2, 6:4, pmc_scratch65, 5:3),
	s(ch1_emc_swizzle_rank0_byte2, 10:8, pmc_scratch65, 8:6),
	s(ch1_emc_swizzle_rank0_byte2, 14:12, pmc_scratch65, 11:9),
	s(ch1_emc_swizzle_rank0_byte2, 18:16, pmc_scratch65, 14:12),
	s(ch1_emc_swizzle_rank0_byte2, 22:20, pmc_scratch65, 17:15),
	s(mc_emem_arb_rsv, 7:0, pmc_scratch65, 25:18),
	s(emc_rp, 5:0, pmc_scratch65, 31:26),
	s(emc_swizzle_rank0_byte2, 2:0, pmc_scratch66, 2:0),
	s(emc_swizzle_rank0_byte2, 6:4, pmc_scratch66, 5:3),
	s(emc_swizzle_rank0_byte2, 10:8, pmc_scratch66, 8:6),
	s(emc_swizzle_rank0_byte2, 14:12, pmc_scratch66, 11:9),
	s(emc_swizzle_rank0_byte2, 18:16, pmc_scratch66, 14:12),
	s(emc_swizzle_rank0_byte2, 22:20, pmc_scratch66, 17:15),
	s(emc_w2p, 5:0, pmc_scratch66, 31:26),
	s(ch1_emc_swizzle_rank0_byte3, 2:0, pmc_scratch67, 2:0),
	s(ch1_emc_swizzle_rank0_byte3, 6:4, pmc_scratch67, 5:3),
	s(ch1_emc_swizzle_rank0_byte3, 10:8, pmc_scratch67, 8:6),
	s(ch1_emc_swizzle_rank0_byte3, 14:12, pmc_scratch67, 11:9),
	s(ch1_emc_swizzle_rank0_byte3, 18:16, pmc_scratch67, 14:12),
	s(ch1_emc_swizzle_rank0_byte3, 22:20, pmc_scratch67, 17:15),
	s(emc_rd_rcd, 5:0, pmc_scratch67, 31:26),
	s(emc_swizzle_rank0_byte3, 2:0, pmc_scratch68, 2:0),
	s(emc_swizzle_rank0_byte3, 6:4, pmc_scratch68, 5:3),
	s(emc_swizzle_rank0_byte3, 10:8, pmc_scratch68, 8:6),
	s(emc_swizzle_rank0_byte3, 14:12, pmc_scratch68, 11:9),
	s(emc_swizzle_rank0_byte3, 18:16, pmc_scratch68, 14:12),
	s(emc_swizzle_rank0_byte3, 22:20, pmc_scratch68, 17:15),
	s(emc_wr_rcd, 5:0, pmc_scratch68, 31:26),
	s(ch1_emc_swizzle_rank1_byte0, 2:0, pmc_scratch69, 2:0),
	s(ch1_emc_swizzle_rank1_byte0, 6:4, pmc_scratch69, 5:3),
	s(ch1_emc_swizzle_rank1_byte0, 10:8, pmc_scratch69, 8:6),
	s(ch1_emc_swizzle_rank1_byte0, 14:12, pmc_scratch69, 11:9),
	s(ch1_emc_swizzle_rank1_byte0, 18:16, pmc_scratch69, 14:12),
	s(ch1_emc_swizzle_rank1_byte0, 22:20, pmc_scratch69, 17:15),
	s(emc_quse, 5:0, pmc_scratch69, 31:26),
	s(emc_swizzle_rank1_byte0, 2:0, pmc_scratch70, 2:0),
	s(emc_swizzle_rank1_byte0, 6:4, pmc_scratch70, 5:3),
	s(emc_swizzle_rank1_byte0, 10:8, pmc_scratch70, 8:6),
	s(emc_swizzle_rank1_byte0, 14:12, pmc_scratch70, 11:9),
	s(emc_swizzle_rank1_byte0, 18:16, pmc_scratch70, 14:12),
	s(emc_swizzle_rank1_byte0, 22:20, pmc_scratch70, 17:15),
	s(emc_qrst, 5:0, pmc_scratch70, 31:26),
	s(ch1_emc_swizzle_rank1_byte1, 2:0, pmc_scratch71, 2:0),
	s(ch1_emc_swizzle_rank1_byte1, 6:4, pmc_scratch71, 5:3),
	s(ch1_emc_swizzle_rank1_byte1, 10:8, pmc_scratch71, 8:6),
	s(ch1_emc_swizzle_rank1_byte1, 14:12, pmc_scratch71, 11:9),
	s(ch1_emc_swizzle_rank1_byte1, 18:16, pmc_scratch71, 14:12),
	s(ch1_emc_swizzle_rank1_byte1, 22:20, pmc_scratch71, 17:15),
	s(emc_tfaw, 6:0, pmc_scratch71, 24:18),
	s(ch1_emc_dli_trim_txdqs0, 6:0, pmc_scratch71, 31:25),
	s(emc_swizzle_rank1_byte1, 2:0, pmc_scratch72, 2:0),
	s(emc_swizzle_rank1_byte1, 6:4, pmc_scratch72, 5:3),
	s(emc_swizzle_rank1_byte1, 10:8, pmc_scratch72, 8:6),
	s(emc_swizzle_rank1_byte1, 14:12, pmc_scratch72, 11:9),
	s(emc_swizzle_rank1_byte1, 18:16, pmc_scratch72, 14:12),
	s(emc_swizzle_rank1_byte1, 22:20, pmc_scratch72, 17:15),
	s(emc_dli_trim_txdqs0, 6:0, pmc_scratch72, 24:18),
	s(emc_dli_trim_txdqs1, 6:0, pmc_scratch72, 31:25),
	s(ch1_emc_swizzle_rank1_byte2, 2:0, pmc_scratch73, 2:0),
	s(ch1_emc_swizzle_rank1_byte2, 6:4, pmc_scratch73, 5:3),
	s(ch1_emc_swizzle_rank1_byte2, 10:8, pmc_scratch73, 8:6),
	s(ch1_emc_swizzle_rank1_byte2, 14:12, pmc_scratch73, 11:9),
	s(ch1_emc_swizzle_rank1_byte2, 18:16, pmc_scratch73, 14:12),
	s(ch1_emc_swizzle_rank1_byte2, 22:20, pmc_scratch73, 17:15),
	s(ch1_emc_dli_trim_txdqs1, 6:0, pmc_scratch73, 24:18),
	s(emc_dli_trim_txdqs2, 6:0, pmc_scratch73, 31:25),
	s(emc_swizzle_rank1_byte2, 2:0, pmc_scratch74, 2:0),
	s(emc_swizzle_rank1_byte2, 6:4, pmc_scratch74, 5:3),
	s(emc_swizzle_rank1_byte2, 10:8, pmc_scratch74, 8:6),
	s(emc_swizzle_rank1_byte2, 14:12, pmc_scratch74, 11:9),
	s(emc_swizzle_rank1_byte2, 18:16, pmc_scratch74, 14:12),
	s(emc_swizzle_rank1_byte2, 22:20, pmc_scratch74, 17:15),
	s(ch1_emc_dli_trim_txdqs2, 6:0, pmc_scratch74, 24:18),
	s(ch1_emc_dli_trim_txdqs3, 6:0, pmc_scratch74, 31:25),
	s(ch1_emc_swizzle_rank1_byte3, 2:0, pmc_scratch75, 2:0),
	s(ch1_emc_swizzle_rank1_byte3, 6:4, pmc_scratch75, 5:3),
	s(ch1_emc_swizzle_rank1_byte3, 10:8, pmc_scratch75, 8:6),
	s(ch1_emc_swizzle_rank1_byte3, 14:12, pmc_scratch75, 11:9),
	s(ch1_emc_swizzle_rank1_byte3, 18:16, pmc_scratch75, 14:12),
	s(ch1_emc_swizzle_rank1_byte3, 22:20, pmc_scratch75, 17:15),
	s(emc_dli_trim_txdqs3, 6:0, pmc_scratch75, 24:18),
	s(emc_dli_trim_txdqs4, 6:0, pmc_scratch75, 31:25),
	s(emc_swizzle_rank1_byte3, 2:0, pmc_scratch76, 2:0),
	s(emc_swizzle_rank1_byte3, 6:4, pmc_scratch76, 5:3),
	s(emc_swizzle_rank1_byte3, 10:8, pmc_scratch76, 8:6),
	s(emc_swizzle_rank1_byte3, 14:12, pmc_scratch76, 11:9),
	s(emc_swizzle_rank1_byte3, 18:16, pmc_scratch76, 14:12),
	s(emc_swizzle_rank1_byte3, 22:20, pmc_scratch76, 17:15),
	s(ch1_emc_dli_trim_txdqs4, 6:0, pmc_scratch76, 24:18),
	s(ch1_emc_dli_trim_txdqs5, 6:0, pmc_scratch76, 31:25),
	s(emc_xm2cmdpadctrl3, 31:14, pmc_scratch77, 17:0),
	s(emc_dli_trim_txdqs5, 6:0, pmc_scratch77, 24:18),
	s(emc_dli_trim_txdqs6, 6:0, pmc_scratch77, 31:25),
	s(ch1_emc_xm2cmdpadctrl3, 31:14, pmc_scratch78, 17:0),
	s(ch1_emc_dli_trim_txdqs6, 6:0, pmc_scratch78, 24:18),
	s(ch1_emc_dli_trim_txdqs7, 6:0, pmc_scratch78, 31:25),
	s(emc_dyn_self_ref_control, 15:0, pmc_scratch79, 15:0),
	s(emc_dyn_self_ref_control, 31:31, pmc_scratch79, 16:16),
	s(emc_dli_trim_txdqs7, 6:0, pmc_scratch79, 23:17),
	s(mc_emem_arb_timing_rp, 6:0, pmc_scratch79, 30:24),
	s(emc_fbio_cfg5, 7:7, pmc_scratch79, 31:31),
	s(emc_refresh, 5:0, pmc_scratch80, 5:0),
	s(emc_refresh, 15:6, pmc_scratch80, 15:6),
	s(emc_cmdq, 4:0, pmc_scratch80, 20:16),
	s(emc_cmdq, 10:8, pmc_scratch80, 23:21),
	s(emc_cmdq, 14:12, pmc_scratch80, 26:24),
	s(emc_cmdq, 28:24, pmc_scratch80, 31:27),
	s(emc_acpd_control, 15:0, pmc_scratch81, 15:0),
	s(emc_cfg_dig_dll_period, 15:0, pmc_scratch81, 31:16),
	s(emc_xm2cmdpadctrl, 7:3, pmc_scratch82, 4:0),
	s(emc_xm2cmdpadctrl, 10:9, pmc_scratch82, 6:5),
	s(emc_xm2cmdpadctrl, 14:12, pmc_scratch82, 9:7),
	s(emc_xm2cmdpadctrl, 18:16, pmc_scratch82, 12:10),
	s(emc_xm2cmdpadctrl, 22:20, pmc_scratch82, 15:13),
	s(ch1_emc_dll_xform_dqs0, 4:0, pmc_scratch82, 20:16),
	s(ch1_emc_dll_xform_dqs0, 22:12, pmc_scratch82, 31:21),
	s(emc_dll_xform_dqso, 4:0, pmc_scratch83, 4:0),
	s(emc_dll_xform_dqso, 22:12, pmc_scratch83, 15:5),
	s(emc_dll_xform_dqs1, 4:0, pmc_scratch83, 20:16),
	s(emc_dll_xform_dqs1, 22:12, pmc_scratch83, 31:21),
	s(ch1_emc_dll_xform_dqs1, 4:0, pmc_scratch84, 4:0),
	s(ch1_emc_dll_xform_dqs1, 22:12, pmc_scratch84, 15:5),
	s(ch1_emc_dll_xform_dqs2, 4:0, pmc_scratch84, 20:16),
	s(ch1_emc_dll_xform_dqs2, 22:12, pmc_scratch84, 31:21),
	s(emc_dll_xform_dqs2, 4:0, pmc_scratch85, 4:0),
	s(emc_dll_xform_dqs2, 22:12, pmc_scratch85, 15:5),
	s(emc_dll_xform_dqs3, 4:0, pmc_scratch85, 20:16),
	s(emc_dll_xform_dqs3, 22:12, pmc_scratch85, 31:21),
	s(ch1_emc_dll_xform_dqs3, 4:0, pmc_scratch86, 4:0),
	s(ch1_emc_dll_xform_dqs3, 22:12, pmc_scratch86, 15:5),
	s(ch1_emc_dll_xform_dqs4, 4:0, pmc_scratch86, 20:16),
	s(ch1_emc_dll_xform_dqs4, 22:12, pmc_scratch86, 31:21),
	s(emc_dll_xform_dqs4, 4:0, pmc_scratch87, 4:0),
	s(emc_dll_xform_dqs4, 22:12, pmc_scratch87, 15:5),
	s(ch1_emc_dll_xform_dqs5, 4:0, pmc_scratch87, 20:16),
	s(ch1_emc_dll_xform_dqs5, 22:12, pmc_scratch87, 31:21),
	s(emc_dll_xform_dqs5, 4:0, pmc_scratch88, 4:0),
	s(emc_dll_xform_dqs5, 22:12, pmc_scratch88, 15:5),
	s(emc_dll_xform_dqs6, 4:0, pmc_scratch88, 20:16),
	s(emc_dll_xform_dqs6, 22:12, pmc_scratch88, 31:21),
	s(ch1_emc_dll_xform_dqs6, 4:0, pmc_scratch89, 4:0),
	s(ch1_emc_dll_xform_dqs6, 22:12, pmc_scratch89, 15:5),
	s(emc_dll_xform_dqs7, 4:0, pmc_scratch89, 20:16),
	s(emc_dll_xform_dqs7, 22:12, pmc_scratch89, 31:21),
	s(ch1_emc_dll_xform_dqs7, 4:0, pmc_scratch90, 4:0),
	s(ch1_emc_dll_xform_dqs7, 22:12, pmc_scratch90, 15:5),
	s(ch1_emc_dll_xform_quse0, 4:0, pmc_scratch90, 20:16),
	s(ch1_emc_dll_xform_quse0, 22:12, pmc_scratch90, 31:21),
	s(emc_dll_xform_quse0, 4:0, pmc_scratch91, 4:0),
	s(emc_dll_xform_quse0, 22:12, pmc_scratch91, 15:5),
	s(ch1_emc_dll_xform_quse1, 4:0, pmc_scratch91, 20:16),
	s(ch1_emc_dll_xform_quse1, 22:12, pmc_scratch91, 31:21),
	s(emc_dll_xform_quse1, 4:0, pmc_scratch92, 4:0),
	s(emc_dll_xform_quse1, 22:12, pmc_scratch92, 15:5),
	s(ch1_emc_dll_xform_quse2, 4:0, pmc_scratch92, 20:16),
	s(ch1_emc_dll_xform_quse2, 22:12, pmc_scratch92, 31:21),
	s(emc_dll_xform_quse2, 4:0, pmc_scratch93, 4:0),
	s(emc_dll_xform_quse2, 22:12, pmc_scratch93, 15:5),
	s(emc_dll_xform_quse3, 4:0, pmc_scratch93, 20:16),
	s(emc_dll_xform_quse3, 22:12, pmc_scratch93, 31:21),
	s(ch1_emc_dll_xform_quse3, 4:0, pmc_scratch94, 4:0),
	s(ch1_emc_dll_xform_quse3, 22:12, pmc_scratch94, 15:5),
	s(ch1_emc_dll_xform_quse4, 4:0, pmc_scratch94, 20:16),
	s(ch1_emc_dll_xform_quse4, 22:12, pmc_scratch94, 31:21),
	s(emc_dll_xform_quse4, 4:0, pmc_scratch95, 4:0),
	s(emc_dll_xform_quse4, 22:12, pmc_scratch95, 15:5),
	s(ch1_emc_dll_xform_quse5, 4:0, pmc_scratch95, 20:16),
	s(ch1_emc_dll_xform_quse5, 22:12, pmc_scratch95, 31:21),
	s(emc_dll_xform_quse5, 4:0, pmc_scratch96, 4:0),
	s(emc_dll_xform_quse5, 22:12, pmc_scratch96, 15:5),
	s(ch1_emc_dll_xform_quse6, 4:0, pmc_scratch96, 20:16),
	s(ch1_emc_dll_xform_quse6, 22:12, pmc_scratch96, 31:21),
	s(emc_dll_xform_quse6, 4:0, pmc_scratch97, 4:0),
	s(emc_dll_xform_quse6, 22:12, pmc_scratch97, 15:5),
	s(ch1_emc_dll_xform_quse7, 4:0, pmc_scratch97, 20:16),
	s(ch1_emc_dll_xform_quse7, 22:12, pmc_scratch97, 31:21),
	s(emc_dll_xform_quse7, 4:0, pmc_scratch98, 4:0),
	s(emc_dll_xform_quse7, 22:12, pmc_scratch98, 15:5),
	s(emc_dll_xform_dq0, 4:0, pmc_scratch98, 20:16),
	s(emc_dll_xform_dq0, 22:12, pmc_scratch98, 31:21),
	s(ch1_emc_dll_xform_dq0, 4:0, pmc_scratch99, 4:0),
	s(ch1_emc_dll_xform_dq0, 22:12, pmc_scratch99, 15:5),
	s(emc_dll_xform_dq1, 4:0, pmc_scratch99, 20:16),
	s(emc_dll_xform_dq1, 22:12, pmc_scratch99, 31:21),
	s(ch1_emc_dll_xform_dq1, 4:0, pmc_scratch100, 4:0),
	s(ch1_emc_dll_xform_dq1, 22:12, pmc_scratch100, 15:5),
	s(emc_dll_xform_dq2, 4:0, pmc_scratch100, 20:16),
	s(emc_dll_xform_dq2, 22:12, pmc_scratch100, 31:21),
	s(ch1_emc_dll_xform_dq2, 4:0, pmc_scratch101, 4:0),
	s(ch1_emc_dll_xform_dq2, 22:12, pmc_scratch101, 15:5),
	s(emc_dll_xform_dq3, 4:0, pmc_scratch101, 20:16),
	s(emc_dll_xform_dq3, 22:12, pmc_scratch101, 31:21),
	s(ch1_emc_dll_xform_dq3, 4:0, pmc_scratch102, 4:0),
	s(ch1_emc_dll_xform_dq3, 22:12, pmc_scratch102, 15:5),
	s(emc_pre_refresh_req_cnt, 15:0, pmc_scratch102, 31:16),
	s(ch1_emc_cdb_cntl_1, 1:0, pmc_scratch103, 1:0),
	s(ch1_emc_cdb_cntl_1, 4:3, pmc_scratch103, 3:2),
	s(ch1_emc_cdb_cntl_1, 7:6, pmc_scratch103, 5:4),
	s(ch1_emc_cdb_cntl_1, 10:9, pmc_scratch103, 7:6),
	s(ch1_emc_cdb_cntl_1, 13:12, pmc_scratch103, 9:8),
	s(ch1_emc_cdb_cntl_1, 16:15, pmc_scratch103, 11:10),
	s(ch1_emc_cdb_cntl_1, 19:18, pmc_scratch103, 13:12),
	s(ch1_emc_cdb_cntl_1, 22:21, pmc_scratch103, 15:14),
	s(emc_cdb_cntl1, 1:0, pmc_scratch103, 17:16),
	s(emc_cdb_cntl1, 4:3, pmc_scratch103, 19:18),
	s(emc_cdb_cntl1, 7:6, pmc_scratch103, 21:20),
	s(emc_cdb_cntl1, 10:9, pmc_scratch103, 23:22),
	s(emc_cdb_cntl1, 13:12, pmc_scratch103, 25:24),
	s(emc_cdb_cntl1, 16:15, pmc_scratch103, 27:26),
	s(emc_cdb_cntl1, 19:18, pmc_scratch103, 29:28),
	s(emc_cdb_cntl1, 22:21, pmc_scratch103, 31:30),
	s(ch1_emc_dll_xform_addr0, 4:0, pmc_scratch104, 4:0),
	s(ch1_emc_dll_xform_addr0, 22:12, pmc_scratch104, 15:5),
	s(emc_dll_xform_addr0, 4:0, pmc_scratch104, 20:16),
	s(emc_dll_xform_addr0, 22:12, pmc_scratch104, 31:21),
	s(emc_dll_xform_addr1, 4:0, pmc_scratch105, 4:0),
	s(emc_dll_xform_addr1, 22:12, pmc_scratch105, 15:5),
	s(ch1_emc_dll_xform_addr1, 4:0, pmc_scratch105, 20:16),
	s(ch1_emc_dll_xform_addr1, 22:12, pmc_scratch105, 31:21),
	s(ch1_emc_dll_xform_addr2, 4:0, pmc_scratch106, 4:0),
	s(ch1_emc_dll_xform_addr2, 22:12, pmc_scratch106, 15:5),
	s(emc_dll_xform_addr2, 4:0, pmc_scratch106, 20:16),
	s(emc_dll_xform_addr2, 22:12, pmc_scratch106, 31:21),
	s(mc_emem_arb_timing_rc, 6:0, pmc_scratch108, 6:0),
	s(mc_emem_arb_timing_faw, 6:0, pmc_scratch108, 13:7),
	s(mc_emem_arb_timing_wap2pre, 6:0, pmc_scratch108, 20:14),
	s(emc_rdv, 5:0, pmc_scratch108, 26:21),
	s(emc_qsafe, 4:0, pmc_scratch108, 31:27),
	s(emv_pdex2wr, 5:0, pmc_scratch109, 5:0),
	s(emc_pdex2rd, 5:0, pmc_scratch109, 11:6),
	s(emc_pchg2pden, 5:0, pmc_scratch109, 17:12),
	s(emc_act2pden, 5:0, pmc_scratch109, 23:18),
	s(emc_rw2pden, 5:0, pmc_scratch109, 29:24),
	s(emc_fbio_cfg5, 1:0, pmc_scratch109, 31:30),
	s(emc_tcke, 5:0, pmc_scratch110, 5:0),
	s(emc_trpab, 5:0, pmc_scratch110, 11:6),
	s(emc_ctt, 5:0, pmc_scratch110, 17:12),
	s(emc_einput, 5:0, pmc_scratch110, 23:18),
	s(emc_tckesr, 5:0, pmc_scratch110, 29:24),
	s(emc_fbio_cfg5, 3:2, pmc_scratch110, 31:30),
	s(emc_tpd, 5:0, pmc_scratch111, 5:0),
	s(emc_rdv_mask, 5:0, pmc_scratch111, 11:6),
	s(emc_xm2vttgenpadctrl2, 5:0, pmc_scratch111, 17:12),
	s(emc_xm2cmdpadctrl4, 0:0, pmc_scratch111, 18:18),
	s(emc_xm2cmdpadctrl4, 2:2, pmc_scratch111, 19:19),
	s(emc_xm2cmdpadctrl4, 4:4, pmc_scratch111, 20:20),
	s(emc_xm2cmdpadctrl4, 6:6, pmc_scratch111, 21:21),
	s(emc_xm2cmdpadctrl4, 8:8, pmc_scratch111, 22:22),
	s(emc_xm2cmdpadctrl4, 10:10, pmc_scratch111, 23:23),
	s(ch1_emc_xm2cmdpadctrl4, 0:0, pmc_scratch111, 24:24),
	s(ch1_emc_xm2cmdpadctrl4, 2:2, pmc_scratch111, 25:25),
	s(ch1_emc_xm2cmdpadctrl4, 4:4, pmc_scratch111, 26:26),
	s(ch1_emc_xm2cmdpadctrl4, 6:6, pmc_scratch111, 27:27),
	s(ch1_emc_xm2cmdpadctrl4, 8:8, pmc_scratch111, 28:28),
	s(ch1_emc_xm2cmdpadctrl4, 10:10, pmc_scratch111, 29:29),
	s(emc_fbio_cfg5, 9:8, pmc_scratch111, 31:30),
	s(mc_emem_arb_timing_rcd, 5:0, pmc_scratch112, 5:0),
	s(mc_emem_arb_timing_ras, 5:0, pmc_scratch112, 11:6),
	s(mc_emem_arb_timing_rap2pre, 5:0, pmc_scratch112, 17:12),
	s(mc_emem_arb_timing_r2w, 5:0, pmc_scratch112, 23:18),
	s(mc_emem_arb_timing_w2r, 5:0, pmc_scratch112, 29:24),
	s(emc_fbio_cfg5, 11:10, pmc_scratch112, 31:30),
	s(emc_tclkstable, 4:0, pmc_scratch113, 4:0),
	s(emc_tclkstop, 4:0, pmc_scratch113, 9:5),
	s(emc_ibdly, 4:0, pmc_scratch113, 14:10),
	s(mc_emem_arb_timing_r2r, 4:0, pmc_scratch113, 19:15),
	s(mc_emem_arb_timing_w2w, 4:0, pmc_scratch113, 24:20),
	s(mc_emem_adr_cfg_channel_mask_propag, 4:0, pmc_scratch113, 29:25),
	s(emc_fbio_cfg5, 12:12, pmc_scratch113, 30:30),
	s(emc_fbio_cfg5, 16:16, pmc_scratch113, 31:31),
	s(emc_clken_override, 3:1, pmc_scratch114, 2:0),
	s(emc_clken_override, 6:6, pmc_scratch114, 3:3),
	s(emc_r2r, 3:0, pmc_scratch114, 7:4),
	s(emc_w2w, 3:0, pmc_scratch114, 11:8),
	s(emc_wdv_mask, 3:0, pmc_scratch114, 15:12),
	s(mc_emem_arb_timing_rrd, 3:0, pmc_scratch114, 19:16),
	s(emc_fbio_cfg6, 2:0, pmc_scratch114, 22:20),
	s(emc_einput_duration, 2:0, pmc_scratch114, 25:23),
	s(emc_ctt_duration, 2:0, pmc_scratch114, 28:26),
	s(emc_fbio_cfg5, 15:13, pmc_scratch115, 5:3),
	s(bootrom_patch_data, 31:0, pmc_scratch16, 31:0),
	s(emc_dev_select, 1:0, pmc_scratch17, 31:30),
	s(emc_zcal_warmcoldboot_enables, 1:0, pmc_scratch18, 31:30),
	s(emc_warmboot_extra_modereg_write_en, 0:0, pmc_scratch47, 31:31),
	s(emc_cfg_dig_dll_period_warmboot, 1:0, pmc_scratch48, 31:30),
	s(mc_emc_reg_mode, 1:0, pmc_scratch50, 31:30),
	s(emc_ca_training_enable, 0:0, pmc_scratch51, 30:30),
	s(mc_clken_override_all_warmboot, 0:0, pmc_scratch51, 31:31),
	s(emc_clken_override_all_warmboot, 0:0, pmc_scratch56, 30:30),
	s(emc_mrs_warmboot_enable, 0:0, pmc_scratch56, 31:31),
	s(ahb_arb_xbar_ctrl_mem_init_done, 0:0, pmc_scratch59, 31:31),
	s(emc_timing_control_wait, 7:0, pmc_scratch66, 25:18),
	s(emc_zcal_warmboot_wait, 7:0, pmc_scratch67, 25:18),
	s(emc_auto_cal_wait, 7:0, pmc_scratch68, 25:18),
	s(warmboot_wait, 7:0, pmc_scratch69, 25:18),
	s(emc_pin_program_wait, 7:0, pmc_scratch70, 25:18),
	s(bootrom_patch_control, 15:0, pmc_scratch107, 15:0),
	s(swizzle_rank_byte_encode, 15:0, pmc_scratch107, 31:16),
	s(emc_extra_refresh_num, 2:0, pmc_scratch114, 31:29),
	s(memory_type, 2:0, pmc_scratch115, 2:0),
};

struct pack_fields pack_list_ddr3[] = {
	s(emc_mrs, 13:0, pmc_scratch5, 13:0),
	s(emc_emrs, 13:0, pmc_scratch5, 27:14),
	s(emc_mrs, 21:20, pmc_scratch5, 29:28),
	s(emc_mrs, 31:30, pmc_scratch5, 31:30),
	s(emc_emrs2, 13:0, pmc_scratch7, 13:0),
	s(emc_emrs, 21:20, pmc_scratch7, 15:14),
	s(emc_emrs, 31:30, pmc_scratch7, 17:16),
	s(emc_emrs2, 21:20, pmc_scratch7, 19:18),
	s(emc_emrs3, 13:0, pmc_scratch8, 13:0),
	s(emc_emrs2, 31:30, pmc_scratch8, 15:14),
	s(emc_emrs3, 21:20, pmc_scratch8, 17:16),
	s(emc_emrs3, 31:30, pmc_scratch8, 19:18),
	s(emc_warmboot_mrs_extra, 13:0, pmc_scratch9, 13:0),
	s(emc_warmboot_mrs_extra, 31:30, pmc_scratch9, 15:14),
	s(emc_warmboot_mrs_extra, 21:20, pmc_scratch9, 17:16),
	s(emc_zq_cal_ddr3_warmboot, 31:30, pmc_scratch9, 19:18),
	s(emc_mrs, 27:26, pmc_scratch10, 1:0),
	s(emc_emrs, 27:26, pmc_scratch10, 3:2),
	s(emc_emrs2, 27:26, pmc_scratch10, 5:4),
	s(emc_emrs3, 27:26, pmc_scratch10, 7:6),
	s(emc_warmboot_mrs_extra, 27:27, pmc_scratch10, 8:8),
	s(emc_warmboot_mrs_extra, 26:26, pmc_scratch10, 9:9),
	s(emc_zq_cal_ddr3_warmboot, 0:0, pmc_scratch10, 10:10),
	s(emc_zq_cal_ddr3_warmboot, 4:4, pmc_scratch10, 11:11),
	c(0, 31:0, pmc_scratch116, 31:0),
	c(0, 31:0, pmc_scratch117, 31:0),
};

struct pack_fields pack_list_lpddr2[] = {
	s(emc_mrw_lpddr2_zcal_warmboot, 23:16, pmc_scratch5, 7:0),
	s(emc_mrw_lpddr2_zcal_warmboot, 7:0, pmc_scratch5, 15:8),
	s(emc_warmboot_mrw_extra, 23:16, pmc_scratch5, 23:16),
	s(emc_warmboot_mrw_extra, 7:0, pmc_scratch5, 31:24),
	s(emc_mrw_lpddr2_zcal_warmboot, 31:30, pmc_scratch6, 1:0),
	s(emc_warmboot_mrw_extra, 31:30, pmc_scratch6, 3:2),
	s(emc_mrw_lpddr2_zcal_warmboot, 27:26, pmc_scratch6, 5:4),
	s(emc_warmboot_mrw_extra, 27:26, pmc_scratch6, 7:6),
	s(emc_mrw1, 7:0, pmc_scratch7, 7:0),
	s(emc_mrw1, 23:16, pmc_scratch7, 15:8),
	s(emc_mrw1, 27:26, pmc_scratch7, 17:16),
	s(emc_mrw1, 31:30, pmc_scratch7, 19:18),
	s(emc_mrw2, 7:0, pmc_scratch8, 7:0),
	s(emc_mrw2, 23:16, pmc_scratch8, 15:8),
	s(emc_mrw2, 27:26, pmc_scratch8, 17:16),
	s(emc_mrw2, 31:30, pmc_scratch8, 19:18),
	s(emc_mrw3, 7:0, pmc_scratch9, 7:0),
	s(emc_mrw3, 23:16, pmc_scratch9, 15:8),
	s(emc_mrw3, 27:26, pmc_scratch9, 17:16),
	s(emc_mrw3, 31:30, pmc_scratch9, 19:18),
	s(emc_mrw4, 7:0, pmc_scratch10, 7:0),
	s(emc_mrw4, 23:16, pmc_scratch10, 15:8),
	s(emc_mrw4, 27:26, pmc_scratch10, 17:16),
	s(emc_mrw4, 31:30, pmc_scratch10, 19:18),
};

struct pack_fields pack_list_2[] = {
	s(ch1_emc_addr_swizzle_stack1a, 11:0, pmc_secure_scratch8, 11:0),
	s(ch1_emc_addr_swizzle_stack1a, 31:16, pmc_secure_scratch8, 27:12),
	s(emc_adr_cfg, 0:0, pmc_secure_scratch8, 28:28),
	s(emc_adr_cfg, 7:7, pmc_secure_scratch8, 29:29),
	s(mc_emem_adr_cfg, 0:0, pmc_secure_scratch8, 30:30),
	s(mc_video_protect_write_access, 0:0, pmc_secure_scratch8, 31:31),
	s(emc_addr_swizzle_stack1a, 11:0, pmc_secure_scratch9, 11:0),
	s(emc_addr_swizzle_stack1a, 31:16, pmc_secure_scratch9, 27:12),
	s(mc_sec_carveout_protect_write_access, 0:0, pmc_secure_scratch9, 28:28),
	s(ch1_emc_addr_swizzle_stack2a, 27:0, pmc_secure_scratch10, 27:0),
	s(emc_addr_swizzle_stack2a, 27:0, pmc_secure_scratch11, 27:0),
	s(mc_emem_adr_cfg_bank_mask0, 0:0, pmc_secure_scratch12, 0:0),
	s(mc_emem_adr_cfg_bank_mask0, 1:1, pmc_secure_scratch12, 1:1),
	s(mc_emem_adr_cfg_bank_mask0, 31:10, pmc_secure_scratch12, 23:2),
	s(mc_emem_adr_cfg_channel_mask, 11:5, pmc_secure_scratch12, 30:24),
	s(mc_emem_adr_cfg_bank_mask1, 31:10, pmc_secure_scratch13, 21:0),
	s(mc_emem_adr_cfg_dev0, 2:0, pmc_secure_scratch13, 24:22),
	s(mc_emem_adr_cfg_dev0, 9:8, pmc_secure_scratch13, 26:25),
	s(mc_emem_adr_cfg_dev0, 19:16, pmc_secure_scratch13, 30:27),
	s(mc_emem_adr_cfg_bank_mask2, 31:10, pmc_secure_scratch14, 21:0),
	s(mc_emem_adr_cfg_dev1, 2:0, pmc_secure_scratch14, 24:22),
	s(mc_emem_adr_cfg_dev1, 9:8, pmc_secure_scratch14, 26:25),
	s(mc_emem_adr_cfg_dev1, 19:16, pmc_secure_scratch14, 30:27),
	s(ch1_emc_addr_swizzle_stack1b, 19:0, pmc_secure_scratch15, 19:0),
	s(ch1_emc_addr_swizzle_stack2b, 11:0, pmc_secure_scratch15, 31:20),
	s(emc_addr_swizzle_stack1b, 19:0, pmc_secure_scratch16, 19:0),
	s(emc_addr_swizzle_stack2b, 11:0, pmc_secure_scratch16, 31:20),
	s(mc_video_protect_vpr_override, 12:1, pmc_secure_scratch17, 11:0),
	s(mc_video_protect_vpr_override, 14:14, pmc_secure_scratch17, 12:12),
	s(mc_video_protect_vpr_override, 17:16, pmc_secure_scratch17, 14:13),
	s(mc_video_protect_vpr_override, 23:19, pmc_secure_scratch17, 19:15),
	s(mc_video_protect_bom, 31:20, pmc_secure_scratch17, 31:20),
	s(emc_addr_swizzle_stack3, 2:0, pmc_secure_scratch18, 2:0),
	s(emc_addr_swizzle_stack3, 6:4, pmc_secure_scratch18, 5:3),
	s(emc_addr_swizzle_stack3, 10:8, pmc_secure_scratch18, 8:6),
	s(emc_addr_swizzle_stack3, 14:12, pmc_secure_scratch18, 11:9),
	s(emc_addr_swizzle_stack3, 18:16, pmc_secure_scratch18, 14:12),
	s(emc_addr_swizzle_stack3, 22:20, pmc_secure_scratch18, 17:15),
	s(mc_emem_cfg, 12:0, pmc_secure_scratch18, 30:18),
	s(ch1_emc_addr_swizzle_stack3, 2:0, pmc_secure_scratch19, 2:0),
	s(ch1_emc_addr_swizzle_stack3, 6:4, pmc_secure_scratch19, 5:3),
	s(ch1_emc_addr_swizzle_stack3, 10:8, pmc_secure_scratch19, 8:6),
	s(ch1_emc_addr_swizzle_stack3, 14:12, pmc_secure_scratch19, 11:9),
	s(ch1_emc_addr_swizzle_stack3, 18:16, pmc_secure_scratch19, 14:12),
	s(ch1_emc_addr_swizzle_stack3, 22:20, pmc_secure_scratch19, 17:15),
	s(mc_video_protect_size_mb, 11:0, pmc_secure_scratch19, 29:18),
	s(mc_sec_carveout_bom, 31:20, pmc_secure_scratch20, 11:0),
	s(mc_sec_carveout_size_mb, 11:0, pmc_secure_scratch20, 23:12),
	c(0x1555555, 25:0, pmc_sec_disable2, 25:0),
	c(0xff, 7:0, pmc_sec_disable, 19:12),
	c(0, 31:0, pmc_scratch2, 31:0),
	m(pllm_base, 15:0, pmc_scratch2, 15:0),
	m(pllm_base, 20:20, pmc_scratch2, 16:16),
	m(pllm_misc2, 2:0, pmc_scratch2, 19:17),
	c(0, 31:0, pmc_scratch35, 31:0),
	m(pllm_misc1, 23:0, pmc_scratch35, 23:0),
	m(pllm_misc1, 30:28, pmc_scratch35, 30:28),
	c(0, 31:0, pmc_scratch3, 31:0),
	s(pllm_input_divider, 7:0, pmc_scratch3, 7:0),
	c(0x3e, 7:0, pmc_scratch3, 15:8),
	c(0, 3:0, pmc_scratch3, 19:16),
	s(pllm_kvco, 0:0, pmc_scratch3, 20:20),
	s(pllm_kcp, 1:0, pmc_scratch3, 22:21),
	c(0, 31:0, pmc_scratch36, 31:0),
	s(pllm_setup_control, 23:0, pmc_scratch36, 23:0),
	c(0, 31:0, pmc_scratch4, 31:0),
	s(pllm_stable_time, 9:0, pmc_scratch4, 9:0),
	s(pllm_stable_time, 9:0, pmc_scratch4, 19:10),
	s(pllm_select_div2, 0:0, pmc_pllm_wb0_override2, 27:27),
	c(1, 0:0, pmc_pllp_wb0_override, 11:11),
};
#endif	/* _TEGRA114_WB_PARAM_H_ */
