#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 11 18:12:27 2024
# Process ID: 33076
# Current directory: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_xbar_0_synth_1
# Command line: vivado.exe -log validation_example_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source validation_example_xbar_0.tcl
# Log file: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_xbar_0_synth_1/validation_example_xbar_0.vds
# Journal file: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_xbar_0_synth_1\vivado.jou
# Running On        :Barry-Home-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i9-10900K CPU @ 3.70GHz
# CPU Frequency     :3696 MHz
# CPU Physical cores:10
# CPU Logical cores :20
# Host memory       :34218 MB
# Swap memory       :2147 MB
# Total Virtual     :36365 MB
# Available Virtual :15401 MB
#-----------------------------------------------------------
source validation_example_xbar_0.tcl -notrace
