\doxysubsubsection{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}
\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM0\+PLUS\+\_\+\+REV}~0U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M0+ Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~2U
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0U
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___configuration__section__for___c_m_s_i_s_ga2b7180ed347a0e902c5765deb46e650e} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM0PLUS\_REV@{\_\_CM0PLUS\_REV}}
\index{\_\_CM0PLUS\_REV@{\_\_CM0PLUS\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_CM0PLUS\_REV}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM0\+PLUS\+\_\+\+REV~0U}



Configuration of the Cortex-\/\+M0+ Processor and Core Peripherals. 

Core Revision r0p0 ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_MPU\_PRESENT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1U}

STM32\+G0xx provides an MPU ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_NVIC\_PRIO\_BITS}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~2U}

STM32\+G0xx uses 2 Bits for the Priority Levels \label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_Vendor\_SysTickConfig}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0U}

Set to 1 if different Sys\+Tick Config is used ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_gaddbae1a1b57539f398eb5546a17de8f6} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_VTOR\_PRESENT@{\_\_VTOR\_PRESENT}}
\index{\_\_VTOR\_PRESENT@{\_\_VTOR\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_VTOR\_PRESENT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT~1U}

Vector Table Register supported ~\newline
 