INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.sim/sim_1/impl/func/xsim/Project2_TB_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSD2'
INFO: [VRFC 10-3107] analyzing entity 'Project2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.srcs/sources_1/new/TestBench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project2_TB'
ERROR: [VRFC 10-2989] 'start' is not declared [C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.srcs/sources_1/new/TestBench2.vhd:57]
ERROR: [VRFC 10-9458] unit 'tb_arch' is ignored due to previous errors [C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.srcs/sources_1/new/TestBench2.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.srcs/sources_1/new/TestBench2.vhd' is ignored due to errors
