#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Apr 16 12:38:35 2014
# Process ID: 769
# Log file: /home/vladimir/Z/zedboard/vivado.log
# Journal file: /home/vladimir/Z/zedboard/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project /home/vladimir/Z/zedboard/260214/260214.xpr
INFO: [Project 1-313] Project file moved from '/home/vladimir/260214' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_ADC_emul_0_0/dma_ADC_emul_0_0.upgrade_log', nor could it be found using path '/home/vladimir/260214/260214.srcs/sources_1/bd/dma/ip/dma_ADC_emul_0_0/dma_ADC_emul_0_0.upgrade_log'.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc: File not found as '/home/vladimir/Z/zedboard/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc'; using path '/home/vladimir/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/designprops.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/designprops.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/designprops.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/usercols.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/usercols.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/usercols.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'dma.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4508.418 ; gain = 98.684
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:user:reg_status:1.0 - reg_status_0
Adding component instance block -- xilinx.com:user:reg_init:1.0 - reg_init_0
Adding component instance block -- omega.local:user:ADC_emul:1.0 - ADC_emul_0
Adding component instance block -- xilinx.com:user:init_cdma:1.0 - init_cdma_0
Adding component instance block -- xilinx.com:user:acp:1.0 - acp_0
WARNING: [BD 41-176] The physical port 'm00_axi_araddr' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arprot' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arready' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rdata' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rresp' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rready' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <dma> from BD file </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4614.961 ; gain = 94.938
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4686.473 ; gain = 65.891
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 58 to revision 62
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma_acp_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1167] The pin 'C_M00_AXI_START_CAPTURE' is not found on the upgraded version of the cell '/acp_0'. Its connection to the net 'reg_init_0_start' has been removed.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4692.605 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4692.605 ; gain = 4.000
connect_bd_net -net [get_bd_nets reg_init_0_start] [get_bd_pins acp_0/START_CAPTURE] [get_bd_pins reg_init_0/start]
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4720.152 ; gain = 27.547
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1253'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1253'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1253'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_930'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_930'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_930'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1254'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1254'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1254'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_931'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_931'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_931'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1255'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1255'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1255'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_932'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_932'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_932'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1256'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1256'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1256'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4761.691 ; gain = 31.062
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1253'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1253'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1253'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_ds_930'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_ds_930'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_ds_930'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1254'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1254'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1254'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_931'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_931'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_931'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1255'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1255'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1255'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_932'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_932'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_932'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1256'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1256'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1256'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
reset_run synth_2
launch_runs synth_2
[Wed Apr 16 12:45:54 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
launch_runs impl_2
[Wed Apr 16 12:53:46 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 12:57:08 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/vladimir/Z/zedboard/.Xil/Vivado-769-ubuntu/dcp/dma_wrapper.xdc]
Finished Parsing XDC File [/home/vladimir/Z/zedboard/.Xil/Vivado-769-ubuntu/dcp/dma_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5388.445 ; gain = 4.000
Restoring placement.
Restored 3793 out of 3793 XDEF sites from archive | CPU: 2.440000 secs | Memory: 32.965828 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 5534.574 ; gain = 555.875
export_hardware [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] [get_runs impl_2] -bitstream -dir /home/vladimir/Z/zedboard/260214
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper_bd.bmm
Exporting to file /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5534.574 ; gain = 0.000
launch_sdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5570.191 ; gain = 35.617
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 62 to revision 63
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5653.043 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5653.043 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5683.512 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1265'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1265'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1265'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_939'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_939'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_939'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1266'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1266'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1266'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_940'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_940'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_940'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1267'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1267'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1267'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_941'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_941'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_941'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1268'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1268'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1268'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 5683.512 ; gain = 0.000
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5714.512 ; gain = 8.000
current_project 260214
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml}
INFO: [Project 1-313] Project file moved from '/root/zedboard/IPCore/init_cdma_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0', nor could it be found using path '/../root/zedboard/IPCore/init_cdma_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5773.531 ; gain = 15.020
undo
INFO: [Common 17-17] undo 'current_project 260214'
ipx::current_core {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
close_project
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5805.867 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5805.867 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1277'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1277'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1277'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_948'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_948'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_948'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1278'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1278'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1278'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_949'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_949'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_949'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1279'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1279'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1279'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_950'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_950'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_950'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1280'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1280'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1280'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 5805.867 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 13:49:14 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 13:49:14 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5868.699 ; gain = 0.000
close_project
export_hardware [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] [get_runs impl_2] -bitstream -dir /home/vladimir/Z/zedboard/260214
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper_bd.bmm
Exporting to file /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 5868.699 ; gain = 0.000
launch_sdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5868.699 ; gain = 0.000
current_project 260214
current_project edit_ip
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 63 to revision 65
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5868.699 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5868.699 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5868.699 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1289'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1289'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1289'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_957'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_957'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_957'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1290'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1290'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1290'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_958'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_958'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_958'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1291'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1291'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1291'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_959'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_959'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_959'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1292'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1292'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1292'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 5868.699 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 14:53:22 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 14:53:22 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
reset_run synth_2
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
startgroup
set_property -dict [list CONFIG.WIDTH {16}] [get_bd_cells ADC_emul_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5893.699 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "(C_M00_AXI_ADDR_WIDTH - (1 / 2))": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 65 to revision 66
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma_acp_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5893.699 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5893.699 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5893.699 ; gain = 0.000
current_project 260214
current_project edit_ip
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_ADDR_WIDTH / 2) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 66 to revision 67
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma_acp_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5893.699 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5893.699 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5893.699 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5893.699 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1301'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1301'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1301'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_966'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_966'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_966'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1302'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1302'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1302'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_967'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_967'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_967'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1303'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1303'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1303'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_968'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_968'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_968'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1304'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1304'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1304'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 5893.699 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 15:07:41 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 15:07:41 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
reset_run synth_2
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-565] dma_axi_bram_ctrl_0_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-566] dma_axi_bram_ctrl_0_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 131072
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.PROTOCOL = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-565] dma_axi_bram_ctrl_0_0: Protocol value = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 131072
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.PROTOCOL = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-565] dma_axi_bram_ctrl_0_0: Protocol value = AXI4
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-566] dma_axi_bram_ctrl_0_0: Should have reached here
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 131072
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.PROTOCOL = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-565] dma_axi_bram_ctrl_0_0: Protocol value = AXI4LITE
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 131072
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma_axi_bram_ctrl_0_0: value of PARAM_VALUE.FAULT_INJECT = 0
startgroup
set_property -dict [list CONFIG.C_M00_AXI_DATA_WIDTH {16} CONFIG.C_M00_AXI_TRANSACTIONS_NUM {262144}] [get_bd_cells acp_0]
endgroup
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5893.699 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5893.699 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1313'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1313'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1313'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_975'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_975'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_975'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1314'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1314'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1314'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_976'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_976'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_976'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1315'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1315'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1315'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_977'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_977'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_977'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1316'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1316'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1316'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 5893.699 ; gain = 0.000
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1313'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1313'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1313'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_ds_975'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_ds_975'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_ds_975'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1314'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1314'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1314'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_976'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_976'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_976'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1315'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1315'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1315'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_977'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_977'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_977'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1316'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1316'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1316'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 15:16:09 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 15:16:09 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
export_hardware [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] [get_runs impl_2] -bitstream -dir /home/vladimir/Z/zedboard/260214
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper_bd.bmm
Exporting to file /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5893.699 ; gain = 0.000
launch_sdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5893.699 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
ERROR: [Common 17-70] Application Exception: project already exists with this alias
startgroup
current_project 260214
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
set_property location {2 335 307} [get_bd_cells axi_datamover_0]
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TRANSACTIONS_NUM {131072}] [get_bd_cells acp_0]
endgroup
startgroup
endgroup
startgroup
endgroup
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5919.605 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1321'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1321'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1321'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_981'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_981'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_981'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1322'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1322'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1322'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_982'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_982'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_982'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1323'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1323'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1323'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_983'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_983'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_983'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1324'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1324'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1324'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 5930.246 ; gain = 10.641
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1321'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1321'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1321'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_ds_981'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_ds_981'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_ds_981'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1322'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1322'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1322'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_982'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_982'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_982'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1323'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1323'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1323'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_983'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_983'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_983'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1324'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1324'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1324'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
save_bd_design
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 16:07:44 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 16:07:45 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TRANSACTIONS_NUM {262144}] [get_bd_cells acp_0]
endgroup
reset_run impl_2 -noclean_dir
validate_bd_design
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6051.031 ; gain = 8.004
INFO: [Common 17-681] Processing pending cancel.
current_project edit_ip
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 67 to revision 68
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6152.031 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6152.031 ; gain = 16.000
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6152.031 ; gain = 0.000
success
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
current_project 260214
startgroup
set_property -dict [list CONFIG.WIDTH {32}] [get_bd_cells ADC_emul_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_M00_AXI_DATA_WIDTH {32}] [get_bd_cells acp_0]
endgroup
current_project edit_ip
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 68 to revision 69
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6152.031 ; gain = 0.000
delete_bd_objs [get_bd_nets processing_system7_0_fclk_clk0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk2] [get_bd_pins ADC_emul_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/acp_0/C_M00_AXI_DATA_ADC'(16) to net 'adc_emul_0_link'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6152.031 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_DATA_WIDTH {32}] [get_bd_cells acp_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 69 to revision 70
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma_acp_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6152.031 ; gain = 0.000
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1345'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1345'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1345'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_999'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_999'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_999'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1346'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1346'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1346'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_1000'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_1000'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_1000'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1347'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1347'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1347'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_1001'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_1001'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_1001'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1348'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1348'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1348'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 6152.031 ; gain = 0.000
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6152.031 ; gain = 0.000
current_project 260214
current_project edit_ip
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 70 to revision 71
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6152.031 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 6152.031 ; gain = 0.000
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6152.031 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/axi_mem_intercon/s01_couplers/S_AXI_rdata'(16) to net 's01_couplers_to_auto_pc_RDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wstrb'(4) to net 's01_couplers_to_auto_pc_WSTRB'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_pc/s_axi_wdata'(32) to net 's01_couplers_to_auto_pc_WDATA'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1353'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1353'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1353'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_1005'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_1005'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_1005'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1354'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1354'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1354'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_1006'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_1006'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_1006'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1355'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1355'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1355'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_1007'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_1007'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_1007'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1356'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1356'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1356'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 6152.031 ; gain = 0.000
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1353'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1353'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1353'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_ds_1005'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_ds_1005'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_ds_1005'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1354'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1354'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1354'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_1006'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_1006'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_1006'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1355'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1355'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1355'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_1007'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_1007'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_1007'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1356'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1356'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1356'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1353'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1353'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1353'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_ds_1005'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_ds_1005'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_ds_1005'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1354'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1354'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1354'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_1006'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_1006'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_1006'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1355'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1355'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1355'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_us_1007'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_us_1007'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_us_1007'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_auto_pc_1356'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_auto_pc_1356'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_auto_pc_1356'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [Common 17-14] Message 'IP_Flow 19-1706' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 16:49:26 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
export_hardware [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] [get_runs impl_2] -bitstream -dir /home/vladimir/Z/zedboard/260214
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper_bd.bmm
Exporting to file /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/260214/260214.runs/impl_2/dma_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 6210.051 ; gain = 16.000
launch_sdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/260214/hw/dma_wrapper.bit -workspace /home/vladimir/Z/zedboard/260214 -hwspec /home/vladimir/Z/zedboard/260214/hw/dma.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/Emul} {/home/vladimir/Z/zedboard/260214/IPCore/Emul/component.xml}
INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/Emul'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/Emul'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6210.051 ; gain = 0.000
close_project
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6210.051 ; gain = 0.000
close_project
startgroup
set_property -dict [list CONFIG.C_M00_AXI_DATA_WIDTH {32}] [get_bd_cells acp_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 17:07:36 2014...
