Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 23 19:41:51 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cronometro_Board_timing_summary_routed.rpt -pb Cronometro_Board_timing_summary_routed.pb -rpx Cronometro_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_Board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.112        0.000                      0                  299        0.226        0.000                      0                  299        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.112        0.000                      0                  299        0.226        0.000                      0                  299        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_s/temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.670ns (26.333%)  route 1.874ns (73.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 10.011 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          1.492     7.323    acq/bot_e
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.152     7.475 r  acq/temp[3]_i_1__0/O
                         net (fo=1, routed)           0.383     7.858    cr/counter_s/temp_reg[4]_3[2]
    SLICE_X6Y76          FDRE                                         r  cr/counter_s/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.588    10.011    cr/counter_s/CLOCK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  cr/counter_s/temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.270    
                         clock uncertainty           -0.035    10.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)       -0.264     9.970    cr/counter_s/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.671ns (29.484%)  route 1.605ns (70.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          1.081     6.913    cr/counter_m/bot_e
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.153     7.066 r  cr/counter_m/temp[1]_i_1__0/O
                         net (fo=1, routed)           0.524     7.590    cr/counter_m/temp[1]_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)       -0.265     9.967    cr/counter_m/temp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.670ns (30.089%)  route 1.557ns (69.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          1.029     6.861    acq/bot_e
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.152     7.013 r  acq/temp[0]_i_1/O
                         net (fo=1, routed)           0.527     7.540    cr/counter_m/temp_reg[5]_2[0]
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)       -0.286     9.946    cr/counter_m/temp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.668ns (31.857%)  route 1.429ns (68.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.556     7.411    cr/counter_m/E[0]
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_CE)      -0.366     9.866    cr/counter_m/temp_reg[2]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.668ns (31.857%)  route 1.429ns (68.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.556     7.411    cr/counter_m/E[0]
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_CE)      -0.366     9.866    cr/counter_m/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.668ns (31.857%)  route 1.429ns (68.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.556     7.411    cr/counter_m/E[0]
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_CE)      -0.366     9.866    cr/counter_m/temp_reg[4]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.668ns (31.857%)  route 1.429ns (68.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.556     7.411    cr/counter_m/E[0]
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_CE)      -0.366     9.866    cr/counter_m/temp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_s/temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.670ns (32.168%)  route 1.413ns (67.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 10.011 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          1.030     6.862    acq/bot_e
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.152     7.014 r  acq/temp[0]_i_1__0/O
                         net (fo=1, routed)           0.382     7.397    cr/counter_s/temp_reg[4]_3[0]
    SLICE_X2Y75          FDRE                                         r  cr/counter_s/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.588    10.011    cr/counter_s/CLOCK_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  cr/counter_s/temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.286    
                         clock uncertainty           -0.035    10.250    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)       -0.228    10.022    cr/counter_s/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.445%)  route 1.217ns (64.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.343     7.198    cr/counter_m/E[0]
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.404     9.828    cr/counter_m/temp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 b_e/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cr/counter_m/temp_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.668ns (35.445%)  route 1.217ns (64.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 10.009 - 5.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.711     5.314    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  b_e/CLEARED_BTN_reg/Q
                         net (fo=21, routed)          0.873     6.705    cr/fr/bot_e
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     6.855 r  cr/fr/temp[5]_i_1__0/O
                         net (fo=6, routed)           0.343     7.198    cr/counter_m/E[0]
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    10.009    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cr/counter_m/temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.268    
                         clock uncertainty           -0.035    10.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.404     9.828    cr/counter_m/temp_reg[1]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  2.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b_e/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  b_e/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.138     1.816    b_e/BTN_state[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  b_e/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    b_e/BTN_state__0[1]
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     1.635    b_e/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 b_l/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_l/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  b_l/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.165     1.821    b_l/BTN_state[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  b_l/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    b_l/BTN_state__0[1]
    SLICE_X1Y79          FDRE                                         r  b_l/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.092     1.606    b_l/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b_l/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_l/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.513    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  b_l/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  b_l/deb.count_reg[0]/Q
                         net (fo=4, routed)           0.168     1.823    b_l/deb.count_reg_n_0_[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  b_l/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    b_l/deb.count[0]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  b_l/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.029    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  b_l/deb.count_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.604    b_l/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b_l/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_l/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  b_l/CLEARED_BTN_reg/Q
                         net (fo=6, routed)           0.168     1.824    b_l/bot_l
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  b_l/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    b_l/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y79          FDRE                                         r  b_l/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/CLEARED_BTN_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091     1.605    b_l/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.512    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  b_e/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b_e/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.774    b_e/deb.count_reg_n_0_[20]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  b_e/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    b_e/deb.count_reg[20]_i_1_n_4
    SLICE_X5Y78          FDRE                                         r  b_e/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.862     2.027    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  b_e/deb.count_reg[20]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    b_e/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.512    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  b_e/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b_e/deb.count_reg[16]/Q
                         net (fo=3, routed)           0.120     1.774    b_e/deb.count_reg_n_0_[16]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  b_e/deb.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    b_e/deb.count_reg[16]_i_1_n_4
    SLICE_X5Y77          FDRE                                         r  b_e/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.026    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  b_e/deb.count_reg[16]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    b_e/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.513    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  b_e/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  b_e/deb.count_reg[24]/Q
                         net (fo=3, routed)           0.120     1.775    b_e/deb.count_reg_n_0_[24]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  b_e/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    b_e/deb.count_reg[24]_i_1_n_4
    SLICE_X5Y79          FDRE                                         r  b_e/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.863     2.028    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  b_e/deb.count_reg[24]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    b_e/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  b_e/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  b_e/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.776    b_e/deb.count_reg_n_0_[28]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  b_e/deb.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    b_e/deb.count_reg[28]_i_1_n_4
    SLICE_X5Y80          FDRE                                         r  b_e/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.864     2.029    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  b_e/deb.count_reg[28]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    b_e/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.509    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  b_e/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.771    b_e/deb.count_reg_n_0_[4]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  b_e/deb.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    b_e/deb.count_reg[4]_i_1_n_4
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.023    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[4]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.614    b_e/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_e/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_e/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.509    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  b_e/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  b_e/deb.count_reg[8]/Q
                         net (fo=3, routed)           0.120     1.771    b_e/deb.count_reg_n_0_[8]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  b_e/deb.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    b_e/deb.count_reg[8]_i_1_n_4
    SLICE_X5Y75          FDRE                                         r  b_e/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.023    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  b_e/deb.count_reg[8]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.105     1.614    b_e/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     acq/dato_h_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     acq/dato_h_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     acq/dato_h_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     acq/dato_h_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     acq/dato_h_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     acq/dato_m_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     acq/dato_m_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     acq/dato_m_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     acq/dato_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     acq/dato_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     acq/dato_h_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     acq/dato_h_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     acq/dato_h_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     acq/dato_h_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     acq/dato_h_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     acq/dato_h_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     acq/dato_h_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     acq/dato_h_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cr/counter_s/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 4.473ns (42.544%)  route 6.041ns (57.456%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.706    10.309    cr/counter_s/CLOCK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  cr/counter_s/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.524    10.833 r  cr/counter_s/temp_reg[3]/Q
                         net (fo=19, routed)          1.921    12.754    cr/counter_s/sec[3]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.124    12.878 r  cr/counter_s/cathodes_out_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.829    13.707    cr/counter_m/cathodes_out_OBUF[3]_inst_i_1
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.124    13.831 r  cr/counter_m/cathodes_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.642    14.472    cr/counter_h/cathodes_out[0]
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.124    14.596 r  cr/counter_h/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.650    17.246    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.823 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.823    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_s/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.050ns  (logic 4.446ns (44.241%)  route 5.604ns (55.759%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.706    10.309    cr/counter_s/CLOCK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  cr/counter_s/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.524    10.833 r  cr/counter_s/temp_reg[3]/Q
                         net (fo=19, routed)          1.749    12.582    cr/counter_s/sec[3]
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    12.706 r  cr/counter_s/cathodes_out_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.444    13.150    cr/counter_m/cathodes_out_OBUF[3]_inst_i_1_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    13.274 r  cr/counter_m/cathodes_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.582    13.856    cr/counter_h/cathodes_out[3]
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.124    13.980 r  cr/counter_h/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.829    16.809    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.359 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.359    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_m/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 4.433ns (44.661%)  route 5.493ns (55.339%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.704    10.307    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.524    10.831 r  cr/counter_m/temp_reg[3]/Q
                         net (fo=18, routed)          1.910    12.741    cr/counter_m/min[3]
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124    12.865 r  cr/counter_m/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.706    13.571    cr/counter_m/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  cr/counter_m/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.761    14.456    cr/counter_h/cathodes_out[6]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.124    14.580 r  cr/counter_h/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.116    16.696    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.233 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.233    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_m/temp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.714ns (49.704%)  route 4.771ns (50.296%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.704    10.307    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.524    10.831 r  cr/counter_m/temp_reg[4]/Q
                         net (fo=18, routed)          1.470    12.301    cr/counter_m/min[4]
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124    12.425 r  cr/counter_m/cathodes_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.425    cr/counter_m/cathodes_out_OBUF[1]_inst_i_5_n_0
    SLICE_X7Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    12.637 r  cr/counter_m/cathodes_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.672    13.309    cr/counter_h/cathodes_out[1]
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.299    13.608 r  cr/counter_h/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.628    16.236    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.792 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.792    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_m/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.688ns (51.737%)  route 4.373ns (48.263%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.704    10.307    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.524    10.831 r  cr/counter_m/temp_reg[3]/Q
                         net (fo=18, routed)          1.672    12.503    cr/counter_m/min[3]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  cr/counter_m/cathodes_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.627    cr/counter_m/cathodes_out_OBUF[4]_inst_i_5_n_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I0_O)      0.209    12.836 r  cr/counter_m/cathodes_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.022    13.858    cr/counter_h/cathodes_out[4]_1
    SLICE_X6Y74          LUT5 (Prop_lut5_I2_O)        0.297    14.155 r  cr/counter_h/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.679    15.833    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    19.367 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.367    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_s/temp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.657ns (51.666%)  route 4.357ns (48.334%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.706    10.309    cr/counter_s/CLOCK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  cr/counter_s/temp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.524    10.833 r  cr/counter_s/temp_reg[2]/Q
                         net (fo=18, routed)          1.338    12.171    cr/counter_s/sec[2]
    SLICE_X0Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.295 r  cr/counter_s/cathodes_out_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.000    12.295    cr/counter_s/cathodes_out_OBUF[2]_inst_i_8_n_0
    SLICE_X0Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    12.512 r  cr/counter_s/cathodes_out_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.661    13.173    cr/counter_h/cathodes_out[2]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.299    13.472 r  cr/counter_h/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.357    15.829    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.323 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.323    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cr/counter_m/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 4.720ns (53.569%)  route 4.091ns (46.431%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.704    10.307    cr/counter_m/CLOCK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  cr/counter_m/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.524    10.831 r  cr/counter_m/temp_reg[3]/Q
                         net (fo=18, routed)          1.559    12.389    cr/counter_m/min[3]
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.124    12.513 r  cr/counter_m/cathodes_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.513    cr/counter_m/cathodes_out_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    12.725 r  cr/counter_m/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.436    13.162    cr/counter_h/cathodes_out[5]
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.299    13.461 r  cr/counter_h/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.096    15.557    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    19.117 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.117    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.493ns (56.731%)  route 3.427ns (43.269%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.712     5.315    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  disp/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.865     6.599    disp/counter_instance/c_reg[2]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.327     6.926 r  disp/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.562     9.487    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.747    13.234 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.234    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.292ns (54.555%)  route 3.576ns (45.445%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.712     5.315    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  disp/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.865     6.599    disp/counter_instance/c_reg[2]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.299     6.898 r  disp/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.711     9.608    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.183 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.183    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.349ns (55.306%)  route 3.514ns (44.694%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.712     5.315    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  disp/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          1.159     6.929    disp/counter_instance/c_reg[0]_0
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.154     7.083 r  disp/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.356     9.439    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.739    13.177 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.177    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.437ns (69.204%)  route 0.639ns (30.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.287     1.942    disp/counter_instance/c_reg[1]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.987 r  disp/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.340    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.590 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.590    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.505ns (68.105%)  route 0.705ns (31.895%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  disp/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.228     1.884    disp/counter_instance/c_reg[0]_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.046     1.930 r  disp/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.406    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.318     3.725 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.725    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.464ns (65.824%)  route 0.760ns (34.176%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  disp/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.230     1.872    cr/counter_h/cathodes_out[4]
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.098     1.970 r  cr/counter_h/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.501    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.739 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.739    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.484ns (65.277%)  route 0.790ns (34.723%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.188     1.843    disp/counter_instance/c_reg[1]_0
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.042     1.885 r  disp/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.487    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     3.788 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.420ns (60.853%)  route 0.914ns (39.147%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.588     2.244    cr/counter_h/cathodes_out[4]_0
    SLICE_X6Y74          LUT5 (Prop_lut5_I3_O)        0.045     2.289 r  cr/counter_h/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.614    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.848 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.848    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.493ns (61.473%)  route 0.935ns (38.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.245     1.900    disp/counter_instance/c_reg[0]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  disp/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.691     2.636    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.307     3.942 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.942    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.439ns (58.985%)  route 1.000ns (41.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  disp/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.228     1.884    disp/counter_instance/c_reg[0]_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.929 r  disp/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.701    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.953 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.953    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.487ns (60.928%)  route 0.954ns (39.072%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.287     1.942    disp/counter_instance/c_reg[1]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.987 r  disp/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.667     2.654    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.955 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.955    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.461ns (58.759%)  route 1.025ns (41.241%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  disp/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.245     1.900    disp/counter_instance/c_reg[0]_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  disp/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.726    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.000 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.000    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.487ns (58.564%)  route 1.052ns (41.436%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.595     1.514    disp/counter_instance/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  disp/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  disp/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.547     2.189    cr/counter_h/cathodes_out[4]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.098     2.287 r  cr/counter_h/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.793    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.054 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.054    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.636ns (25.831%)  route 4.697ns (74.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.973     6.333    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586     5.009    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.636ns (25.831%)  route 4.697ns (74.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.973     6.333    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586     5.009    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.636ns (25.831%)  route 4.697ns (74.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.973     6.333    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586     5.009    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.333ns  (logic 1.636ns (25.831%)  route 4.697ns (74.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.973     6.333    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586     5.009    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  b_e/deb.count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.295ns  (logic 1.636ns (25.985%)  route 4.659ns (74.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.936     6.295    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.593     5.016    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.295ns  (logic 1.636ns (25.985%)  route 4.659ns (74.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.936     6.295    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.593     5.016    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_e/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.295ns  (logic 1.636ns (25.985%)  route 4.659ns (74.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_e/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.150     5.359 r  b_e/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.936     6.295    b_e/deb.count[31]_i_2_n_0
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.593     5.016    b_e/CLOCK_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  b_e/deb.count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_l/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.610ns (25.608%)  route 4.676ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_l/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     5.333 r  b_l/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.953     6.286    b_l/deb.count[31]_i_2__0_n_0
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.598     5.021    b_l/CLOCK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_l/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.610ns (25.608%)  route 4.676ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_l/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     5.333 r  b_l/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.953     6.286    b_l/deb.count[31]_i_2__0_n_0
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.598     5.021    b_l/CLOCK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_l/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.610ns (25.608%)  route 4.676ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=81, routed)          3.724     5.209    b_l/RST_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     5.333 r  b_l/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.953     6.286    b_l/deb.count[31]_i_2__0_n_0
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.598     5.021    b_l/CLOCK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  b_l/deb.count_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            acq/dato_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.260ns (41.163%)  route 0.372ns (58.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[4]_inst/O
                         net (fo=3, routed)           0.372     0.632    acq/dato_m_reg[5]_0[4]
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.026    acq/CLOCK_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[4]/C

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            acq/dato_m_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.260ns (37.648%)  route 0.431ns (62.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switches_IBUF[4]_inst/O
                         net (fo=3, routed)           0.431     0.691    acq/dato_m_reg[5]_0[4]
    SLICE_X4Y75          FDRE                                         r  acq/dato_m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.023    acq/CLOCK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  acq/dato_m_reg[4]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            b_l/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.289ns (40.979%)  route 0.417ns (59.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  LOAD_IBUF_inst/O
                         net (fo=3, routed)           0.417     0.661    b_l/LOAD_IBUF
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.045     0.706 r  b_l/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.706    b_l/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y79          FDRE                                         r  b_l/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 enable_data
                            (input port)
  Destination:            b_e/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.293ns (41.203%)  route 0.418ns (58.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  enable_data (IN)
                         net (fo=0)                   0.000     0.000    enable_data
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  enable_data_IBUF_inst/O
                         net (fo=3, routed)           0.418     0.666    b_e/enable_data_IBUF
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  b_e/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.711    b_e/BTN_state__0[1]
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            acq/dato_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.245ns (33.745%)  route 0.481ns (66.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.481     0.726    acq/dato_m_reg[5]_0[3]
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.026    acq/CLOCK_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[3]/C

Slack:                    inf
  Source:                 enable_data
                            (input port)
  Destination:            b_e/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.293ns (38.544%)  route 0.467ns (61.456%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  enable_data (IN)
                         net (fo=0)                   0.000     0.000    enable_data
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  enable_data_IBUF_inst/O
                         net (fo=3, routed)           0.467     0.715    b_e/enable_data_IBUF
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.045     0.760 r  b_e/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.760    b_e/CLEARED_BTN_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.865     2.030    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  b_e/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 enable_data
                            (input port)
  Destination:            b_e/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.293ns (38.170%)  route 0.474ns (61.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  enable_data (IN)
                         net (fo=0)                   0.000     0.000    enable_data
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  enable_data_IBUF_inst/O
                         net (fo=3, routed)           0.474     0.722    b_e/enable_data_IBUF
    SLICE_X2Y79          LUT6 (Prop_lut6_I1_O)        0.045     0.767 r  b_e/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.767    b_e/BTN_state__0[0]
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_e/CLOCK_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  b_e/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            acq/dato_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.265ns (34.100%)  route 0.512ns (65.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.512     0.777    acq/dato_m_reg[5]_0[5]
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.026    acq/CLOCK_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  acq/dato_s_reg[5]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            b_l/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.289ns (36.998%)  route 0.493ns (63.002%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  LOAD_IBUF_inst/O
                         net (fo=3, routed)           0.493     0.737    b_l/LOAD_IBUF
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045     0.782 r  b_l/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.782    b_l/BTN_state__0[0]
    SLICE_X1Y79          FDRE                                         r  b_l/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.866     2.031    b_l/CLOCK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_l/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cr/fr/count_for_division.counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.254ns (32.346%)  route 0.530ns (67.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RST_IBUF_inst/O
                         net (fo=81, routed)          0.530     0.784    cr/fr/RST_IBUF
    SLICE_X5Y84          FDRE                                         r  cr/fr/count_for_division.counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.868     2.033    cr/fr/CLOCK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  cr/fr/count_for_division.counter_reg[25]/C





