<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="fpga_target">
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" CBX_FILE_NAME="ddio_out_uqe.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad" CBX_FILE_NAME="ddio_out_09f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0" CBX_FILE_NAME="shift_taps_j0v.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_4|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_2|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_3pr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad" CBX_FILE_NAME="ddio_out_b9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_5|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_f5f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0" CBX_FILE_NAME="shift_taps_qev.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_3pr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_6|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_sa21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_bo41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_hpr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|SCFIFO:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_pea1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_1kv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_7|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_acn1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_hvr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_hpr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" CBX_FILE_NAME="dpram_k3s1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ug21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_ru41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|SCFIFO:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_rea1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|SCFIFO:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_2ga1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_8lr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad" CBX_FILE_NAME="ddio_out_b9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_0e21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad" CBX_FILE_NAME="ddio_out_jaf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|ALTSYNCRAM:the_altsyncram" CBX_FILE_NAME="altsyncram_mri1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ij21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_okr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|altsyncram:fault_access_addr_rtl_0" CBX_FILE_NAME="altsyncram_mvm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_eo41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_2d12.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_ao41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_3pr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_ao41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_f5f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_ao41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ha21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_3pr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad" CBX_FILE_NAME="ddio_out_29f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ug21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_ao41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_hpr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ga21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_cl41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_c9v1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ed21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|ALTSYNCRAM:altsyncram_component" CBX_FILE_NAME="altsyncram_hpr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0" CBX_FILE_NAME="shift_taps_e0v.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|SCFIFO:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_8ga1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad" CBX_FILE_NAME="ddio_out_b9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_g0n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad" CBX_FILE_NAME="ddio_out_09f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad" CBX_FILE_NAME="ddio_out_b9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|ALTSYNCRAM:the_altsyncram" CBX_FILE_NAME="altsyncram_4im1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_0|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo" CBX_FILE_NAME="scfifo_go41.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad" CBX_FILE_NAME="ddio_out_b9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|ALTSYNCRAM:the_altsyncram" CBX_FILE_NAME="altsyncram_mri1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_ga21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_1|multcore:mult_core|lpm_add_sub:adder" CBX_FILE_NAME="add_sub_fug.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0" CBX_FILE_NAME="altsyncram_md21.tdf"/>
	</PROJECT>
</LOG_ROOT>
