#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 28 18:15:19 2024
# Process ID: 80128
# Current directory: C:/Users/2000c/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent77048
# Log file: C:/Users/2000c/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/2000c/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_freeze_ila/CNN_0328_bowen_freeze_ila.xpr
update_compile_order -fileset sources_1
save_project_as CNN_0328_bowen_stream_ila C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila -exclude_run_results -force
import_files
update_module_reference design_1_grayscale_bram_freeze_0_0
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
update_module_reference design_1_grayscale_bram_freeze_0_0
delete_bd_objs [get_bd_nets i_en_0_1] [get_bd_ports i_en_0]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out_VGA25 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/grayscale_bram_freeze_0/i_data[0]} {design_1_i/grayscale_bram_freeze_0/i_data[1]} {design_1_i/grayscale_bram_freeze_0/i_data[2]} {design_1_i/grayscale_bram_freeze_0/i_data[3]} {design_1_i/grayscale_bram_freeze_0/i_data[4]} {design_1_i/grayscale_bram_freeze_0/i_data[5]} {design_1_i/grayscale_bram_freeze_0/i_data[6]} {design_1_i/grayscale_bram_freeze_0/i_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/CNN_pu_0/CNN_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/CNN_pu_0/conv1_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/CNN_pu_0/conv1_working ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_start_frame ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/grayscale_bram_freeze_0/o_frame_ready ]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out_VGA25 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/grayscale_bram_freeze_0/i_data[0]} {design_1_i/grayscale_bram_freeze_0/i_data[1]} {design_1_i/grayscale_bram_freeze_0/i_data[2]} {design_1_i/grayscale_bram_freeze_0/i_data[3]} {design_1_i/grayscale_bram_freeze_0/i_data[4]} {design_1_i/grayscale_bram_freeze_0/i_data[5]} {design_1_i/grayscale_bram_freeze_0/i_data[6]} {design_1_i/grayscale_bram_freeze_0/i_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/CNN_pu_0/CNN_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/CNN_pu_0/conv1_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/CNN_pu_0/conv1_working ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_start_frame ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_valid ]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/grayscale_bram_freeze_0/i_data[0]} {design_1_i/grayscale_bram_freeze_0/i_data[1]} {design_1_i/grayscale_bram_freeze_0/i_data[2]} {design_1_i/grayscale_bram_freeze_0/i_data[3]} {design_1_i/grayscale_bram_freeze_0/i_data[4]} {design_1_i/grayscale_bram_freeze_0/i_data[5]} {design_1_i/grayscale_bram_freeze_0/i_data[6]} {design_1_i/grayscale_bram_freeze_0/i_data[7]}]]
set_property mark_debug true [get_nets [list design_1_i/grayscale_bram_freeze_0/i_start_frame]]
set_property mark_debug true [get_nets [list design_1_i/grayscale_bram_freeze_0/i_valid]]
set_property mark_debug true [get_nets [list design_1_i/grayscale_bram_freeze_0/o_frame_ready]]
set_property mark_debug true [get_nets [list design_1_i/grayscale_bram_freeze_0/i_conv_working]]
set_property mark_debug true [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]}]]
set_property mark_debug true [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out_100 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/grayscale_bram_freeze_0/i_data[0]} {design_1_i/grayscale_bram_freeze_0/i_data[1]} {design_1_i/grayscale_bram_freeze_0/i_data[2]} {design_1_i/grayscale_bram_freeze_0/i_data[3]} {design_1_i/grayscale_bram_freeze_0/i_data[4]} {design_1_i/grayscale_bram_freeze_0/i_data[5]} {design_1_i/grayscale_bram_freeze_0/i_data[6]} {design_1_i/grayscale_bram_freeze_0/i_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_conv_working ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_start_frame ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/grayscale_bram_freeze_0/o_frame_ready ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
place_ports i_binary_sw_0 V10
set_property IOSTANDARD LVCMOS33 [get_ports [list i_binary_sw_0]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
close_design
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list design_1_i/grayscale_bram_freeze_0/i_conv_working design_1_i/grayscale_bram_freeze_0/i_start_frame design_1_i/grayscale_bram_freeze_0/i_valid design_1_i/grayscale_bram_freeze_0/o_frame_ready]]
set_property mark_debug true [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out_100 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/current_state[0]} {design_1_i/grayscale_bram_freeze_0/inst/current_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/grayscale_bram_freeze_0/inst/counter[0]} {design_1_i/grayscale_bram_freeze_0/inst/counter[1]} {design_1_i/grayscale_bram_freeze_0/inst/counter[2]} {design_1_i/grayscale_bram_freeze_0/inst/counter[3]} {design_1_i/grayscale_bram_freeze_0/inst/counter[4]} {design_1_i/grayscale_bram_freeze_0/inst/counter[5]} {design_1_i/grayscale_bram_freeze_0/inst/counter[6]} {design_1_i/grayscale_bram_freeze_0/inst/counter[7]} {design_1_i/grayscale_bram_freeze_0/inst/counter[8]} {design_1_i/grayscale_bram_freeze_0/inst/counter[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_conv_working ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_start_frame ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/grayscale_bram_freeze_0/i_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/grayscale_bram_freeze_0/o_frame_ready ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
file copy -force C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.sysdef C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.sdk -hwspec C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.sdk/design_1_wrapper.hdf
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila/CNN_0328_bowen_stream_ila.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
archive_project C:/Users/2000c/ECE532/project/from_other/whole_system/CNN_0328_bowen_stream_ila.xpr.zip -temp_dir C:/Users/2000c/AppData/Roaming/Xilinx -force -exclude_run_results -include_config_settings
