###################################################################

# Created by write_sdc on Thu Aug 15 19:36:26 2019

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[3]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[2]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[1]}]
set_case_analysis 1 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[0]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[3]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[2]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[1]}]
set_case_analysis 1 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[0]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[3]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[2]}]
set_case_analysis 0 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[1]}]
set_case_analysis 1 [get_pins {U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[0]}]
set_case_analysis 1 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/atfrtc010/CTL/clk_sel]
create_clock [get_ports pll0_cmu_ck_ref]  -name REFCLK0  -period 8  -waveform {0 4}
create_clock [get_ports pll0_cmu_ck_soc]  -name SWCLK  -period 1  -waveform {0 0.5}
create_clock [get_ports pll0_cmu_ck_aux]  -name MCUCLK  -period 3.003  -waveform {0 1.5015}
create_clock [get_ports pll0_cmu_life_clk]  -name LIFE_CLK  -period 10  -waveform {0 5}
create_clock [get_ports {io_in_bus[28]}]  -name JTAG_CLK  -period 20  -waveform {0 10}
create_clock [get_ports ext_die_jtag_tck_i]  -name JTAG_CLK_C2C  -period 20  -waveform {0 10}
create_clock [get_ports {io_in_bus[36]}]  -name DBG_CLK  -period 16  -waveform {0 8}
create_clock [get_ports {io_in_bus[21]}]  -name MII_TXCLK  -period 16  -waveform {0 8}
create_clock [get_ports {io_in_bus[22]}]  -name MII_RXCLK  -period 16  -waveform {0 8}
create_clock [get_ports {io_in_bus[65]}]  -name SPI_CLK_IN  -period 16  -waveform {0 8}
create_clock -name HPC_CLK_VIR  -period 8  -waveform {0 4}
create_clock -name GPIO_CLK_VIR  -period 8  -waveform {0 4}
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_0_reg/U_clk_dff/Q]  -name SWCLK_DIV2  -source [get_ports pll0_cmu_ck_soc]  -master_clock SWCLK  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/Q]  -name SWCLK_DIV4  -source [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_0_reg/U_clk_dff/Q]  -master_clock SWCLK_DIV2  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y]  -name CPU_CLK  -source [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/Q]  -master_clock SWCLK_DIV4  -divide_by 1  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_apb_clkdivby2_reg/U_clk_dff/Q]  -name APB_CLK  -source [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y]  -master_clock CPU_CLK  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_spi_clkdivby2_reg/U_clk_dff/Q]  -name SPI_CLK  -source [get_ports pll0_cmu_ck_soc]  -master_clock SWCLK  -divide_by 8  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rmii_clkdivby2_reg/U_clk_dff/Q]  -name RMII_CLK  -source [get_ports pll0_cmu_ck_ref]  -master_clock REFCLK0  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_mii_clkdivby2_reg/U_clk_dff/Q]  -name MII_CLK  -source [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rmii_clkdivby2_reg/U_clk_dff/Q]  -master_clock RMII_CLK  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rtc_eclkdivby2_reg/U_clk_dff/Q]  -name RTC_ECLK  -source [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_mii_clkdivby2_reg/U_clk_dff/Q]  -master_clock MII_CLK  -divide_by 2  -add
create_generated_clock [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_04/Y]  -name FUSE_CLK  -source [get_ports pll0_cmu_life_clk]  -master_clock LIFE_CLK  -divide_by 8  -add
create_generated_clock [get_pins U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q]  -name EEP_TCLK  -source [get_ports pll0_cmu_ck_soc]  -master_clock SWCLK  -divide_by 2  -add
create_generated_clock [get_pins U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q]  -name EEP_PCLK  -source [get_ports pll0_cmu_ck_soc]  -master_clock SWCLK  -divide_by 2  -add
create_generated_clock [get_pins U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/i_pcie_sw_clk_dff/U_clk_dff/Q]  -name DSP_PCLK  -source [get_ports pll0_cmu_ck_soc]  -master_clock SWCLK  -divide_by 2  -add
set_max_delay 5  -to [get_ports fabric_master_die]
set_max_delay 5  -to [get_ports sl0_master_die]
set_max_delay 5  -to [get_ports sl2_master_die]
set_max_delay 5  -to [get_ports sl3_master_die]
set_false_path   -to [list [get_ports fabric_master_die] [get_ports sl0_master_die] [get_ports sl2_master_die] [get_ports sl3_master_die]]
set_max_delay 5  -to [get_ports ext_die_sys_rstn_o]
set_max_delay 5  -to [get_ports ext_n8_soft_rstn_o]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[31]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[30]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[29]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[28]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[27]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[26]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[25]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[24]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[23]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[22]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[21]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[20]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[19]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[18]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[17]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[16]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[15]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[14]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[13]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[12]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[11]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[10]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[9]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[8]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[7]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[6]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[5]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[4]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[3]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[2]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[1]}]
set_max_delay 2  -to [get_ports {ext_n8_intr_out_o[0]}]
set_false_path   -to [list [get_ports {ext_n8_intr_out_o[31]}] [get_ports {ext_n8_intr_out_o[30]}] [get_ports {ext_n8_intr_out_o[29]}] [get_ports {ext_n8_intr_out_o[28]}] [get_ports {ext_n8_intr_out_o[27]}] [get_ports {ext_n8_intr_out_o[26]}] [get_ports {ext_n8_intr_out_o[25]}] [get_ports {ext_n8_intr_out_o[24]}] [get_ports {ext_n8_intr_out_o[23]}] [get_ports {ext_n8_intr_out_o[22]}] [get_ports {ext_n8_intr_out_o[21]}] [get_ports {ext_n8_intr_out_o[20]}] [get_ports {ext_n8_intr_out_o[19]}] [get_ports {ext_n8_intr_out_o[18]}] [get_ports {ext_n8_intr_out_o[17]}] [get_ports {ext_n8_intr_out_o[16]}] [get_ports {ext_n8_intr_out_o[15]}] [get_ports {ext_n8_intr_out_o[14]}] [get_ports {ext_n8_intr_out_o[13]}] [get_ports {ext_n8_intr_out_o[12]}] [get_ports {ext_n8_intr_out_o[11]}] [get_ports {ext_n8_intr_out_o[10]}] [get_ports {ext_n8_intr_out_o[9]}] [get_ports {ext_n8_intr_out_o[8]}] [get_ports {ext_n8_intr_out_o[7]}] [get_ports {ext_n8_intr_out_o[6]}] [get_ports {ext_n8_intr_out_o[5]}] [get_ports {ext_n8_intr_out_o[4]}] [get_ports {ext_n8_intr_out_o[3]}] [get_ports {ext_n8_intr_out_o[2]}] [get_ports {ext_n8_intr_out_o[1]}] [get_ports {ext_n8_intr_out_o[0]}]]
set_max_delay 2  -from [list [get_ports {ext_n8_intr_in_i[31]}] [get_ports {ext_n8_intr_in_i[30]}] [get_ports {ext_n8_intr_in_i[29]}] [get_ports {ext_n8_intr_in_i[28]}] [get_ports {ext_n8_intr_in_i[27]}] [get_ports {ext_n8_intr_in_i[26]}] [get_ports {ext_n8_intr_in_i[25]}] [get_ports {ext_n8_intr_in_i[24]}] [get_ports {ext_n8_intr_in_i[23]}] [get_ports {ext_n8_intr_in_i[22]}] [get_ports {ext_n8_intr_in_i[21]}] [get_ports {ext_n8_intr_in_i[20]}] [get_ports {ext_n8_intr_in_i[19]}] [get_ports {ext_n8_intr_in_i[18]}] [get_ports {ext_n8_intr_in_i[17]}] [get_ports {ext_n8_intr_in_i[16]}] [get_ports {ext_n8_intr_in_i[15]}] [get_ports {ext_n8_intr_in_i[14]}] [get_ports {ext_n8_intr_in_i[13]}] [get_ports {ext_n8_intr_in_i[12]}] [get_ports {ext_n8_intr_in_i[11]}] [get_ports {ext_n8_intr_in_i[10]}] [get_ports {ext_n8_intr_in_i[9]}] [get_ports {ext_n8_intr_in_i[8]}] [get_ports {ext_n8_intr_in_i[7]}] [get_ports {ext_n8_intr_in_i[6]}] [get_ports {ext_n8_intr_in_i[5]}] [get_ports {ext_n8_intr_in_i[4]}] [get_ports {ext_n8_intr_in_i[3]}] [get_ports {ext_n8_intr_in_i[2]}] [get_ports {ext_n8_intr_in_i[1]}] [get_ports {ext_n8_intr_in_i[0]}]]
set_false_path   -from [list [get_ports {ext_n8_intr_in_i[31]}] [get_ports {ext_n8_intr_in_i[30]}] [get_ports {ext_n8_intr_in_i[29]}] [get_ports {ext_n8_intr_in_i[28]}] [get_ports {ext_n8_intr_in_i[27]}] [get_ports {ext_n8_intr_in_i[26]}] [get_ports {ext_n8_intr_in_i[25]}] [get_ports {ext_n8_intr_in_i[24]}] [get_ports {ext_n8_intr_in_i[23]}] [get_ports {ext_n8_intr_in_i[22]}] [get_ports {ext_n8_intr_in_i[21]}] [get_ports {ext_n8_intr_in_i[20]}] [get_ports {ext_n8_intr_in_i[19]}] [get_ports {ext_n8_intr_in_i[18]}] [get_ports {ext_n8_intr_in_i[17]}] [get_ports {ext_n8_intr_in_i[16]}] [get_ports {ext_n8_intr_in_i[15]}] [get_ports {ext_n8_intr_in_i[14]}] [get_ports {ext_n8_intr_in_i[13]}] [get_ports {ext_n8_intr_in_i[12]}] [get_ports {ext_n8_intr_in_i[11]}] [get_ports {ext_n8_intr_in_i[10]}] [get_ports {ext_n8_intr_in_i[9]}] [get_ports {ext_n8_intr_in_i[8]}] [get_ports {ext_n8_intr_in_i[7]}] [get_ports {ext_n8_intr_in_i[6]}] [get_ports {ext_n8_intr_in_i[5]}] [get_ports {ext_n8_intr_in_i[4]}] [get_ports {ext_n8_intr_in_i[3]}] [get_ports {ext_n8_intr_in_i[2]}] [get_ports {ext_n8_intr_in_i[1]}] [get_ports {ext_n8_intr_in_i[0]}]]
set_max_delay 2  -to [get_ports sl0top_jtag_tdi]
set_max_delay 2  -to [get_ports sl2top_jtag_tdi]
set_max_delay 2  -to [get_ports sl3top_jtag_tdi]
set_max_delay 2  -to [get_ports sl6top_jtag_tdi]
set_max_delay 2  -to [get_ports sl0top_jtag_tms]
set_max_delay 2  -to [get_ports sl2top_jtag_tms]
set_max_delay 2  -to [get_ports sl3top_jtag_tms]
set_max_delay 2  -to [get_ports sl6top_jtag_tms]
set_false_path -fall   -from [get_ports {io_in_bus[34]}]
set_false_path -fall   -from [get_ports {io_in_bus[8]}]
set_false_path -fall   -from [get_ports {io_in_bus[14]}]
set_false_path -fall   -from [get_ports {io_in_bus[16]}]
set_false_path -fall   -from [get_ports {io_in_bus[19]}]
set_false_path -fall   -from [get_ports {io_in_bus[102]}]
set_false_path -fall   -from [get_ports ext_die_jtag_trst_i]
set_false_path -fall   -from [get_ports ext_die_sys_rstn_i]
set_false_path -fall   -from [get_ports ext_n8_soft_rstn_i]
set_false_path -fall   -to [get_ports reset_n_apb_clk_o]
set_false_path -fall   -to [list [get_ports p49_perst_n_in] [get_ports p0_perst_n_in] [get_ports p16_perst_n_in] [get_ports p17_perst_n_in] [get_ports p18_perst_n_in] [get_ports p19_perst_n_in] [get_ports p1_perst_n_in] [get_ports p20_perst_n_in] [get_ports p21_perst_n_in] [get_ports p22_perst_n_in] [get_ports p23_perst_n_in] [get_ports p24_perst_n_in] [get_ports p25_perst_n_in] [get_ports p26_perst_n_in] [get_ports p27_perst_n_in] [get_ports p28_perst_n_in] [get_ports p29_perst_n_in] [get_ports p2_perst_n_in] [get_ports p30_perst_n_in] [get_ports p31_perst_n_in] [get_ports p3_perst_n_in] [get_ports p48_perst_n_in] [get_ports p4_perst_n_in] [get_ports p5_perst_n_in] [get_ports p6_perst_n_in] [get_ports p7_perst_n_in]]
set_false_path   -to [list [get_ports sw_final_reset_n] [get_ports sw_top_final_reset_n] [get_ports scan_reset_n] [get_ports scan_mode] [get_ports burnin_mode]]
set_false_path   -from [list [get_ports {sl0_debug_out[31]}] [get_ports {sl0_debug_out[30]}] [get_ports {sl0_debug_out[29]}] [get_ports {sl0_debug_out[28]}] [get_ports {sl0_debug_out[27]}] [get_ports {sl0_debug_out[26]}] [get_ports {sl0_debug_out[25]}] [get_ports {sl0_debug_out[24]}] [get_ports {sl0_debug_out[23]}] [get_ports {sl0_debug_out[22]}] [get_ports {sl0_debug_out[21]}] [get_ports {sl0_debug_out[20]}] [get_ports {sl0_debug_out[19]}] [get_ports {sl0_debug_out[18]}] [get_ports {sl0_debug_out[17]}] [get_ports {sl0_debug_out[16]}] [get_ports {sl0_debug_out[15]}] [get_ports {sl0_debug_out[14]}] [get_ports {sl0_debug_out[13]}] [get_ports {sl0_debug_out[12]}] [get_ports {sl0_debug_out[11]}] [get_ports {sl0_debug_out[10]}] [get_ports {sl0_debug_out[9]}] [get_ports {sl0_debug_out[8]}] [get_ports {sl0_debug_out[7]}] [get_ports {sl0_debug_out[6]}] [get_ports {sl0_debug_out[5]}] [get_ports {sl0_debug_out[4]}] [get_ports {sl0_debug_out[3]}] [get_ports {sl0_debug_out[2]}] [get_ports {sl0_debug_out[1]}] [get_ports {sl0_debug_out[0]}] [get_ports {sl1_debug_out[31]}] [get_ports {sl1_debug_out[30]}] [get_ports {sl1_debug_out[29]}] [get_ports {sl1_debug_out[28]}] [get_ports {sl1_debug_out[27]}] [get_ports {sl1_debug_out[26]}] [get_ports {sl1_debug_out[25]}] [get_ports {sl1_debug_out[24]}] [get_ports {sl1_debug_out[23]}] [get_ports {sl1_debug_out[22]}] [get_ports {sl1_debug_out[21]}] [get_ports {sl1_debug_out[20]}] [get_ports {sl1_debug_out[19]}] [get_ports {sl1_debug_out[18]}] [get_ports {sl1_debug_out[17]}] [get_ports {sl1_debug_out[16]}] [get_ports {sl1_debug_out[15]}] [get_ports {sl1_debug_out[14]}] [get_ports {sl1_debug_out[13]}] [get_ports {sl1_debug_out[12]}] [get_ports {sl1_debug_out[11]}] [get_ports {sl1_debug_out[10]}] [get_ports {sl1_debug_out[9]}] [get_ports {sl1_debug_out[8]}] [get_ports {sl1_debug_out[7]}] [get_ports {sl1_debug_out[6]}] [get_ports {sl1_debug_out[5]}] [get_ports {sl1_debug_out[4]}] [get_ports {sl1_debug_out[3]}] [get_ports {sl1_debug_out[2]}] [get_ports {sl1_debug_out[1]}] [get_ports {sl1_debug_out[0]}] [get_ports {sl2_debug_out[31]}] [get_ports {sl2_debug_out[30]}] [get_ports {sl2_debug_out[29]}] [get_ports {sl2_debug_out[28]}] [get_ports {sl2_debug_out[27]}] [get_ports {sl2_debug_out[26]}] [get_ports {sl2_debug_out[25]}] [get_ports {sl2_debug_out[24]}] [get_ports {sl2_debug_out[23]}] [get_ports {sl2_debug_out[22]}] [get_ports {sl2_debug_out[21]}] [get_ports {sl2_debug_out[20]}] [get_ports {sl2_debug_out[19]}] [get_ports {sl2_debug_out[18]}] [get_ports {sl2_debug_out[17]}] [get_ports {sl2_debug_out[16]}] [get_ports {sl2_debug_out[15]}] [get_ports {sl2_debug_out[14]}] [get_ports {sl2_debug_out[13]}] [get_ports {sl2_debug_out[12]}] [get_ports {sl2_debug_out[11]}] [get_ports {sl2_debug_out[10]}] [get_ports {sl2_debug_out[9]}] [get_ports {sl2_debug_out[8]}] [get_ports {sl2_debug_out[7]}] [get_ports {sl2_debug_out[6]}] [get_ports {sl2_debug_out[5]}] [get_ports {sl2_debug_out[4]}] [get_ports {sl2_debug_out[3]}] [get_ports {sl2_debug_out[2]}] [get_ports {sl2_debug_out[1]}] [get_ports {sl2_debug_out[0]}] [get_ports {sl3_debug_out[31]}] [get_ports {sl3_debug_out[30]}] [get_ports {sl3_debug_out[29]}] [get_ports {sl3_debug_out[28]}] [get_ports {sl3_debug_out[27]}] [get_ports {sl3_debug_out[26]}] [get_ports {sl3_debug_out[25]}] [get_ports {sl3_debug_out[24]}] [get_ports {sl3_debug_out[23]}] [get_ports {sl3_debug_out[22]}] [get_ports {sl3_debug_out[21]}] [get_ports {sl3_debug_out[20]}] [get_ports {sl3_debug_out[19]}] [get_ports {sl3_debug_out[18]}] [get_ports {sl3_debug_out[17]}] [get_ports {sl3_debug_out[16]}] [get_ports {sl3_debug_out[15]}] [get_ports {sl3_debug_out[14]}] [get_ports {sl3_debug_out[13]}] [get_ports {sl3_debug_out[12]}] [get_ports {sl3_debug_out[11]}] [get_ports {sl3_debug_out[10]}] [get_ports {sl3_debug_out[9]}] [get_ports {sl3_debug_out[8]}] [get_ports {sl3_debug_out[7]}] [get_ports {sl3_debug_out[6]}] [get_ports {sl3_debug_out[5]}] [get_ports {sl3_debug_out[4]}] [get_ports {sl3_debug_out[3]}] [get_ports {sl3_debug_out[2]}] [get_ports {sl3_debug_out[1]}] [get_ports {sl3_debug_out[0]}]]
set_false_path   -to [get_ports fuse_en_o]
set_false_path   -to [list [get_ports {sl0top_jtag_sel[1]}] [get_ports {sl0top_jtag_sel[0]}] [get_ports {sl2top_jtag_sel[1]}] [get_ports {sl2top_jtag_sel[0]}] [get_ports {sl3top_jtag_sel[1]}] [get_ports {sl3top_jtag_sel[0]}]]
set_false_path   -to [list [get_ports {sl0pma0_ln0_jtag_txlev[1]}] [get_ports {sl0pma0_ln0_jtag_txlev[0]}] [get_ports {sl0pma0_ln1_jtag_txlev[1]}] [get_ports {sl0pma0_ln1_jtag_txlev[0]}] [get_ports {sl0pma0_ln2_jtag_txlev[1]}] [get_ports {sl0pma0_ln2_jtag_txlev[0]}] [get_ports {sl0pma0_ln3_jtag_txlev[1]}] [get_ports {sl0pma0_ln3_jtag_txlev[0]}] [get_ports {sl0pma1_ln0_jtag_txlev[1]}] [get_ports {sl0pma1_ln0_jtag_txlev[0]}] [get_ports {sl0pma1_ln1_jtag_txlev[1]}] [get_ports {sl0pma1_ln1_jtag_txlev[0]}] [get_ports {sl0pma1_ln2_jtag_txlev[1]}] [get_ports {sl0pma1_ln2_jtag_txlev[0]}] [get_ports {sl0pma1_ln3_jtag_txlev[1]}] [get_ports {sl0pma1_ln3_jtag_txlev[0]}] [get_ports {sl0pma2_ln0_jtag_txlev[1]}] [get_ports {sl0pma2_ln0_jtag_txlev[0]}] [get_ports {sl0pma2_ln1_jtag_txlev[1]}] [get_ports {sl0pma2_ln1_jtag_txlev[0]}] [get_ports {sl0pma2_ln2_jtag_txlev[1]}] [get_ports {sl0pma2_ln2_jtag_txlev[0]}] [get_ports {sl0pma2_ln3_jtag_txlev[1]}] [get_ports {sl0pma2_ln3_jtag_txlev[0]}] [get_ports {sl0pma3_ln0_jtag_txlev[1]}] [get_ports {sl0pma3_ln0_jtag_txlev[0]}] [get_ports {sl0pma3_ln1_jtag_txlev[1]}] [get_ports {sl0pma3_ln1_jtag_txlev[0]}] [get_ports {sl0pma3_ln2_jtag_txlev[1]}] [get_ports {sl0pma3_ln2_jtag_txlev[0]}] [get_ports {sl0pma3_ln3_jtag_txlev[1]}] [get_ports {sl0pma3_ln3_jtag_txlev[0]}] [get_ports {sl2pma0_ln0_jtag_txlev[1]}] [get_ports {sl2pma0_ln0_jtag_txlev[0]}] [get_ports {sl2pma0_ln1_jtag_txlev[1]}] [get_ports {sl2pma0_ln1_jtag_txlev[0]}] [get_ports {sl2pma0_ln2_jtag_txlev[1]}] [get_ports {sl2pma0_ln2_jtag_txlev[0]}] [get_ports {sl2pma0_ln3_jtag_txlev[1]}] [get_ports {sl2pma0_ln3_jtag_txlev[0]}] [get_ports {sl2pma1_ln0_jtag_txlev[1]}] [get_ports {sl2pma1_ln0_jtag_txlev[0]}] [get_ports {sl2pma1_ln1_jtag_txlev[1]}] [get_ports {sl2pma1_ln1_jtag_txlev[0]}] [get_ports {sl2pma1_ln2_jtag_txlev[1]}] [get_ports {sl2pma1_ln2_jtag_txlev[0]}] [get_ports {sl2pma1_ln3_jtag_txlev[1]}] [get_ports {sl2pma1_ln3_jtag_txlev[0]}] [get_ports {sl2pma2_ln0_jtag_txlev[1]}] [get_ports {sl2pma2_ln0_jtag_txlev[0]}] [get_ports {sl2pma2_ln1_jtag_txlev[1]}] [get_ports {sl2pma2_ln1_jtag_txlev[0]}] [get_ports {sl2pma2_ln2_jtag_txlev[1]}] [get_ports {sl2pma2_ln2_jtag_txlev[0]}] [get_ports {sl2pma2_ln3_jtag_txlev[1]}] [get_ports {sl2pma2_ln3_jtag_txlev[0]}] [get_ports {sl2pma3_ln0_jtag_txlev[1]}] [get_ports {sl2pma3_ln0_jtag_txlev[0]}] [get_ports {sl2pma3_ln1_jtag_txlev[1]}] [get_ports {sl2pma3_ln1_jtag_txlev[0]}] [get_ports {sl2pma3_ln2_jtag_txlev[1]}] [get_ports {sl2pma3_ln2_jtag_txlev[0]}] [get_ports {sl2pma3_ln3_jtag_txlev[1]}] [get_ports {sl2pma3_ln3_jtag_txlev[0]}] [get_ports {sl3pma0_ln0_jtag_txlev[1]}] [get_ports {sl3pma0_ln0_jtag_txlev[0]}] [get_ports {sl3pma0_ln1_jtag_txlev[1]}] [get_ports {sl3pma0_ln1_jtag_txlev[0]}] [get_ports {sl3pma0_ln2_jtag_txlev[1]}] [get_ports {sl3pma0_ln2_jtag_txlev[0]}] [get_ports {sl3pma0_ln3_jtag_txlev[1]}] [get_ports {sl3pma0_ln3_jtag_txlev[0]}] [get_ports {sl3pma1_ln0_jtag_txlev[1]}] [get_ports {sl3pma1_ln0_jtag_txlev[0]}] [get_ports {sl3pma1_ln1_jtag_txlev[1]}] [get_ports {sl3pma1_ln1_jtag_txlev[0]}] [get_ports {sl3pma1_ln2_jtag_txlev[1]}] [get_ports {sl3pma1_ln2_jtag_txlev[0]}] [get_ports {sl3pma1_ln3_jtag_txlev[1]}] [get_ports {sl3pma1_ln3_jtag_txlev[0]}] [get_ports {sl3pma2_ln0_jtag_txlev[1]}] [get_ports {sl3pma2_ln0_jtag_txlev[0]}] [get_ports {sl3pma2_ln1_jtag_txlev[1]}] [get_ports {sl3pma2_ln1_jtag_txlev[0]}] [get_ports {sl3pma2_ln2_jtag_txlev[1]}] [get_ports {sl3pma2_ln2_jtag_txlev[0]}] [get_ports {sl3pma2_ln3_jtag_txlev[1]}] [get_ports {sl3pma2_ln3_jtag_txlev[0]}] [get_ports {sl3pma3_ln0_jtag_txlev[1]}] [get_ports {sl3pma3_ln0_jtag_txlev[0]}] [get_ports {sl3pma3_ln1_jtag_txlev[1]}] [get_ports {sl3pma3_ln1_jtag_txlev[0]}] [get_ports {sl3pma3_ln2_jtag_txlev[1]}] [get_ports {sl3pma3_ln2_jtag_txlev[0]}] [get_ports {sl3pma3_ln3_jtag_txlev[1]}] [get_ports {sl3pma3_ln3_jtag_txlev[0]}] [get_ports {sl6pma0_ln0_jtag_txlev[1]}] [get_ports {sl6pma0_ln0_jtag_txlev[0]}] [get_ports sl0pma0_ln0_jtag_tx_data] [get_ports sl0pma0_ln0_jtag_tx_data_sel] [get_ports sl0pma0_ln0_jtag_tx_mode] [get_ports sl0pma0_ln0_jtag_tx_mode_tx_en] [get_ports sl0pma0_ln1_jtag_tx_data] [get_ports sl0pma0_ln1_jtag_tx_data_sel] [get_ports sl0pma0_ln1_jtag_tx_mode] [get_ports sl0pma0_ln1_jtag_tx_mode_tx_en] [get_ports sl0pma0_ln2_jtag_tx_data] [get_ports sl0pma0_ln2_jtag_tx_data_sel] [get_ports sl0pma0_ln2_jtag_tx_mode] [get_ports sl0pma0_ln2_jtag_tx_mode_tx_en] [get_ports sl0pma0_ln3_jtag_tx_data] [get_ports sl0pma0_ln3_jtag_tx_data_sel] [get_ports sl0pma0_ln3_jtag_tx_mode] [get_ports sl0pma0_ln3_jtag_tx_mode_tx_en] [get_ports sl0pma1_ln0_jtag_tx_data] [get_ports sl0pma1_ln0_jtag_tx_data_sel] [get_ports sl0pma1_ln0_jtag_tx_mode] [get_ports sl0pma1_ln0_jtag_tx_mode_tx_en] [get_ports sl0pma1_ln1_jtag_tx_data] [get_ports sl0pma1_ln1_jtag_tx_data_sel] [get_ports sl0pma1_ln1_jtag_tx_mode] [get_ports sl0pma1_ln1_jtag_tx_mode_tx_en] [get_ports sl0pma1_ln2_jtag_tx_data] [get_ports sl0pma1_ln2_jtag_tx_data_sel] [get_ports sl0pma1_ln2_jtag_tx_mode] [get_ports sl0pma1_ln2_jtag_tx_mode_tx_en] [get_ports sl0pma1_ln3_jtag_tx_data] [get_ports sl0pma1_ln3_jtag_tx_data_sel] [get_ports sl0pma1_ln3_jtag_tx_mode] [get_ports sl0pma1_ln3_jtag_tx_mode_tx_en] [get_ports sl0pma2_ln0_jtag_tx_data] [get_ports sl0pma2_ln0_jtag_tx_data_sel] [get_ports sl0pma2_ln0_jtag_tx_mode] [get_ports sl0pma2_ln0_jtag_tx_mode_tx_en] [get_ports sl0pma2_ln1_jtag_tx_data] [get_ports sl0pma2_ln1_jtag_tx_data_sel] [get_ports sl0pma2_ln1_jtag_tx_mode] [get_ports sl0pma2_ln1_jtag_tx_mode_tx_en] [get_ports sl0pma2_ln2_jtag_tx_data] [get_ports sl0pma2_ln2_jtag_tx_data_sel] [get_ports sl0pma2_ln2_jtag_tx_mode] [get_ports sl0pma2_ln2_jtag_tx_mode_tx_en] [get_ports sl0pma2_ln3_jtag_tx_data] [get_ports sl0pma2_ln3_jtag_tx_data_sel] [get_ports sl0pma2_ln3_jtag_tx_mode] [get_ports sl0pma2_ln3_jtag_tx_mode_tx_en] [get_ports sl0pma3_ln0_jtag_tx_data] [get_ports sl0pma3_ln0_jtag_tx_data_sel] [get_ports sl0pma3_ln0_jtag_tx_mode] [get_ports sl0pma3_ln0_jtag_tx_mode_tx_en] [get_ports sl0pma3_ln1_jtag_tx_data] [get_ports sl0pma3_ln1_jtag_tx_data_sel] [get_ports sl0pma3_ln1_jtag_tx_mode] [get_ports sl0pma3_ln1_jtag_tx_mode_tx_en] [get_ports sl0pma3_ln2_jtag_tx_data] [get_ports sl0pma3_ln2_jtag_tx_data_sel] [get_ports sl0pma3_ln2_jtag_tx_mode] [get_ports sl0pma3_ln2_jtag_tx_mode_tx_en] [get_ports sl0pma3_ln3_jtag_tx_data] [get_ports sl0pma3_ln3_jtag_tx_data_sel] [get_ports sl0pma3_ln3_jtag_tx_mode] [get_ports sl0pma3_ln3_jtag_tx_mode_tx_en] [get_ports sl2pma0_ln0_jtag_tx_data] [get_ports sl2pma0_ln0_jtag_tx_data_sel] [get_ports sl2pma0_ln0_jtag_tx_mode] [get_ports sl2pma0_ln0_jtag_tx_mode_tx_en] [get_ports sl2pma0_ln1_jtag_tx_data] [get_ports sl2pma0_ln1_jtag_tx_data_sel] [get_ports sl2pma0_ln1_jtag_tx_mode] [get_ports sl2pma0_ln1_jtag_tx_mode_tx_en] [get_ports sl2pma0_ln2_jtag_tx_data] [get_ports sl2pma0_ln2_jtag_tx_data_sel] [get_ports sl2pma0_ln2_jtag_tx_mode] [get_ports sl2pma0_ln2_jtag_tx_mode_tx_en] [get_ports sl2pma0_ln3_jtag_tx_data] [get_ports sl2pma0_ln3_jtag_tx_data_sel] [get_ports sl2pma0_ln3_jtag_tx_mode] [get_ports sl2pma0_ln3_jtag_tx_mode_tx_en] [get_ports sl2pma1_ln0_jtag_tx_data] [get_ports sl2pma1_ln0_jtag_tx_data_sel] [get_ports sl2pma1_ln0_jtag_tx_mode] [get_ports sl2pma1_ln0_jtag_tx_mode_tx_en] [get_ports sl2pma1_ln1_jtag_tx_data] [get_ports sl2pma1_ln1_jtag_tx_data_sel] [get_ports sl2pma1_ln1_jtag_tx_mode] [get_ports sl2pma1_ln1_jtag_tx_mode_tx_en] [get_ports sl2pma1_ln2_jtag_tx_data] [get_ports sl2pma1_ln2_jtag_tx_data_sel] [get_ports sl2pma1_ln2_jtag_tx_mode] [get_ports sl2pma1_ln2_jtag_tx_mode_tx_en] [get_ports sl2pma1_ln3_jtag_tx_data] [get_ports sl2pma1_ln3_jtag_tx_data_sel] [get_ports sl2pma1_ln3_jtag_tx_mode] [get_ports sl2pma1_ln3_jtag_tx_mode_tx_en] [get_ports sl2pma2_ln0_jtag_tx_data] [get_ports sl2pma2_ln0_jtag_tx_data_sel] [get_ports sl2pma2_ln0_jtag_tx_mode] [get_ports sl2pma2_ln0_jtag_tx_mode_tx_en] [get_ports sl2pma2_ln1_jtag_tx_data] [get_ports sl2pma2_ln1_jtag_tx_data_sel] [get_ports sl2pma2_ln1_jtag_tx_mode] [get_ports sl2pma2_ln1_jtag_tx_mode_tx_en] [get_ports sl2pma2_ln2_jtag_tx_data] [get_ports sl2pma2_ln2_jtag_tx_data_sel] [get_ports sl2pma2_ln2_jtag_tx_mode] [get_ports sl2pma2_ln2_jtag_tx_mode_tx_en] [get_ports sl2pma2_ln3_jtag_tx_data] [get_ports sl2pma2_ln3_jtag_tx_data_sel] [get_ports sl2pma2_ln3_jtag_tx_mode] [get_ports sl2pma2_ln3_jtag_tx_mode_tx_en] [get_ports sl2pma3_ln0_jtag_tx_data] [get_ports sl2pma3_ln0_jtag_tx_data_sel] [get_ports sl2pma3_ln0_jtag_tx_mode] [get_ports sl2pma3_ln0_jtag_tx_mode_tx_en] [get_ports sl2pma3_ln1_jtag_tx_data] [get_ports sl2pma3_ln1_jtag_tx_data_sel] [get_ports sl2pma3_ln1_jtag_tx_mode] [get_ports sl2pma3_ln1_jtag_tx_mode_tx_en] [get_ports sl2pma3_ln2_jtag_tx_data] [get_ports sl2pma3_ln2_jtag_tx_data_sel] [get_ports sl2pma3_ln2_jtag_tx_mode] [get_ports sl2pma3_ln2_jtag_tx_mode_tx_en] [get_ports sl2pma3_ln3_jtag_tx_data] [get_ports sl2pma3_ln3_jtag_tx_data_sel] [get_ports sl2pma3_ln3_jtag_tx_mode] [get_ports sl2pma3_ln3_jtag_tx_mode_tx_en] [get_ports sl3pma0_ln0_jtag_tx_data] [get_ports sl3pma0_ln0_jtag_tx_data_sel] [get_ports sl3pma0_ln0_jtag_tx_mode] [get_ports sl3pma0_ln0_jtag_tx_mode_tx_en] [get_ports sl3pma0_ln1_jtag_tx_data] [get_ports sl3pma0_ln1_jtag_tx_data_sel] [get_ports sl3pma0_ln1_jtag_tx_mode] [get_ports sl3pma0_ln1_jtag_tx_mode_tx_en] [get_ports sl3pma0_ln2_jtag_tx_data] [get_ports sl3pma0_ln2_jtag_tx_data_sel] [get_ports sl3pma0_ln2_jtag_tx_mode] [get_ports sl3pma0_ln2_jtag_tx_mode_tx_en] [get_ports sl3pma0_ln3_jtag_tx_data] [get_ports sl3pma0_ln3_jtag_tx_data_sel] [get_ports sl3pma0_ln3_jtag_tx_mode] [get_ports sl3pma0_ln3_jtag_tx_mode_tx_en] [get_ports sl3pma1_ln0_jtag_tx_data] [get_ports sl3pma1_ln0_jtag_tx_data_sel] [get_ports sl3pma1_ln0_jtag_tx_mode] [get_ports sl3pma1_ln0_jtag_tx_mode_tx_en] [get_ports sl3pma1_ln1_jtag_tx_data] [get_ports sl3pma1_ln1_jtag_tx_data_sel] [get_ports sl3pma1_ln1_jtag_tx_mode] [get_ports sl3pma1_ln1_jtag_tx_mode_tx_en] [get_ports sl3pma1_ln2_jtag_tx_data] [get_ports sl3pma1_ln2_jtag_tx_data_sel] [get_ports sl3pma1_ln2_jtag_tx_mode] [get_ports sl3pma1_ln2_jtag_tx_mode_tx_en] [get_ports sl3pma1_ln3_jtag_tx_data] [get_ports sl3pma1_ln3_jtag_tx_data_sel] [get_ports sl3pma1_ln3_jtag_tx_mode] [get_ports sl3pma1_ln3_jtag_tx_mode_tx_en] [get_ports sl3pma2_ln0_jtag_tx_data] [get_ports sl3pma2_ln0_jtag_tx_data_sel] [get_ports sl3pma2_ln0_jtag_tx_mode] [get_ports sl3pma2_ln0_jtag_tx_mode_tx_en] [get_ports sl3pma2_ln1_jtag_tx_data] [get_ports sl3pma2_ln1_jtag_tx_data_sel] [get_ports sl3pma2_ln1_jtag_tx_mode] [get_ports sl3pma2_ln1_jtag_tx_mode_tx_en] [get_ports sl3pma2_ln2_jtag_tx_data] [get_ports sl3pma2_ln2_jtag_tx_data_sel] [get_ports sl3pma2_ln2_jtag_tx_mode] [get_ports sl3pma2_ln2_jtag_tx_mode_tx_en] [get_ports sl3pma2_ln3_jtag_tx_data] [get_ports sl3pma2_ln3_jtag_tx_data_sel] [get_ports sl3pma2_ln3_jtag_tx_mode] [get_ports sl3pma2_ln3_jtag_tx_mode_tx_en] [get_ports sl3pma3_ln0_jtag_tx_data] [get_ports sl3pma3_ln0_jtag_tx_data_sel] [get_ports sl3pma3_ln0_jtag_tx_mode] [get_ports sl3pma3_ln0_jtag_tx_mode_tx_en] [get_ports sl3pma3_ln1_jtag_tx_data] [get_ports sl3pma3_ln1_jtag_tx_data_sel] [get_ports sl3pma3_ln1_jtag_tx_mode] [get_ports sl3pma3_ln1_jtag_tx_mode_tx_en] [get_ports sl3pma3_ln2_jtag_tx_data] [get_ports sl3pma3_ln2_jtag_tx_data_sel] [get_ports sl3pma3_ln2_jtag_tx_mode] [get_ports sl3pma3_ln2_jtag_tx_mode_tx_en] [get_ports sl3pma3_ln3_jtag_tx_data] [get_ports sl3pma3_ln3_jtag_tx_data_sel] [get_ports sl3pma3_ln3_jtag_tx_mode] [get_ports sl3pma3_ln3_jtag_tx_mode_tx_en] [get_ports sl6pma0_ln0_jtag_tx_data] [get_ports sl6pma0_ln0_jtag_tx_data_sel] [get_ports sl6pma0_ln0_jtag_tx_mode] [get_ports sl6pma0_ln0_jtag_tx_mode_tx_en] [get_ports {sl0pma0_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl0pma0_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl0pma0_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl0pma0_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl0pma0_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl0pma0_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl0pma0_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl0pma0_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl0pma1_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl0pma1_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl0pma1_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl0pma1_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl0pma1_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl0pma1_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl0pma1_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl0pma1_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl0pma2_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl0pma2_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl0pma2_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl0pma2_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl0pma2_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl0pma2_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl0pma2_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl0pma2_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl0pma3_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl0pma3_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl0pma3_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl0pma3_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl0pma3_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl0pma3_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl0pma3_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl0pma3_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl2pma0_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl2pma0_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl2pma0_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl2pma0_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl2pma0_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl2pma0_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl2pma0_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl2pma0_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl2pma1_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl2pma1_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl2pma1_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl2pma1_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl2pma1_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl2pma1_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl2pma1_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl2pma1_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl2pma2_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl2pma2_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl2pma2_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl2pma2_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl2pma2_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl2pma2_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl2pma2_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl2pma2_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl2pma3_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl2pma3_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl2pma3_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl2pma3_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl2pma3_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl2pma3_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl2pma3_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl2pma3_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl3pma0_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl3pma0_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl3pma0_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl3pma0_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl3pma0_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl3pma0_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl3pma0_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl3pma0_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl3pma1_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl3pma1_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl3pma1_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl3pma1_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl3pma1_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl3pma1_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl3pma1_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl3pma1_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl3pma2_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl3pma2_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl3pma2_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl3pma2_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl3pma2_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl3pma2_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl3pma2_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl3pma2_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl3pma3_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl3pma3_ln0_jtag_rx_hysteresis[0]}] [get_ports {sl3pma3_ln1_jtag_rx_hysteresis[1]}] [get_ports {sl3pma3_ln1_jtag_rx_hysteresis[0]}] [get_ports {sl3pma3_ln2_jtag_rx_hysteresis[1]}] [get_ports {sl3pma3_ln2_jtag_rx_hysteresis[0]}] [get_ports {sl3pma3_ln3_jtag_rx_hysteresis[1]}] [get_ports {sl3pma3_ln3_jtag_rx_hysteresis[0]}] [get_ports {sl6pma0_ln0_jtag_rx_hysteresis[1]}] [get_ports {sl6pma0_ln0_jtag_rx_hysteresis[0]}] [get_ports sl0pma0_ln0_jtag_rx_ac_en] [get_ports sl0pma0_ln0_jtag_rx_mode] [get_ports sl0pma0_ln1_jtag_rx_ac_en] [get_ports sl0pma0_ln1_jtag_rx_mode] [get_ports sl0pma0_ln2_jtag_rx_ac_en] [get_ports sl0pma0_ln2_jtag_rx_mode] [get_ports sl0pma0_ln3_jtag_rx_ac_en] [get_ports sl0pma0_ln3_jtag_rx_mode] [get_ports sl0pma1_ln0_jtag_rx_ac_en] [get_ports sl0pma1_ln0_jtag_rx_mode] [get_ports sl0pma1_ln1_jtag_rx_ac_en] [get_ports sl0pma1_ln1_jtag_rx_mode] [get_ports sl0pma1_ln2_jtag_rx_ac_en] [get_ports sl0pma1_ln2_jtag_rx_mode] [get_ports sl0pma1_ln3_jtag_rx_ac_en] [get_ports sl0pma1_ln3_jtag_rx_mode] [get_ports sl0pma2_ln0_jtag_rx_ac_en] [get_ports sl0pma2_ln0_jtag_rx_mode] [get_ports sl0pma2_ln1_jtag_rx_ac_en] [get_ports sl0pma2_ln1_jtag_rx_mode] [get_ports sl0pma2_ln2_jtag_rx_ac_en] [get_ports sl0pma2_ln2_jtag_rx_mode] [get_ports sl0pma2_ln3_jtag_rx_ac_en] [get_ports sl0pma2_ln3_jtag_rx_mode] [get_ports sl0pma3_ln0_jtag_rx_ac_en] [get_ports sl0pma3_ln0_jtag_rx_mode] [get_ports sl0pma3_ln1_jtag_rx_ac_en] [get_ports sl0pma3_ln1_jtag_rx_mode] [get_ports sl0pma3_ln2_jtag_rx_ac_en] [get_ports sl0pma3_ln2_jtag_rx_mode] [get_ports sl0pma3_ln3_jtag_rx_ac_en] [get_ports sl0pma3_ln3_jtag_rx_mode] [get_ports sl2pma0_ln0_jtag_rx_ac_en] [get_ports sl2pma0_ln0_jtag_rx_mode] [get_ports sl2pma0_ln1_jtag_rx_ac_en] [get_ports sl2pma0_ln1_jtag_rx_mode] [get_ports sl2pma0_ln2_jtag_rx_ac_en] [get_ports sl2pma0_ln2_jtag_rx_mode] [get_ports sl2pma0_ln3_jtag_rx_ac_en] [get_ports sl2pma0_ln3_jtag_rx_mode] [get_ports sl2pma1_ln0_jtag_rx_ac_en] [get_ports sl2pma1_ln0_jtag_rx_mode] [get_ports sl2pma1_ln1_jtag_rx_ac_en] [get_ports sl2pma1_ln1_jtag_rx_mode] [get_ports sl2pma1_ln2_jtag_rx_ac_en] [get_ports sl2pma1_ln2_jtag_rx_mode] [get_ports sl2pma1_ln3_jtag_rx_ac_en] [get_ports sl2pma1_ln3_jtag_rx_mode] [get_ports sl2pma2_ln0_jtag_rx_ac_en] [get_ports sl2pma2_ln0_jtag_rx_mode] [get_ports sl2pma2_ln1_jtag_rx_ac_en] [get_ports sl2pma2_ln1_jtag_rx_mode] [get_ports sl2pma2_ln2_jtag_rx_ac_en] [get_ports sl2pma2_ln2_jtag_rx_mode] [get_ports sl2pma2_ln3_jtag_rx_ac_en] [get_ports sl2pma2_ln3_jtag_rx_mode] [get_ports sl2pma3_ln0_jtag_rx_ac_en] [get_ports sl2pma3_ln0_jtag_rx_mode] [get_ports sl2pma3_ln1_jtag_rx_ac_en] [get_ports sl2pma3_ln1_jtag_rx_mode] [get_ports sl2pma3_ln2_jtag_rx_ac_en] [get_ports sl2pma3_ln2_jtag_rx_mode] [get_ports sl2pma3_ln3_jtag_rx_ac_en] [get_ports sl2pma3_ln3_jtag_rx_mode] [get_ports sl3pma0_ln0_jtag_rx_ac_en] [get_ports sl3pma0_ln0_jtag_rx_mode] [get_ports sl3pma0_ln1_jtag_rx_ac_en] [get_ports sl3pma0_ln1_jtag_rx_mode] [get_ports sl3pma0_ln2_jtag_rx_ac_en] [get_ports sl3pma0_ln2_jtag_rx_mode] [get_ports sl3pma0_ln3_jtag_rx_ac_en] [get_ports sl3pma0_ln3_jtag_rx_mode] [get_ports sl3pma1_ln0_jtag_rx_ac_en] [get_ports sl3pma1_ln0_jtag_rx_mode] [get_ports sl3pma1_ln1_jtag_rx_ac_en] [get_ports sl3pma1_ln1_jtag_rx_mode] [get_ports sl3pma1_ln2_jtag_rx_ac_en] [get_ports sl3pma1_ln2_jtag_rx_mode] [get_ports sl3pma1_ln3_jtag_rx_ac_en] [get_ports sl3pma1_ln3_jtag_rx_mode] [get_ports sl3pma2_ln0_jtag_rx_ac_en] [get_ports sl3pma2_ln0_jtag_rx_mode] [get_ports sl3pma2_ln1_jtag_rx_ac_en] [get_ports sl3pma2_ln1_jtag_rx_mode] [get_ports sl3pma2_ln2_jtag_rx_ac_en] [get_ports sl3pma2_ln2_jtag_rx_mode] [get_ports sl3pma2_ln3_jtag_rx_ac_en] [get_ports sl3pma2_ln3_jtag_rx_mode] [get_ports sl3pma3_ln0_jtag_rx_ac_en] [get_ports sl3pma3_ln0_jtag_rx_mode] [get_ports sl3pma3_ln1_jtag_rx_ac_en] [get_ports sl3pma3_ln1_jtag_rx_mode] [get_ports sl3pma3_ln2_jtag_rx_ac_en] [get_ports sl3pma3_ln2_jtag_rx_mode] [get_ports sl3pma3_ln3_jtag_rx_ac_en] [get_ports sl3pma3_ln3_jtag_rx_mode] [get_ports sl6pma0_ln0_jtag_rx_ac_en] [get_ports sl6pma0_ln0_jtag_rx_mode] [get_ports sl0pma0_burn_in] [get_ports sl0pma1_burn_in] [get_ports sl0pma2_burn_in] [get_ports sl0pma3_burn_in] [get_ports sl2pma0_burn_in] [get_ports sl2pma1_burn_in] [get_ports sl2pma2_burn_in] [get_ports sl2pma3_burn_in] [get_ports sl3pma0_burn_in] [get_ports sl3pma1_burn_in] [get_ports sl3pma2_burn_in] [get_ports sl3pma3_burn_in] [get_ports sl6pma0_burn_in]]
set_false_path   -from [list [get_ports sl0pma0_ln0_jtag_rxm_rst] [get_ports sl0pma0_ln0_jtag_rxm_set] [get_ports sl0pma0_ln1_jtag_rxm_rst] [get_ports sl0pma0_ln1_jtag_rxm_set] [get_ports sl0pma0_ln2_jtag_rxm_rst] [get_ports sl0pma0_ln2_jtag_rxm_set] [get_ports sl0pma0_ln3_jtag_rxm_rst] [get_ports sl0pma0_ln3_jtag_rxm_set] [get_ports sl0pma1_ln0_jtag_rxm_rst] [get_ports sl0pma1_ln0_jtag_rxm_set] [get_ports sl0pma1_ln1_jtag_rxm_rst] [get_ports sl0pma1_ln1_jtag_rxm_set] [get_ports sl0pma1_ln2_jtag_rxm_rst] [get_ports sl0pma1_ln2_jtag_rxm_set] [get_ports sl0pma1_ln3_jtag_rxm_rst] [get_ports sl0pma1_ln3_jtag_rxm_set] [get_ports sl0pma2_ln0_jtag_rxm_rst] [get_ports sl0pma2_ln0_jtag_rxm_set] [get_ports sl0pma2_ln1_jtag_rxm_rst] [get_ports sl0pma2_ln1_jtag_rxm_set] [get_ports sl0pma2_ln2_jtag_rxm_rst] [get_ports sl0pma2_ln2_jtag_rxm_set] [get_ports sl0pma2_ln3_jtag_rxm_rst] [get_ports sl0pma2_ln3_jtag_rxm_set] [get_ports sl0pma3_ln0_jtag_rxm_rst] [get_ports sl0pma3_ln0_jtag_rxm_set] [get_ports sl0pma3_ln1_jtag_rxm_rst] [get_ports sl0pma3_ln1_jtag_rxm_set] [get_ports sl0pma3_ln2_jtag_rxm_rst] [get_ports sl0pma3_ln2_jtag_rxm_set] [get_ports sl0pma3_ln3_jtag_rxm_rst] [get_ports sl0pma3_ln3_jtag_rxm_set] [get_ports sl2pma0_ln0_jtag_rxm_rst] [get_ports sl2pma0_ln0_jtag_rxm_set] [get_ports sl2pma0_ln1_jtag_rxm_rst] [get_ports sl2pma0_ln1_jtag_rxm_set] [get_ports sl2pma0_ln2_jtag_rxm_rst] [get_ports sl2pma0_ln2_jtag_rxm_set] [get_ports sl2pma0_ln3_jtag_rxm_rst] [get_ports sl2pma0_ln3_jtag_rxm_set] [get_ports sl2pma1_ln0_jtag_rxm_rst] [get_ports sl2pma1_ln0_jtag_rxm_set] [get_ports sl2pma1_ln1_jtag_rxm_rst] [get_ports sl2pma1_ln1_jtag_rxm_set] [get_ports sl2pma1_ln2_jtag_rxm_rst] [get_ports sl2pma1_ln2_jtag_rxm_set] [get_ports sl2pma1_ln3_jtag_rxm_rst] [get_ports sl2pma1_ln3_jtag_rxm_set] [get_ports sl2pma2_ln0_jtag_rxm_rst] [get_ports sl2pma2_ln0_jtag_rxm_set] [get_ports sl2pma2_ln1_jtag_rxm_rst] [get_ports sl2pma2_ln1_jtag_rxm_set] [get_ports sl2pma2_ln2_jtag_rxm_rst] [get_ports sl2pma2_ln2_jtag_rxm_set] [get_ports sl2pma2_ln3_jtag_rxm_rst] [get_ports sl2pma2_ln3_jtag_rxm_set] [get_ports sl2pma3_ln0_jtag_rxm_rst] [get_ports sl2pma3_ln0_jtag_rxm_set] [get_ports sl2pma3_ln1_jtag_rxm_rst] [get_ports sl2pma3_ln1_jtag_rxm_set] [get_ports sl2pma3_ln2_jtag_rxm_rst] [get_ports sl2pma3_ln2_jtag_rxm_set] [get_ports sl2pma3_ln3_jtag_rxm_rst] [get_ports sl2pma3_ln3_jtag_rxm_set] [get_ports sl3pma0_ln0_jtag_rxm_rst] [get_ports sl3pma0_ln0_jtag_rxm_set] [get_ports sl3pma0_ln1_jtag_rxm_rst] [get_ports sl3pma0_ln1_jtag_rxm_set] [get_ports sl3pma0_ln2_jtag_rxm_rst] [get_ports sl3pma0_ln2_jtag_rxm_set] [get_ports sl3pma0_ln3_jtag_rxm_rst] [get_ports sl3pma0_ln3_jtag_rxm_set] [get_ports sl3pma1_ln0_jtag_rxm_rst] [get_ports sl3pma1_ln0_jtag_rxm_set] [get_ports sl3pma1_ln1_jtag_rxm_rst] [get_ports sl3pma1_ln1_jtag_rxm_set] [get_ports sl3pma1_ln2_jtag_rxm_rst] [get_ports sl3pma1_ln2_jtag_rxm_set] [get_ports sl3pma1_ln3_jtag_rxm_rst] [get_ports sl3pma1_ln3_jtag_rxm_set] [get_ports sl3pma2_ln0_jtag_rxm_rst] [get_ports sl3pma2_ln0_jtag_rxm_set] [get_ports sl3pma2_ln1_jtag_rxm_rst] [get_ports sl3pma2_ln1_jtag_rxm_set] [get_ports sl3pma2_ln2_jtag_rxm_rst] [get_ports sl3pma2_ln2_jtag_rxm_set] [get_ports sl3pma2_ln3_jtag_rxm_rst] [get_ports sl3pma2_ln3_jtag_rxm_set] [get_ports sl3pma3_ln0_jtag_rxm_rst] [get_ports sl3pma3_ln0_jtag_rxm_set] [get_ports sl3pma3_ln1_jtag_rxm_rst] [get_ports sl3pma3_ln1_jtag_rxm_set] [get_ports sl3pma3_ln2_jtag_rxm_rst] [get_ports sl3pma3_ln2_jtag_rxm_set] [get_ports sl3pma3_ln3_jtag_rxm_rst] [get_ports sl3pma3_ln3_jtag_rxm_set] [get_ports sl6pma0_ln0_jtag_rxm_rst] [get_ports sl6pma0_ln0_jtag_rxm_set] [get_ports sl0pma0_ln0_jtag_rxp_rst] [get_ports sl0pma0_ln0_jtag_rxp_set] [get_ports sl0pma0_ln1_jtag_rxp_rst] [get_ports sl0pma0_ln1_jtag_rxp_set] [get_ports sl0pma0_ln2_jtag_rxp_rst] [get_ports sl0pma0_ln2_jtag_rxp_set] [get_ports sl0pma0_ln3_jtag_rxp_rst] [get_ports sl0pma0_ln3_jtag_rxp_set] [get_ports sl0pma1_ln0_jtag_rxp_rst] [get_ports sl0pma1_ln0_jtag_rxp_set] [get_ports sl0pma1_ln1_jtag_rxp_rst] [get_ports sl0pma1_ln1_jtag_rxp_set] [get_ports sl0pma1_ln2_jtag_rxp_rst] [get_ports sl0pma1_ln2_jtag_rxp_set] [get_ports sl0pma1_ln3_jtag_rxp_rst] [get_ports sl0pma1_ln3_jtag_rxp_set] [get_ports sl0pma2_ln0_jtag_rxp_rst] [get_ports sl0pma2_ln0_jtag_rxp_set] [get_ports sl0pma2_ln1_jtag_rxp_rst] [get_ports sl0pma2_ln1_jtag_rxp_set] [get_ports sl0pma2_ln2_jtag_rxp_rst] [get_ports sl0pma2_ln2_jtag_rxp_set] [get_ports sl0pma2_ln3_jtag_rxp_rst] [get_ports sl0pma2_ln3_jtag_rxp_set] [get_ports sl0pma3_ln0_jtag_rxp_rst] [get_ports sl0pma3_ln0_jtag_rxp_set] [get_ports sl0pma3_ln1_jtag_rxp_rst] [get_ports sl0pma3_ln1_jtag_rxp_set] [get_ports sl0pma3_ln2_jtag_rxp_rst] [get_ports sl0pma3_ln2_jtag_rxp_set] [get_ports sl0pma3_ln3_jtag_rxp_rst] [get_ports sl0pma3_ln3_jtag_rxp_set] [get_ports sl2pma0_ln0_jtag_rxp_rst] [get_ports sl2pma0_ln0_jtag_rxp_set] [get_ports sl2pma0_ln1_jtag_rxp_rst] [get_ports sl2pma0_ln1_jtag_rxp_set] [get_ports sl2pma0_ln2_jtag_rxp_rst] [get_ports sl2pma0_ln2_jtag_rxp_set] [get_ports sl2pma0_ln3_jtag_rxp_rst] [get_ports sl2pma0_ln3_jtag_rxp_set] [get_ports sl2pma1_ln0_jtag_rxp_rst] [get_ports sl2pma1_ln0_jtag_rxp_set] [get_ports sl2pma1_ln1_jtag_rxp_rst] [get_ports sl2pma1_ln1_jtag_rxp_set] [get_ports sl2pma1_ln2_jtag_rxp_rst] [get_ports sl2pma1_ln2_jtag_rxp_set] [get_ports sl2pma1_ln3_jtag_rxp_rst] [get_ports sl2pma1_ln3_jtag_rxp_set] [get_ports sl2pma2_ln0_jtag_rxp_rst] [get_ports sl2pma2_ln0_jtag_rxp_set] [get_ports sl2pma2_ln1_jtag_rxp_rst] [get_ports sl2pma2_ln1_jtag_rxp_set] [get_ports sl2pma2_ln2_jtag_rxp_rst] [get_ports sl2pma2_ln2_jtag_rxp_set] [get_ports sl2pma2_ln3_jtag_rxp_rst] [get_ports sl2pma2_ln3_jtag_rxp_set] [get_ports sl2pma3_ln0_jtag_rxp_rst] [get_ports sl2pma3_ln0_jtag_rxp_set] [get_ports sl2pma3_ln1_jtag_rxp_rst] [get_ports sl2pma3_ln1_jtag_rxp_set] [get_ports sl2pma3_ln2_jtag_rxp_rst] [get_ports sl2pma3_ln2_jtag_rxp_set] [get_ports sl2pma3_ln3_jtag_rxp_rst] [get_ports sl2pma3_ln3_jtag_rxp_set] [get_ports sl3pma0_ln0_jtag_rxp_rst] [get_ports sl3pma0_ln0_jtag_rxp_set] [get_ports sl3pma0_ln1_jtag_rxp_rst] [get_ports sl3pma0_ln1_jtag_rxp_set] [get_ports sl3pma0_ln2_jtag_rxp_rst] [get_ports sl3pma0_ln2_jtag_rxp_set] [get_ports sl3pma0_ln3_jtag_rxp_rst] [get_ports sl3pma0_ln3_jtag_rxp_set] [get_ports sl3pma1_ln0_jtag_rxp_rst] [get_ports sl3pma1_ln0_jtag_rxp_set] [get_ports sl3pma1_ln1_jtag_rxp_rst] [get_ports sl3pma1_ln1_jtag_rxp_set] [get_ports sl3pma1_ln2_jtag_rxp_rst] [get_ports sl3pma1_ln2_jtag_rxp_set] [get_ports sl3pma1_ln3_jtag_rxp_rst] [get_ports sl3pma1_ln3_jtag_rxp_set] [get_ports sl3pma2_ln0_jtag_rxp_rst] [get_ports sl3pma2_ln0_jtag_rxp_set] [get_ports sl3pma2_ln1_jtag_rxp_rst] [get_ports sl3pma2_ln1_jtag_rxp_set] [get_ports sl3pma2_ln2_jtag_rxp_rst] [get_ports sl3pma2_ln2_jtag_rxp_set] [get_ports sl3pma2_ln3_jtag_rxp_rst] [get_ports sl3pma2_ln3_jtag_rxp_set] [get_ports sl3pma3_ln0_jtag_rxp_rst] [get_ports sl3pma3_ln0_jtag_rxp_set] [get_ports sl3pma3_ln1_jtag_rxp_rst] [get_ports sl3pma3_ln1_jtag_rxp_set] [get_ports sl3pma3_ln2_jtag_rxp_rst] [get_ports sl3pma3_ln2_jtag_rxp_set] [get_ports sl3pma3_ln3_jtag_rxp_rst] [get_ports sl3pma3_ln3_jtag_rxp_set] [get_ports sl6pma0_ln0_jtag_rxp_rst] [get_ports sl6pma0_ln0_jtag_rxp_set] [get_ports sl0pma0_ln0_burn_in_toggle] [get_ports sl0pma0_ln1_burn_in_toggle] [get_ports sl0pma0_ln2_burn_in_toggle] [get_ports sl0pma0_ln3_burn_in_toggle] [get_ports sl0pma1_ln0_burn_in_toggle] [get_ports sl0pma1_ln1_burn_in_toggle] [get_ports sl0pma1_ln2_burn_in_toggle] [get_ports sl0pma1_ln3_burn_in_toggle] [get_ports sl0pma2_ln0_burn_in_toggle] [get_ports sl0pma2_ln1_burn_in_toggle] [get_ports sl0pma2_ln2_burn_in_toggle] [get_ports sl0pma2_ln3_burn_in_toggle] [get_ports sl0pma3_ln0_burn_in_toggle] [get_ports sl0pma3_ln1_burn_in_toggle] [get_ports sl0pma3_ln2_burn_in_toggle] [get_ports sl0pma3_ln3_burn_in_toggle] [get_ports sl2pma0_ln0_burn_in_toggle] [get_ports sl2pma0_ln1_burn_in_toggle] [get_ports sl2pma0_ln2_burn_in_toggle] [get_ports sl2pma0_ln3_burn_in_toggle] [get_ports sl2pma1_ln0_burn_in_toggle] [get_ports sl2pma1_ln1_burn_in_toggle] [get_ports sl2pma1_ln2_burn_in_toggle] [get_ports sl2pma1_ln3_burn_in_toggle] [get_ports sl2pma2_ln0_burn_in_toggle] [get_ports sl2pma2_ln1_burn_in_toggle] [get_ports sl2pma2_ln2_burn_in_toggle] [get_ports sl2pma2_ln3_burn_in_toggle] [get_ports sl2pma3_ln0_burn_in_toggle] [get_ports sl2pma3_ln1_burn_in_toggle] [get_ports sl2pma3_ln2_burn_in_toggle] [get_ports sl2pma3_ln3_burn_in_toggle] [get_ports sl3pma0_ln0_burn_in_toggle] [get_ports sl3pma0_ln1_burn_in_toggle] [get_ports sl3pma0_ln2_burn_in_toggle] [get_ports sl3pma0_ln3_burn_in_toggle] [get_ports sl3pma1_ln0_burn_in_toggle] [get_ports sl3pma1_ln1_burn_in_toggle] [get_ports sl3pma1_ln2_burn_in_toggle] [get_ports sl3pma1_ln3_burn_in_toggle] [get_ports sl3pma2_ln0_burn_in_toggle] [get_ports sl3pma2_ln1_burn_in_toggle] [get_ports sl3pma2_ln2_burn_in_toggle] [get_ports sl3pma2_ln3_burn_in_toggle] [get_ports sl3pma3_ln0_burn_in_toggle] [get_ports sl3pma3_ln1_burn_in_toggle] [get_ports sl3pma3_ln2_burn_in_toggle] [get_ports sl3pma3_ln3_burn_in_toggle] [get_ports sl6pma0_ln0_burn_in_toggle]]
set_false_path   -from [get_ports ext_die_jtag_tdo_i]  -to [get_ports ext_die_jtag_tdo_o]
set_false_path   -from [list [get_ports sl0top_jtag_tdo] [get_ports sl2top_jtag_tdo] [get_ports sl3top_jtag_tdo] [get_ports sl6top_jtag_tdo]]  -to [get_ports ext_die_jtag_tdo_o]
set_false_path   -through [list [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[39]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[38]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[37]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[36]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[35]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[34]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[33]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[32]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[31]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[30]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[29]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[28]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[27]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[26]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[25]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[24]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[23]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[22]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[21]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[20]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[19]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[18]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[17]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[16]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[15]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[14]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[13]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[12]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[11]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[10]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[9]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[8]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[7]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[6]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[5]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[4]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[3]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[2]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[1]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[0]}]]
set_false_path   -through [list [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[39]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[38]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[37]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[36]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[35]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[34]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[33]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[32]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[31]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[30]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[29]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[28]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[27]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[26]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[25]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[24]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[23]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[22]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[21]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[20]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[19]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[18]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[17]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[16]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[15]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[14]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[13]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[12]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[11]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[10]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[9]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[8]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[7]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[6]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[5]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[4]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[3]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[2]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[1]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_53_i[0]}]]
set_false_path   -through [list [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[39]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[38]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[37]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[36]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[35]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[34]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[33]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[32]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[31]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[30]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[29]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[28]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[27]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[26]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[25]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[24]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[23]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[22]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[21]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[20]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[19]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[18]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[17]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[16]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[15]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[14]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[13]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[12]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[11]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[10]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[9]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[8]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[7]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[6]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[5]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[4]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[3]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[2]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[1]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_54_i[0]}]]
set_false_path   -through [list [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[39]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[38]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[37]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[36]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[35]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[34]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[33]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[32]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[31]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[30]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[29]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[28]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[27]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[26]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[25]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[24]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[23]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[22]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[21]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[20]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[19]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[18]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[17]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[16]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[15]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[14]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[13]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[12]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[11]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[10]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[9]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[8]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[7]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[6]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[5]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[4]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[3]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[2]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[1]}] [get_pins {U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_55_i[0]}]]
set_false_path   -from [list [get_ports {serdes_s0q0_tbus_sts_reg_in[31]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[30]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[29]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[28]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[27]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[26]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[25]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[24]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[23]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[22]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[21]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[20]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[19]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[18]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[17]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[16]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[15]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[14]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[13]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[12]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[11]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[10]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[9]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[8]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[7]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[6]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[5]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[4]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[3]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[2]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[1]}] [get_ports {serdes_s0q0_tbus_sts_reg_in[0]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[31]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[30]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[29]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[28]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[27]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[26]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[25]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[24]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[23]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[22]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[21]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[20]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[19]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[18]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[17]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[16]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[15]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[14]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[13]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[12]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[11]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[10]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[9]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[8]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[7]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[6]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[5]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[4]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[3]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[2]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[1]}] [get_ports {serdes_s0q1_tbus_sts_reg_in[0]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[31]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[30]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[29]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[28]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[27]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[26]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[25]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[24]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[23]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[22]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[21]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[20]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[19]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[18]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[17]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[16]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[15]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[14]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[13]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[12]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[11]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[10]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[9]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[8]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[7]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[6]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[5]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[4]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[3]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[2]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[1]}] [get_ports {serdes_s0q2_tbus_sts_reg_in[0]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[31]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[30]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[29]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[28]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[27]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[26]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[25]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[24]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[23]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[22]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[21]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[20]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[19]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[18]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[17]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[16]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[15]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[14]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[13]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[12]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[11]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[10]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[9]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[8]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[7]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[6]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[5]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[4]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[3]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[2]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[1]}] [get_ports {serdes_s0q3_tbus_sts_reg_in[0]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[31]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[30]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[29]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[28]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[27]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[26]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[25]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[24]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[23]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[22]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[21]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[20]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[19]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[18]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[17]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[16]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[15]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[14]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[13]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[12]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[11]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[10]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[9]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[8]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[7]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[6]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[5]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[4]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[3]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[2]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[1]}] [get_ports {serdes_s2q0_tbus_sts_reg_in[0]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[31]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[30]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[29]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[28]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[27]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[26]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[25]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[24]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[23]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[22]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[21]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[20]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[19]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[18]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[17]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[16]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[15]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[14]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[13]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[12]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[11]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[10]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[9]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[8]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[7]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[6]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[5]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[4]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[3]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[2]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[1]}] [get_ports {serdes_s2q1_tbus_sts_reg_in[0]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[31]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[30]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[29]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[28]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[27]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[26]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[25]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[24]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[23]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[22]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[21]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[20]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[19]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[18]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[17]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[16]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[15]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[14]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[13]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[12]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[11]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[10]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[9]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[8]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[7]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[6]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[5]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[4]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[3]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[2]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[1]}] [get_ports {serdes_s2q2_tbus_sts_reg_in[0]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[31]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[30]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[29]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[28]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[27]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[26]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[25]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[24]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[23]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[22]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[21]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[20]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[19]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[18]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[17]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[16]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[15]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[14]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[13]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[12]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[11]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[10]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[9]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[8]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[7]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[6]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[5]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[4]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[3]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[2]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[1]}] [get_ports {serdes_s2q3_tbus_sts_reg_in[0]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[31]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[30]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[29]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[28]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[27]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[26]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[25]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[24]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[23]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[22]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[21]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[20]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[19]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[18]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[17]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[16]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[15]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[14]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[13]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[12]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[11]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[10]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[9]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[8]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[7]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[6]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[5]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[4]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[3]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[2]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[1]}] [get_ports {serdes_s3q0_tbus_sts_reg_in[0]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[31]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[30]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[29]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[28]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[27]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[26]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[25]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[24]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[23]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[22]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[21]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[20]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[19]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[18]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[17]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[16]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[15]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[14]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[13]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[12]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[11]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[10]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[9]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[8]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[7]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[6]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[5]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[4]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[3]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[2]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[1]}] [get_ports {serdes_s3q1_tbus_sts_reg_in[0]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[31]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[30]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[29]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[28]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[27]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[26]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[25]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[24]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[23]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[22]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[21]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[20]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[19]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[18]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[17]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[16]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[15]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[14]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[13]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[12]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[11]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[10]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[9]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[8]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[7]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[6]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[5]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[4]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[3]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[2]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[1]}] [get_ports {serdes_s3q2_tbus_sts_reg_in[0]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[31]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[30]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[29]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[28]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[27]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[26]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[25]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[24]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[23]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[22]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[21]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[20]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[19]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[18]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[17]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[16]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[15]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[14]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[13]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[12]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[11]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[10]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[9]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[8]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[7]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[6]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[5]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[4]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[3]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[2]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[1]}] [get_ports {serdes_s3q3_tbus_sts_reg_in[0]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[31]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[30]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[29]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[28]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[27]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[26]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[25]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[24]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[23]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[22]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[21]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[20]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[19]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[18]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[17]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[16]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[15]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[14]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[13]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[12]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[11]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[10]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[9]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[8]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[7]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[6]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[5]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[4]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[3]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[2]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[1]}] [get_ports {serdes_s6q0_tbus_sts_reg_in[0]}]]
set_false_path   -through [list [get_pins {U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/spi_mode[1]}] [get_pins {U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/spi_mode[0]}]]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks MII_TXCLK]
set_false_path   -from [get_clocks MII_TXCLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks MII_RXCLK]
set_false_path   -from [get_clocks MII_RXCLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks MII_RXCLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks MII_TXCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks MII_RXCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks RMII_CLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks RMII_CLK]
set_false_path   -from [get_clocks RMII_CLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks RMII_CLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks MII_TXCLK]  -to [get_clocks RMII_CLK]
set_false_path   -from [get_clocks RMII_CLK]  -to [get_clocks MII_TXCLK]
set_false_path   -from [get_clocks MII_RXCLK]  -to [get_clocks RMII_CLK]
set_false_path   -from [get_clocks RMII_CLK]  -to [get_clocks MII_RXCLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks SPI_CLK]
set_false_path   -from [get_clocks SPI_CLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks SPI_CLK_IN]  -to [get_clocks SPI_CLK]
set_false_path   -from [get_clocks SPI_CLK]  -to [get_clocks SPI_CLK_IN]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks JTAG_CLK]
set_false_path   -from [get_clocks JTAG_CLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks SWCLK]
set_false_path   -from [get_clocks SWCLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks SWCLK]
set_false_path   -from [get_clocks SWCLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks JTAG_CLK]
set_false_path   -from [get_clocks JTAG_CLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks MCUCLK]  -to [get_clocks JTAG_CLK]
set_false_path   -from [get_clocks JTAG_CLK]  -to [get_clocks MCUCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks RTC_ECLK]
set_false_path   -from [get_clocks RTC_ECLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks MCUCLK]
set_false_path   -from [get_clocks MCUCLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks LIFE_CLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks REFCLK0]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks REFCLK0]
set_false_path   -from [get_clocks REFCLK0]  -to [get_clocks LIFE_CLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks REFCLK0]
set_false_path   -from [get_clocks DBG_CLK]  -to [get_clocks LIFE_CLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks DBG_CLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks SWCLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks EEP_TCLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks EEP_PCLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks DSP_PCLK]
set_false_path   -from [get_clocks LIFE_CLK]  -to [get_clocks MCUCLK]
set_false_path   -from [get_clocks MCUCLK]  -to [get_clocks LIFE_CLK]
set_false_path   -from [get_clocks REFCLK0]  -to [get_clocks MCUCLK]
set_false_path   -from [get_clocks MCUCLK]  -to [get_clocks REFCLK0]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks EEP_TCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks EEP_PCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks DSP_PCLK]
set_false_path   -from [get_clocks EEP_TCLK]  -to [get_clocks EEP_PCLK]
set_false_path   -from [get_clocks EEP_PCLK]  -to [get_clocks EEP_TCLK]
set_false_path   -from [get_clocks APB_CLK]  -to [get_clocks CPU_CLK]
set_false_path   -from [get_clocks CPU_CLK]  -to [get_clocks APB_CLK]
set_false_path   -from [get_clocks EEP_TCLK] -to [get_clocks SWCLK]
set_false_path   -from [get_clocks SWCLK]    -to [get_clocks EEP_TCLK]
set_multicycle_path 1 -hold -from [list [get_ports {linksts_grp00_out[9]}] [get_ports {linksts_grp00_out[8]}] [get_ports {linksts_grp00_out[7]}] [get_ports {linksts_grp00_out[6]}] [get_ports {linksts_grp00_out[5]}] [get_ports {linksts_grp00_out[4]}] [get_ports {linksts_grp00_out[3]}] [get_ports {linksts_grp00_out[2]}] [get_ports {linksts_grp00_out[1]}] [get_ports {linksts_grp00_out[0]}] [get_ports {linksts_grp01_out[9]}] [get_ports {linksts_grp01_out[8]}] [get_ports {linksts_grp01_out[7]}] [get_ports {linksts_grp01_out[6]}] [get_ports {linksts_grp01_out[5]}] [get_ports {linksts_grp01_out[4]}] [get_ports {linksts_grp01_out[3]}] [get_ports {linksts_grp01_out[2]}] [get_ports {linksts_grp01_out[1]}] [get_ports {linksts_grp01_out[0]}] [get_ports {linksts_grp02_out[9]}] [get_ports {linksts_grp02_out[8]}] [get_ports {linksts_grp02_out[7]}] [get_ports {linksts_grp02_out[6]}] [get_ports {linksts_grp02_out[5]}] [get_ports {linksts_grp02_out[4]}] [get_ports {linksts_grp02_out[3]}] [get_ports {linksts_grp02_out[2]}] [get_ports {linksts_grp02_out[1]}] [get_ports {linksts_grp02_out[0]}] [get_ports {linksts_grp03_out[9]}] [get_ports {linksts_grp03_out[8]}] [get_ports {linksts_grp03_out[7]}] [get_ports {linksts_grp03_out[6]}] [get_ports {linksts_grp03_out[5]}] [get_ports {linksts_grp03_out[4]}] [get_ports {linksts_grp03_out[3]}] [get_ports {linksts_grp03_out[2]}] [get_ports {linksts_grp03_out[1]}] [get_ports {linksts_grp03_out[0]}] [get_ports {linksts_grp04_out[9]}] [get_ports {linksts_grp04_out[8]}] [get_ports {linksts_grp04_out[7]}] [get_ports {linksts_grp04_out[6]}] [get_ports {linksts_grp04_out[5]}] [get_ports {linksts_grp04_out[4]}] [get_ports {linksts_grp04_out[3]}] [get_ports {linksts_grp04_out[2]}] [get_ports {linksts_grp04_out[1]}] [get_ports {linksts_grp04_out[0]}] [get_ports {linksts_grp05_out[9]}] [get_ports {linksts_grp05_out[8]}] [get_ports {linksts_grp05_out[7]}] [get_ports {linksts_grp05_out[6]}] [get_ports {linksts_grp05_out[5]}] [get_ports {linksts_grp05_out[4]}] [get_ports {linksts_grp05_out[3]}] [get_ports {linksts_grp05_out[2]}] [get_ports {linksts_grp05_out[1]}] [get_ports {linksts_grp05_out[0]}] [get_ports {linksts_grp06_out[9]}] [get_ports {linksts_grp06_out[8]}] [get_ports {linksts_grp06_out[7]}] [get_ports {linksts_grp06_out[6]}] [get_ports {linksts_grp06_out[5]}] [get_ports {linksts_grp06_out[4]}] [get_ports {linksts_grp06_out[3]}] [get_ports {linksts_grp06_out[2]}] [get_ports {linksts_grp06_out[1]}] [get_ports {linksts_grp06_out[0]}] [get_ports {linksts_grp07_out[9]}] [get_ports {linksts_grp07_out[8]}] [get_ports {linksts_grp07_out[7]}] [get_ports {linksts_grp07_out[6]}] [get_ports {linksts_grp07_out[5]}] [get_ports {linksts_grp07_out[4]}] [get_ports {linksts_grp07_out[3]}] [get_ports {linksts_grp07_out[2]}] [get_ports {linksts_grp07_out[1]}] [get_ports {linksts_grp07_out[0]}]]
set_multicycle_path 2 -setup -from [list [get_ports {linksts_grp00_out[9]}] [get_ports {linksts_grp00_out[8]}] [get_ports {linksts_grp00_out[7]}] [get_ports {linksts_grp00_out[6]}] [get_ports {linksts_grp00_out[5]}] [get_ports {linksts_grp00_out[4]}] [get_ports {linksts_grp00_out[3]}] [get_ports {linksts_grp00_out[2]}] [get_ports {linksts_grp00_out[1]}] [get_ports {linksts_grp00_out[0]}] [get_ports {linksts_grp01_out[9]}] [get_ports {linksts_grp01_out[8]}] [get_ports {linksts_grp01_out[7]}] [get_ports {linksts_grp01_out[6]}] [get_ports {linksts_grp01_out[5]}] [get_ports {linksts_grp01_out[4]}] [get_ports {linksts_grp01_out[3]}] [get_ports {linksts_grp01_out[2]}] [get_ports {linksts_grp01_out[1]}] [get_ports {linksts_grp01_out[0]}] [get_ports {linksts_grp02_out[9]}] [get_ports {linksts_grp02_out[8]}] [get_ports {linksts_grp02_out[7]}] [get_ports {linksts_grp02_out[6]}] [get_ports {linksts_grp02_out[5]}] [get_ports {linksts_grp02_out[4]}] [get_ports {linksts_grp02_out[3]}] [get_ports {linksts_grp02_out[2]}] [get_ports {linksts_grp02_out[1]}] [get_ports {linksts_grp02_out[0]}] [get_ports {linksts_grp03_out[9]}] [get_ports {linksts_grp03_out[8]}] [get_ports {linksts_grp03_out[7]}] [get_ports {linksts_grp03_out[6]}] [get_ports {linksts_grp03_out[5]}] [get_ports {linksts_grp03_out[4]}] [get_ports {linksts_grp03_out[3]}] [get_ports {linksts_grp03_out[2]}] [get_ports {linksts_grp03_out[1]}] [get_ports {linksts_grp03_out[0]}] [get_ports {linksts_grp04_out[9]}] [get_ports {linksts_grp04_out[8]}] [get_ports {linksts_grp04_out[7]}] [get_ports {linksts_grp04_out[6]}] [get_ports {linksts_grp04_out[5]}] [get_ports {linksts_grp04_out[4]}] [get_ports {linksts_grp04_out[3]}] [get_ports {linksts_grp04_out[2]}] [get_ports {linksts_grp04_out[1]}] [get_ports {linksts_grp04_out[0]}] [get_ports {linksts_grp05_out[9]}] [get_ports {linksts_grp05_out[8]}] [get_ports {linksts_grp05_out[7]}] [get_ports {linksts_grp05_out[6]}] [get_ports {linksts_grp05_out[5]}] [get_ports {linksts_grp05_out[4]}] [get_ports {linksts_grp05_out[3]}] [get_ports {linksts_grp05_out[2]}] [get_ports {linksts_grp05_out[1]}] [get_ports {linksts_grp05_out[0]}] [get_ports {linksts_grp06_out[9]}] [get_ports {linksts_grp06_out[8]}] [get_ports {linksts_grp06_out[7]}] [get_ports {linksts_grp06_out[6]}] [get_ports {linksts_grp06_out[5]}] [get_ports {linksts_grp06_out[4]}] [get_ports {linksts_grp06_out[3]}] [get_ports {linksts_grp06_out[2]}] [get_ports {linksts_grp06_out[1]}] [get_ports {linksts_grp06_out[0]}] [get_ports {linksts_grp07_out[9]}] [get_ports {linksts_grp07_out[8]}] [get_ports {linksts_grp07_out[7]}] [get_ports {linksts_grp07_out[6]}] [get_ports {linksts_grp07_out[5]}] [get_ports {linksts_grp07_out[4]}] [get_ports {linksts_grp07_out[3]}] [get_ports {linksts_grp07_out[2]}] [get_ports {linksts_grp07_out[1]}] [get_ports {linksts_grp07_out[0]}]]
set_multicycle_path 1 -hold -to [list [get_ports {sw_port0_sts_reg_out[8]}] [get_ports {sw_port16_sts_reg_out[8]}] [get_ports {sw_port17_sts_reg_out[8]}] [get_ports {sw_port18_sts_reg_out[8]}] [get_ports {sw_port19_sts_reg_out[8]}] [get_ports {sw_port1_sts_reg_out[8]}] [get_ports {sw_port20_sts_reg_out[8]}] [get_ports {sw_port21_sts_reg_out[8]}] [get_ports {sw_port22_sts_reg_out[8]}] [get_ports {sw_port23_sts_reg_out[8]}] [get_ports {sw_port24_sts_reg_out[8]}] [get_ports {sw_port25_sts_reg_out[8]}] [get_ports {sw_port26_sts_reg_out[8]}] [get_ports {sw_port27_sts_reg_out[8]}] [get_ports {sw_port28_sts_reg_out[8]}] [get_ports {sw_port29_sts_reg_out[8]}] [get_ports {sw_port2_sts_reg_out[8]}] [get_ports {sw_port30_sts_reg_out[8]}] [get_ports {sw_port31_sts_reg_out[8]}] [get_ports {sw_port3_sts_reg_out[8]}] [get_ports {sw_port48_sts_reg_out[8]}] [get_ports {sw_port49_sts_reg_out[8]}] [get_ports {sw_port4_sts_reg_out[8]}] [get_ports {sw_port5_sts_reg_out[8]}] [get_ports {sw_port6_sts_reg_out[8]}] [get_ports {sw_port7_sts_reg_out[8]}]]
set_multicycle_path 2 -setup -to [list [get_ports {sw_port0_sts_reg_out[8]}] [get_ports {sw_port16_sts_reg_out[8]}] [get_ports {sw_port17_sts_reg_out[8]}] [get_ports {sw_port18_sts_reg_out[8]}] [get_ports {sw_port19_sts_reg_out[8]}] [get_ports {sw_port1_sts_reg_out[8]}] [get_ports {sw_port20_sts_reg_out[8]}] [get_ports {sw_port21_sts_reg_out[8]}] [get_ports {sw_port22_sts_reg_out[8]}] [get_ports {sw_port23_sts_reg_out[8]}] [get_ports {sw_port24_sts_reg_out[8]}] [get_ports {sw_port25_sts_reg_out[8]}] [get_ports {sw_port26_sts_reg_out[8]}] [get_ports {sw_port27_sts_reg_out[8]}] [get_ports {sw_port28_sts_reg_out[8]}] [get_ports {sw_port29_sts_reg_out[8]}] [get_ports {sw_port2_sts_reg_out[8]}] [get_ports {sw_port30_sts_reg_out[8]}] [get_ports {sw_port31_sts_reg_out[8]}] [get_ports {sw_port3_sts_reg_out[8]}] [get_ports {sw_port48_sts_reg_out[8]}] [get_ports {sw_port49_sts_reg_out[8]}] [get_ports {sw_port4_sts_reg_out[8]}] [get_ports {sw_port5_sts_reg_out[8]}] [get_ports {sw_port6_sts_reg_out[8]}] [get_ports {sw_port7_sts_reg_out[8]}]]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports ext_die_jtag_tdo_i]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports sl0top_jtag_tdo]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports sl2top_jtag_tdo]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports sl3top_jtag_tdo]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports sl6top_jtag_tdo]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_tbus_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp00_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp01_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp02_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp03_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp04_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp05_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp06_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {linksts_grp07_out[0]}]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports {io_in_bus[38]}]
set_input_delay -clock JTAG_CLK  -clock_fall  5  [get_ports {io_in_bus[29]}]
set_input_delay -clock JTAG_CLK_C2C  -clock_fall  5  [get_ports ext_die_jtag_tms_i]
set_input_delay -clock JTAG_CLK_C2C  -clock_fall  5  [get_ports ext_die_jtag_tdi_i]
set_input_delay -clock CPU_CLK  2.6  [get_ports ext_die_hs_gps_ack_i]
set_input_delay -clock CPU_CLK  2.6  [get_ports ext_die_hs_gps_resp_i]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[31]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[30]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[29]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[28]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[27]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[26]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[25]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[24]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[23]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[22]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[21]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[20]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[19]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[18]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[17]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[16]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[15]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[14]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[13]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[12]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[11]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[10]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[9]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[8]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[7]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[6]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[5]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[4]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[3]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[2]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[1]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_rdata_i[0]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports ext_die_hm_gpm_cmdval_i]
set_input_delay -clock CPU_CLK  2.6  [get_ports ext_die_hm_gpm_write_i]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[31]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[30]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[29]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[28]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[27]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[26]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[25]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[24]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[23]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[22]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[21]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[20]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[19]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[18]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[17]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[16]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[15]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[14]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[13]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[12]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[11]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[10]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[9]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[8]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[7]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[6]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[5]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[4]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[3]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[2]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[1]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_addr_i[0]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[31]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[30]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[29]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[28]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[27]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[26]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[25]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[24]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[23]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[22]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[21]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[20]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[19]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[18]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[17]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[16]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[15]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[14]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[13]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[12]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[11]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[10]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[9]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[8]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[7]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[6]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[5]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[4]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[3]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[2]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[1]}]
set_input_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_wdata_i[0]}]
set_input_delay -clock SPI_CLK_IN  -clock_fall  4  [get_ports {io_in_bus[26]}]
set_input_delay -clock SPI_CLK_IN  -clock_fall  4  [get_ports {io_in_bus[23]}]
set_input_delay -clock SPI_CLK_IN  -clock_fall  4  [get_ports {io_in_bus[62]}]
set_input_delay -clock SPI_CLK_IN  -clock_fall  4  [get_ports {io_in_bus[59]}]
set_input_delay -clock FUSE_CLK  5.2  [get_ports fuse_repair_done_i]
set_input_delay -clock FUSE_CLK  5.2  [get_ports fuse_repair_go_i]
set_input_delay -clock APB_CLK  4  [get_ports fabric_pintr]
set_input_delay -clock APB_CLK  4  [get_ports slice0_pintr]
set_input_delay -clock APB_CLK  4  [get_ports slice2_pintr]
set_input_delay -clock APB_CLK  4  [get_ports slice3_pintr]
set_input_delay -clock APB_CLK  4  [get_ports fabric_pready]
set_input_delay -clock APB_CLK  4  [get_ports sl0q_pready]
set_input_delay -clock APB_CLK  4  [get_ports sl2q_pready]
set_input_delay -clock APB_CLK  4  [get_ports sl3q_pready]
set_input_delay -clock APB_CLK  4  [get_ports sl6q_pready]
set_input_delay -clock APB_CLK  4  [get_ports slice0_pready]
set_input_delay -clock APB_CLK  4  [get_ports slice2_pready]
set_input_delay -clock APB_CLK  4  [get_ports slice3_pready]
set_input_delay -clock APB_CLK  4  [get_ports fabric_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports sl0q_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports sl2q_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports sl3q_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports sl6q_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports slice0_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports slice2_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports slice3_pslverr]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {fabric_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl0q_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl2q_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl3q_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {sl6q_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice0_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice2_prdata[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {slice3_prdata[0]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[32]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[31]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[30]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[29]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[28]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[27]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[26]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[25]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[24]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[23]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[22]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[21]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[20]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[19]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[18]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[17]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[16]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[15]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[14]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[13]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[12]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[11]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[10]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[9]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[8]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[7]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[6]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[5]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[4]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[3]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[2]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[1]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrdata_i[0]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[32]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[31]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[30]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[29]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[28]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[27]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[26]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[25]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[24]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[23]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[22]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[21]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[20]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[19]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[18]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[17]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[16]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[15]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[14]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[13]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[12]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[11]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[10]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[9]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[8]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[7]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[6]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[5]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[4]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[3]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[2]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[1]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrdata_i[0]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[32]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[31]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[30]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[29]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[28]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[27]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[26]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[25]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[24]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[23]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[22]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[21]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[20]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[19]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[18]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[17]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[16]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[15]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[14]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[13]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[12]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[11]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[10]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[9]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[8]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[7]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[6]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[5]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[4]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[3]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[2]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[1]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrdata_i[0]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[32]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[31]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[30]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[29]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[28]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[27]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[26]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[25]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[24]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[23]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[22]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[21]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[20]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[19]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[18]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[17]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[16]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[15]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[14]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[13]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[12]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[11]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[10]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[9]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[8]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[7]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[6]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[5]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[4]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[3]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[2]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[1]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrdata_i[0]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[144]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[143]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[142]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[141]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[140]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[139]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[138]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[137]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[136]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[135]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[134]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[133]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[132]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[131]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[130]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[129]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[128]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[127]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[126]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[125]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[124]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[123]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[122]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[121]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[120]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[119]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[118]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[117]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[116]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[115]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[114]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[113]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[112]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[111]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[110]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[109]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[108]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[107]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[106]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[105]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[104]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[103]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[102]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[101]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[100]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[99]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[98]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[97]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[96]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[95]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[94]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[93]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[92]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[91]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[90]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[89]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[88]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[87]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[86]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[85]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[84]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[83]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[82]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[81]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[80]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[79]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[78]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[77]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[76]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[75]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[74]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[73]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[72]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[71]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[70]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[69]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[68]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[67]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[66]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[65]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[64]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[63]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[62]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[61]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[60]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[59]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[58]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[57]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[56]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[55]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[54]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[53]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[52]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[51]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[50]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[49]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[48]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[47]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[46]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[45]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[44]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[43]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[42]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[41]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[40]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[39]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[38]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[37]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[36]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[35]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[34]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[33]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[32]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[31]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[30]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[29]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[28]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[27]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[26]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[25]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[24]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[23]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[22]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[21]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[20]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[19]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[18]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[17]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[16]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[15]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[14]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[13]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[12]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[11]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[10]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[9]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[8]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[7]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[6]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[5]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[4]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[3]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[2]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[1]}]
set_input_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_i[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_out[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_oe_n[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_puen[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_pden[0]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[9]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[8]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[7]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[6]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[5]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[4]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[3]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[2]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[1]}]
set_input_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_pden[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {dl_active_port_26x1_out_b[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {aer_sts_port_26x1_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {hot_rst_port_26x1_out_b[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_sts_reg_in[0]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[31]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[30]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[29]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[28]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[27]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[26]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[25]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[24]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[23]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[22]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[21]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[20]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[19]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[18]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[17]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[16]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[15]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[14]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[13]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[12]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[11]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[10]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[9]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[8]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[7]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[6]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[5]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[4]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[3]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[2]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[1]}]
set_input_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_sts_reg_in[0]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports pipe_asyncpowerchangeack]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_pclk_rate[2]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_pclk_rate[1]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_pclk_rate[0]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_phy_mode[1]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_phy_mode[0]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_rate[1]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_rate[0]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_width[1]}]
set_input_delay -clock DSP_PCLK  0.5  [get_ports {pipe_width[0]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[66]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[66]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[69]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[69]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[74]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[74]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[78]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[78]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[77]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[77]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[77]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[72]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[72]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[72]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[80]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[80]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[80]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[81]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[81]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[81]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[83]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[84]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[13]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[13]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[2]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[2]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[9]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[9]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[12]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[12]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[10]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[10]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[10]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[4]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[4]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[4]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[15]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[15]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[15]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[7]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[7]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[7]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[6]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[3]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[51]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[51]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[53]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[53]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[52]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[52]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[55]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[55]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[46]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[46]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[46]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[56]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[56]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[56]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[71]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[71]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[71]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[54]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[54]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[54]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[49]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[60]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[90]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[90]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[96]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[96]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[88]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[88]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[89]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[89]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[87]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[87]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[87]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[95]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[95]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[95]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[92]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[92]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[92]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[91]}]
set_input_delay -clock MII_RXCLK  10.4  -add_delay  [get_ports {io_in_bus[91]}]
set_input_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_in_bus[91]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[93]}]
set_input_delay -clock APB_CLK  5.2  [get_ports {io_in_bus[94]}]
set_output_delay -clock APB_CLK  5.2  [get_ports reset_n_apb_clk_o]
set_output_delay -clock APB_CLK  5.2  [get_ports p49_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p49_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p0_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p0_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p16_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p16_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p17_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p17_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p18_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p18_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p19_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p19_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p1_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p1_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p20_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p20_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p21_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p21_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p22_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p22_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p23_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p23_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p24_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p24_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p25_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p25_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p26_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p26_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p27_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p27_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p28_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p28_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p29_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p29_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p2_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p2_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p30_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p30_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p31_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p31_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p3_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p3_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p48_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p48_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p4_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p4_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p5_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p5_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p6_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p6_perst_n_in]
set_output_delay -clock APB_CLK  5.2  [get_ports p7_perst_n_in]
set_output_delay -clock LIFE_CLK  6.5  -add_delay  [get_ports p7_perst_n_in]
set_output_delay -clock JTAG_CLK_C2C  5  [get_ports ext_die_jtag_tdo_o]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[8]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[96]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[95]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[94]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[93]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[92]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[91]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[90]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[89]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[88]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[87]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[84]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[83]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[81]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[80]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[78]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[77]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[74]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[72]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[71]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[69]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[66]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[66]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[65]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[63]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[60]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[60]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[56]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[55]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[54]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[53]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[52]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[51]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[49]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[46]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[27]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[26]}]
set_output_delay -clock JTAG_CLK  5  [get_ports {io_oen_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[24]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_oen_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[15]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[13]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[12]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[10]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[9]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[7]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[6]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[4]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[3]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[2]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_oen_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_oen_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[96]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[95]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[94]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[93]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[92]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[91]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[90]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[89]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[88]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[87]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[84]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[83]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[81]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[80]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[78]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[77]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[74]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[72]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[71]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[69]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[66]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[63]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_ie_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[60]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[60]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_ie_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[56]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[55]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[54]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[53]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[52]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[51]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[49]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[46]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[27]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_ie_bus[26]}]
set_output_delay -clock JTAG_CLK  5  [get_ports {io_ie_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[24]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_ie_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[15]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[13]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[12]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[10]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[9]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[7]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[6]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[4]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[3]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[2]}]
set_output_delay -clock APB_CLK  5.2  -add_delay  [get_ports {io_ie_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  2  [get_ports {io_ie_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds1_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ds0_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_pe_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_ps_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_sl_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st1_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_st0_bus[0]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[102]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[101]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[100]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[99]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[98]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[97]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[96]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[95]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[94]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[93]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[92]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[91]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[90]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[89]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[88]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[87]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[86]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[85]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[84]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[83]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[82]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[81]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[80]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[79]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[78]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[77]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[76]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[75]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[74]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[73]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[72]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[71]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[70]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[69]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[68]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[67]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[66]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[65]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[64]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[63]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[62]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[61]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[60]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[59]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[58]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[57]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[56]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[55]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[54]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[53]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[52]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[51]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[50]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[49]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[48]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[47]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[46]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[45]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[44]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[43]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[42]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[41]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[40]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[39]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[38]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[37]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[36]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[35]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[34]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[33]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[32]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[31]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[30]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[29]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[28]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[27]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[26]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[25]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[24]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[23]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[22]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[21]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[20]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[19]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[18]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[17]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[16]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[15]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[14]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[13]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[12]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[11]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[10]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[9]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[8]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[7]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[6]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[5]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[4]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[3]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[2]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[1]}]
set_output_delay -clock GPIO_CLK_VIR  5.2  [get_ports {io_he_bus[0]}]
set_output_delay -clock JTAG_CLK  5  [get_ports {io_out_bus[25]}]
set_output_delay -clock JTAG_CLK  5  [get_ports ext_die_jtag_tms_o]
set_output_delay -clock JTAG_CLK  5  [get_ports ext_die_jtag_tdi_o]
set_output_delay -clock JTAG_CLK  5  [get_ports ext_die_jtag_trst_o]
set_output_delay -clock CPU_CLK  2.6  [get_ports ext_die_hs_gps_cmdval_o]
set_output_delay -clock CPU_CLK  2.6  [get_ports ext_die_hs_gps_write_o]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[31]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[30]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[29]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[28]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[27]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[26]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[25]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[24]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[23]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[22]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[21]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[20]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[19]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[18]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[17]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[16]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[15]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[14]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[13]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[12]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[11]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[10]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[9]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[8]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[7]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[6]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[5]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[4]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[3]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[2]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[1]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_addr_o[0]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[31]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[30]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[29]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[28]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[27]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[26]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[25]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[24]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[23]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[22]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[21]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[20]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[19]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[18]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[17]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[16]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[15]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[14]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[13]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[12]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[11]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[10]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[9]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[8]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[7]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[6]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[5]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[4]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[3]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[2]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[1]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hs_gps_wdata_o[0]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports ext_die_hm_gpm_ack_o]
set_output_delay -clock CPU_CLK  2.6  [get_ports ext_die_hm_gpm_resp_o]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[31]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[30]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[29]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[28]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[27]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[26]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[25]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[24]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[23]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[22]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[21]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[20]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[19]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[18]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[17]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[16]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[15]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[14]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[13]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[12]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[11]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[10]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[9]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[8]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[7]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[6]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[5]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[4]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[3]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[2]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[1]}]
set_output_delay -clock CPU_CLK  2.6  [get_ports {ext_die_hm_gpm_rdata_o[0]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_out_bus[26]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_out_bus[23]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_out_bus[62]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_out_bus[59]}]
set_output_delay -clock SPI_CLK  10.4  [get_ports {io_out_bus[64]}]
set_output_delay -clock APB_CLK  4  [get_ports fabric_penable]
set_output_delay -clock APB_CLK  4  [get_ports sl0q_penable]
set_output_delay -clock APB_CLK  4  [get_ports sl2q_penable]
set_output_delay -clock APB_CLK  4  [get_ports sl3q_penable]
set_output_delay -clock APB_CLK  4  [get_ports sl6q_penable]
set_output_delay -clock APB_CLK  4  [get_ports slice0_penable]
set_output_delay -clock APB_CLK  4  [get_ports slice2_penable]
set_output_delay -clock APB_CLK  4  [get_ports slice3_penable]
set_output_delay -clock APB_CLK  4  [get_ports fabric_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports sl0q_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports sl2q_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports sl3q_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports sl6q_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports slice0_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports slice2_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports slice3_pwrite]
set_output_delay -clock APB_CLK  4  [get_ports fabric_psel]
set_output_delay -clock APB_CLK  4  [get_ports sl0q_psel]
set_output_delay -clock APB_CLK  4  [get_ports sl2q_psel]
set_output_delay -clock APB_CLK  4  [get_ports sl3q_psel]
set_output_delay -clock APB_CLK  4  [get_ports sl6q_psel]
set_output_delay -clock APB_CLK  4  [get_ports slice0_psel]
set_output_delay -clock APB_CLK  4  [get_ports slice2_psel]
set_output_delay -clock APB_CLK  4  [get_ports slice3_psel]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_paddr[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl0q_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl2q_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl3q_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sl6q_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pwdata[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pstrb[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pstrb[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pstrb[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {fabric_pstrb[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pstrb[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pstrb[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pstrb[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_pstrb[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pstrb[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pstrb[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pstrb[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_pstrb[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pstrb[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pstrb[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pstrb[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_pstrb[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memaddr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrd_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrd_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrd_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memrd_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[32]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[31]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[30]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[29]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[28]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[27]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[26]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[25]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[24]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[23]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[22]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[21]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[20]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[19]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[18]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[17]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[16]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[15]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwdata_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl0_mcu_fw_prog_memwr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memaddr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrd_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrd_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrd_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memrd_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[32]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[31]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[30]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[29]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[28]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[27]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[26]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[25]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[24]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[23]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[22]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[21]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[20]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[19]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[18]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[17]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[16]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[15]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwdata_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl2_mcu_fw_prog_memwr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memaddr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrd_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrd_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrd_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memrd_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[32]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[31]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[30]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[29]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[28]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[27]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[26]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[25]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[24]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[23]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[22]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[21]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[20]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[19]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[18]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[17]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[16]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[15]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwdata_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl3_mcu_fw_prog_memwr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memaddr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memrd_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[32]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[31]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[30]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[29]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[28]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[27]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[26]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[25]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[24]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[23]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[22]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[21]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[20]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[19]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[18]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[17]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[16]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[15]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwdata_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {sl6_mcu_fw_prog_memwr_o[0]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports sl0_mcu_fw_prog_inprog_o]
set_output_delay -clock MCUCLK  1.95195  [get_ports sl2_mcu_fw_prog_inprog_o]
set_output_delay -clock MCUCLK  1.95195  [get_ports sl3_mcu_fw_prog_inprog_o]
set_output_delay -clock MCUCLK  1.95195  [get_ports sl6_mcu_fw_prog_inprog_o]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[144]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[143]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[142]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[141]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[140]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[139]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[138]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[137]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[136]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[135]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[134]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[133]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[132]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[131]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[130]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[129]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[128]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[127]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[126]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[125]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[124]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[123]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[122]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[121]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[120]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[119]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[118]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[117]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[116]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[115]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[114]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[113]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[112]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[111]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[110]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[109]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[108]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[107]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[106]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[105]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[104]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[103]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[102]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[101]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[100]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[99]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[98]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[97]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[96]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[95]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[94]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[93]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[92]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[91]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[90]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[89]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[88]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[87]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[86]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[85]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[84]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[83]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[82]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[81]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[80]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[79]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[78]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[77]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[76]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[75]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[74]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[73]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[72]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[71]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[70]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[69]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[68]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[67]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[66]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[65]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[64]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[63]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[62]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[61]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[60]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[59]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[58]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[57]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[56]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[55]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[54]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[53]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[52]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[51]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[50]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[49]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[48]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[47]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[46]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[45]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[44]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[43]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[42]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[41]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[40]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[39]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[38]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[37]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[36]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[35]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[34]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[33]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[32]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[31]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[30]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[29]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[28]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[27]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[26]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[25]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[24]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[23]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[22]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[21]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[20]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[19]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[18]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[17]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[16]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[15]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[14]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[13]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[12]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[11]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[10]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[9]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[8]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[7]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[6]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[5]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[4]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[3]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[2]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[1]}]
set_output_delay -clock MCUCLK  1.95195  [get_ports {ext_die_pmem_fifo_data_o[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port00_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port01_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port02_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port03_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port04_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port05_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port06_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port07_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port16_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port17_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port18_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port19_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port20_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port21_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port22_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port23_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port24_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port25_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port26_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port27_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port28_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port29_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port30_in[0]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[9]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[8]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[7]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[6]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[5]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[4]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[3]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[2]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[1]}]
set_output_delay -clock HPC_CLK_VIR  5.2  [get_ports {hpc_port31_in[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slx_debug_sel[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {c2c_debug_sel[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_clkfreq_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice1_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice4_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice5_cfg_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q0_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q1_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q2_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s0q3_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q0_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q1_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q2_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s2q3_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q0_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q1_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q2_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s3q3_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_cmu_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {serdes_s6q0_ctl_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_device_id_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {pcie_vendor_id_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port0_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port16_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port17_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port18_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port19_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port1_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port20_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port21_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port22_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port23_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port24_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port25_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port26_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port27_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port28_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port29_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port2_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port30_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port31_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port3_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port48_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port49_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port4_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port5_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port6_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_ctl_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port7_sts_reg_out[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[143]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[142]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[141]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[140]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[139]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[138]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[137]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[136]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[135]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[134]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[133]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[132]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[131]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[130]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[129]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[128]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[127]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[126]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[125]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[124]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[123]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[122]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[121]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[120]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[119]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[118]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[117]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[116]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[115]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[114]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[113]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[112]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[111]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[110]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[109]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[108]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[107]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[106]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[105]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[104]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[103]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[102]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[101]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[100]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[99]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[98]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[97]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[96]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[95]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[94]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[93]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[92]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[91]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[90]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[89]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[88]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[87]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[86]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[85]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[84]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[83]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[82]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[81]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[80]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[79]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[78]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[77]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[76]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[75]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[74]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[73]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[72]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[71]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[70]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[69]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[68]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[67]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[66]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[65]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[64]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[63]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[62]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[61]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[60]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[59]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[58]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[57]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[56]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[55]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[54]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[53]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[52]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[51]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[50]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[49]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[48]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[47]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[46]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[45]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[44]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[43]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[42]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[41]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[40]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[39]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[38]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[37]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[36]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[35]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[34]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[33]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[32]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_part_upid[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[49]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[48]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[47]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[46]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[45]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[44]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[43]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[42]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[41]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[40]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[39]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[38]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[37]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[36]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[35]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[34]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[33]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[32]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_updnb_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[49]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[48]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[47]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[46]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[45]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[44]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[43]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[42]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[41]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[40]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[39]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[38]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[37]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[36]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[35]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[34]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[33]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[32]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_exist_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports sw_regpwd_match]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[249]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[248]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[247]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[246]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[245]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[244]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[243]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[242]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[241]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[240]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[239]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[238]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[237]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[236]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[235]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[234]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[233]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[232]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[231]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[230]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[229]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[228]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[227]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[226]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[225]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[224]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[223]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[222]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[221]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[220]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[219]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[218]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[217]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[216]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[215]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[214]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[213]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[212]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[211]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[210]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[209]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[208]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[207]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[206]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[205]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[204]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[203]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[202]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[201]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[200]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[199]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[198]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[197]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[196]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[195]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[194]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[193]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[192]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[191]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[190]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[189]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[188]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[187]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[186]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[185]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[184]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[183]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[182]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[181]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[180]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[179]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[178]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[177]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[176]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[175]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[174]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[173]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[172]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[171]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[170]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[169]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[168]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[167]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[166]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[165]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[164]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[163]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[162]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[161]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[160]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[159]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[158]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[157]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[156]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[155]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[154]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[153]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[152]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[151]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[150]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[149]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[148]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[147]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[146]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[145]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[144]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[143]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[142]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[141]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[140]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[139]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[138]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[137]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[136]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[135]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[134]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[133]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[132]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[131]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[130]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[129]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[128]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[127]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[126]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[125]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[124]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[123]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[122]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[121]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[120]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[119]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[118]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[117]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[116]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[115]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[114]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[113]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[112]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[111]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[110]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[109]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[108]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[107]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[106]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[105]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[104]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[103]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[102]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[101]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[100]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[99]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[98]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[97]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[96]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[95]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[94]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[93]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[92]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[91]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[90]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[89]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[88]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[87]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[86]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[85]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[84]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[83]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[82]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[81]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[80]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[79]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[78]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[77]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[76]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[75]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[74]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[73]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[72]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[71]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[70]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[69]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[68]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[67]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[66]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[65]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[64]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[63]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[62]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[61]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[60]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[59]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[58]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[57]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[56]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[55]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[54]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[53]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[52]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[51]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[50]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[49]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[48]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[47]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[46]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[45]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[44]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[43]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[42]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[41]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[40]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[39]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[38]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[37]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[36]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[35]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[34]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[33]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[32]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_devid_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[249]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[248]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[247]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[246]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[245]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[244]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[243]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[242]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[241]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[240]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[239]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[238]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[237]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[236]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[235]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[234]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[233]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[232]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[231]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[230]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[229]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[228]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[227]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[226]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[225]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[224]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[223]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[222]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[221]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[220]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[219]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[218]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[217]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[216]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[215]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[214]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[213]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[212]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[211]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[210]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[209]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[208]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[207]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[206]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[205]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[204]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[203]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[202]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[201]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[200]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[199]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[198]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[197]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[196]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[195]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[194]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[193]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[192]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[191]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[190]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[189]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[188]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[187]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[186]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[185]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[184]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[183]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[182]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[181]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[180]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[179]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[178]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[177]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[176]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[175]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[174]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[173]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[172]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[171]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[170]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[169]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[168]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[167]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[166]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[165]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[164]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[163]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[162]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[161]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[160]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[159]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[158]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[157]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[156]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[155]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[154]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[153]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[152]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[151]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[150]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[149]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[148]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[147]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[146]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[145]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[144]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[143]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[142]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[141]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[140]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[139]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[138]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[137]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[136]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[135]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[134]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[133]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[132]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[131]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[130]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[129]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[128]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[127]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[126]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[125]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[124]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[123]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[122]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[121]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[120]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[119]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[118]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[117]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[116]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[115]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[114]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[113]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[112]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[111]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[110]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[109]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[108]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[107]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[106]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[105]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[104]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[103]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[102]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[101]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[100]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[99]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[98]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[97]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[96]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[95]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[94]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[93]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[92]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[91]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[90]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[89]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[88]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[87]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[86]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[85]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[84]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[83]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[82]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[81]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[80]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[79]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[78]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[77]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[76]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[75]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[74]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[73]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[72]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[71]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[70]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[69]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[68]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[67]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[66]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[65]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[64]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[63]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[62]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[61]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[60]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[59]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[58]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[57]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[56]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[55]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[54]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[53]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[52]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[51]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[50]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[49]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[48]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[47]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[46]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[45]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[44]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[43]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[42]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[41]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[40]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[39]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[38]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[37]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[36]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[35]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[34]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[33]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[32]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[31]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[30]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[29]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[28]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[27]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[26]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[25]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[24]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[23]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[22]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[21]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[20]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[19]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[18]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[17]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[16]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[15]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[14]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[13]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[12]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[11]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[10]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[9]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[8]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[7]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[6]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[5]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[4]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[3]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {sw_port_partid_reg[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_id[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_id[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice0_id[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_id[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_id[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice2_id[0]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_id[2]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_id[1]}]
set_output_delay -clock APB_CLK  4  [get_ports {slice3_id[0]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[66]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[66]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[66]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[69]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[69]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[69]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[74]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[74]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[74]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[78]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[78]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[78]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[77]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[77]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[72]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[72]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[80]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[80]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[81]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[83]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[84]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[13]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[13]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[13]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[2]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[2]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[2]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[9]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[9]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[9]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[12]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[12]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[12]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[10]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[10]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[4]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[4]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[15]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[15]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[7]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[6]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[3]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[51]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[51]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[51]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[53]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[53]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[53]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[52]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[52]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[52]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[55]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[55]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[55]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[46]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[46]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[56]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[56]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[71]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[71]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[54]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[49]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[60]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[90]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[90]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[90]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[96]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[96]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[96]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[88]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[88]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[88]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[89]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[89]}]
set_output_delay -clock RMII_CLK  10.4  -add_delay  [get_ports {io_out_bus[89]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[87]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[87]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[95]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[95]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[92]}]
set_output_delay -clock MII_TXCLK  10.4  -add_delay  [get_ports {io_out_bus[92]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[91]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[93]}]
set_output_delay -clock APB_CLK  5.2  [get_ports {io_out_bus[94]}]
set_output_delay -clock DBG_CLK  2  [get_ports {io_out_bus[17]}]
set_output_delay -clock LIFE_CLK  2.5  [get_ports {io_out_bus[75]}]
set_output_delay -clock RMII_CLK  4  [get_ports {io_out_bus[63]}]
set_clock_groups -asynchronous -name HPC_CLK_VIR_others_1 -group [get_clocks HPC_CLK_VIR]
set_clock_groups -asynchronous -name GPIO_CLK_VIR_others_1 -group [get_clocks GPIO_CLK_VIR]
set_clock_groups -asynchronous -name FUSE_CLK_others_1 -group [get_clocks FUSE_CLK]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_52/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_52/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_51/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_51/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_42/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_42/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_41/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_41/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_21/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_21/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_13/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_13/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_12/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_12/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_11/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_11/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_10/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_10/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_07/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_07/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_04/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_04/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_03/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_03/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_02/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_02/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart4/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart4/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart3/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart3/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart2/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart2/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart1/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/uart1/U_PSD/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_10/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_10/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_01/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_01/U_clk_mux/S0]
set_clock_gating_check -low -rise -setup 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_00/U_clk_mux/S0]
set_clock_gating_check -low -rise -hold 0 [get_pins U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/U_CLK_MUX_00/U_clk_mux/S0]
