<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Subtype Declaration</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icon.svg" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto; width: 50px; height: 50px" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Subtype Declaration</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Declaration
                
                
            </td>

            
            
            <td style="border: 0px solid transparent; width: 24%">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Package
                
                <br>
                
                
                Entity
                
                <br>
                
                
                Architecture
                
                <br>
                
                
                Process
                
                <br>
                
                
                Procedure
                
                <br>
                
                
                Function
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<!-- include the vhdl tag to highlight as vhdl -->
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">subtype</span> <span class="n">subtype_name</span> <span class="k">is</span> <span class="n">base_type</span> <span class="k">range</span> <span class="n">range_constraint</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM section 4.2</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>Assignments may not be made between objects of different types even though they may be similar.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">type</span> <span class="n">BUS_VAL</span> <span class="k">is</span> <span class="k">range</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">255</span><span class="p">;</span>
<span class="k">type</span> <span class="n">MY_LOGIC</span> <span class="k">is</span> <span class="p">(</span><span class="sc">'0'</span><span class="p">,</span><span class="sc">'1'</span><span class="p">);</span>

<span class="k">variable</span> <span class="n">X_INT</span> <span class="p">:</span> <span class="kt">integer</span> <span class="p">:</span><span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_BUS</span> <span class="p">:</span> <span class="n">BUS_VAL</span> <span class="p">:</span><span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_BIT</span> <span class="p">:</span> <span class="kt">bit</span> <span class="p">:</span><span class="o">=</span> <span class="sc">'0'</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_MY</span>  <span class="p">:</span> <span class="n">MY_LOGIC</span> <span class="p">:</span><span class="o">=</span> <span class="sc">'0'</span><span class="p">;</span>

<span class="n">X_BUS</span> <span class="p">:</span><span class="o">=</span> <span class="n">X_INT</span><span class="p">;</span> <span class="c1">--illegal</span>
<span class="n">X_MY</span>  <span class="p">:</span><span class="o">=</span> <span class="n">X_BIT</span><span class="p">;</span> <span class="c1">--illegal</span>
</code></pre></div></div>

<p>Since a subtype is the same type as its base type, assignments between subtype and base type objects can be made without conversion:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">subtype</span> <span class="n">BUS_VAL</span> <span class="k">is</span> <span class="kt">integer</span> <span class="k">range</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">255</span><span class="p">;</span>
<span class="k">subtype</span> <span class="n">MY_LOGIC</span> <span class="k">is</span> <span class="kt">std_ulogic</span> <span class="k">range</span> <span class="sc">'X'</span> <span class="k">to</span> <span class="sc">'Z'</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_INT</span> <span class="p">:</span> <span class="kt">integer</span>    <span class="p">:</span><span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_BUS</span> <span class="p">:</span> <span class="n">BUS_VAL</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_STD</span> <span class="p">:</span> <span class="kt">std_ulogic</span> <span class="p">:</span><span class="o">=</span> <span class="sc">'0'</span><span class="p">;</span>
<span class="k">variable</span> <span class="n">X_MY</span>  <span class="p">:</span> <span class="n">MY_LOGIC</span><span class="p">;</span>
<span class="o">...</span>
<span class="n">X_BUS</span> <span class="p">:</span><span class="o">=</span> <span class="n">X_INT</span><span class="p">;</span> <span class="c1">--legal</span>
<span class="n">X_MY</span>  <span class="p">:</span><span class="o">=</span> <span class="n">X_STD</span><span class="p">;</span> <span class="c1">--legal</span>
</code></pre></div></div>

<p>Subtypes <strong>natural</strong> and <strong>positive</strong> are predefined subtypes of integer</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">subtype</span> <span class="kt">NATURAL</span> <span class="k">is</span> <span class="kt">integer</span> <span class="k">range</span> <span class="mi">0</span> <span class="k">to</span> <span class="kt">integer</span><span class="na">'high</span><span class="p">;</span>
<span class="k">subtype</span> <span class="kt">POSITIVE</span> <span class="k">is</span> <span class="kt">integer</span> <span class="k">range</span> <span class="mi">1</span> <span class="k">to</span> <span class="kt">integer</span><span class="na">'high</span><span class="p">;</span>
</code></pre></div></div>

<p>The <strong>std_logic_1164</strong> package defines the following subtypes of std_logic:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">subtype</span> <span class="n">XO1</span>  <span class="k">is</span> <span class="kt">std_ulogic</span> <span class="k">range</span> <span class="sc">'X'</span> <span class="k">to</span> <span class="sc">'1'</span><span class="p">;</span>
<span class="k">subtype</span> <span class="n">XO1Z</span> <span class="k">is</span> <span class="kt">std_ulogic</span> <span class="k">range</span> <span class="sc">'X'</span> <span class="k">to</span> <span class="sc">'Z'</span><span class="p">;</span>
<span class="k">subtype</span> <span class="n">UXO1</span> <span class="k">is</span> <span class="kt">std_ulogic</span> <span class="k">range</span> <span class="sc">'U'</span> <span class="k">to</span> <span class="sc">'1'</span><span class="p">;</span>
</code></pre></div></div>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Most logic synthesis tools support subtypes of types that they recognize.</p>

<p>Synthesis tools will infer an appropriate number of bits for enumerated and integer subtypes, depending on the range.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93, a new predefined subtype <strong>delay_length</strong> is defined, which can only take on positive values.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">subtype</span> <span class="n">delay_length</span> <span class="k">is</span> <span class="kt">time</span> <span class="k">range</span> <span class="mi">0</span> <span class="n">fs</span> <span class="k">to</span> <span class="kt">time</span><span class="na">'high</span><span class="p">;</span>
</code></pre></div></div>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
