var group__hal__spi__cc3200 =
[
    [ "hal_spi_settings_t", "structhal__spi__settings__t.html", [
      [ "char7bit", "structhal__spi__settings__t.html#a79cbf0f19007482c9a4bda020a495165", null ],
      [ "cs_active_low", "structhal__spi__settings__t.html#a39f686bedf76e6284eae706e008dfc18", null ],
      [ "data_width", "structhal__spi__settings__t.html#a138ef01d0684d0ef0dd3df4bc5440216", null ],
      [ "mode16", "structhal__spi__settings__t.html#ad4e39849702883f2caebc173be6bdaef", null ],
      [ "mode32", "structhal__spi__settings__t.html#a6f7f79686fa5a7488177f16634561c10", null ],
      [ "msb_first", "structhal__spi__settings__t.html#afb1d9341f46396a35b0799627894044c", null ],
      [ "sample_phase", "structhal__spi__settings__t.html#a66994ecea14d612587df49202d3a78a2", null ],
      [ "sw_cs_control", "structhal__spi__settings__t.html#ae8aea40b397231a535d48f91a6a97d5b", null ],
      [ "three_pin", "structhal__spi__settings__t.html#a66b2c7f063e3b4a2e2d6b90dd884f38b", null ],
      [ "turbo_on", "structhal__spi__settings__t.html#ab8b2869f6f15518c518296577d291cd3", null ],
      [ "word_length", "structhal__spi__settings__t.html#ae9ff0fba282a81e6b05a1082ab54e14d", null ]
    ] ],
    [ "hal_SPI_ClearRxIF", "group__hal__spi__cc3200.html#gacc377a4f0e52f37ed3e0c5799e54d392", null ],
    [ "hal_SPI_ClearTxIF", "group__hal__spi__cc3200.html#gaf5bf0c6f25b5406491a132c0757ad879", null ],
    [ "hal_SPI_DataAvailable", "group__hal__spi__cc3200.html#ga46adc89fa12a662f46b32143956161cd", null ],
    [ "hal_SPI_Disable", "group__hal__spi__cc3200.html#ga2b7ecd1179e00f6dd236bf31e77e2520", null ],
    [ "hal_SPI_DisableRxInterrupt", "group__hal__spi__cc3200.html#ga3a8c61b2a6862a198cac93d1679029e0", null ],
    [ "hal_SPI_DisableTxInterrupt", "group__hal__spi__cc3200.html#gaea3dab5290fc5e7ed4266d7ff0f0d756", null ],
    [ "hal_SPI_Enable", "group__hal__spi__cc3200.html#ga6034ae0983c0a04ac88fb553eb00b0c2", null ],
    [ "hal_SPI_EnableRxInterrupt", "group__hal__spi__cc3200.html#ga93d17503ceb33b3a4ef55ba40fcd3bd2", null ],
    [ "hal_SPI_EnableTxInterrupt", "group__hal__spi__cc3200.html#ga3b297730c5fe615f57c68a7bb5bdef28", null ],
    [ "hal_SPI_RxByte", "group__hal__spi__cc3200.html#ga22d31700ed5feb113809dd669c824243", null ],
    [ "hal_SPI_RxIntStatus", "group__hal__spi__cc3200.html#ga67cd61ec9e0ed47dc45a371f06122525", null ],
    [ "hal_SPI_SpaceAvailable", "group__hal__spi__cc3200.html#gadd324f53567a8e04c7f868919023e79a", null ],
    [ "hal_SPI_TxByte", "group__hal__spi__cc3200.html#gab6f80e2daf67f7e062f7cc26307fcdcb", null ],
    [ "hal_SPI_TxIntStatus", "group__hal__spi__cc3200.html#ga018a3a818b3c29c61683837ab7976207", null ],
    [ "SPI_CH", "group__hal__spi__cc3200.html#ga6ad04c5bece03c1a461810b3ee3559c1", null ],
    [ "hal_spi_settings_t", "group__hal__spi__cc3200.html#gaeb3f4cd5febb26debc063fdc9099062a", null ]
];