Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 17 16:55:16 2025
| Host         : LOREFARM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: u_xadc/xadc_dclk_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.221        0.000                      0                    8        0.255        0.000                      0                    8        3.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.221        0.000                      0                    8        0.255        0.000                      0                    8        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.934ns (33.935%)  route 1.818ns (66.065%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           1.019     7.465    u_xadc/dclk_div_count[1]
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.152     7.617 r  u_xadc/dclk_div_count[5]_i_2/O
                         net (fo=2, routed)           0.800     8.417    u_xadc/dclk_div_count[5]_i_2_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I4_O)        0.326     8.743 r  u_xadc/dclk_div_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.743    u_xadc/dclk_div_count_0[4]
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.704    13.492    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/C
                         clock pessimism              0.478    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X80Y126        FDRE (Setup_fdre_C_D)        0.029    13.964    u_xadc/dclk_div_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.962ns (34.600%)  route 1.818ns (65.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           1.019     7.465    u_xadc/dclk_div_count[1]
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.152     7.617 r  u_xadc/dclk_div_count[5]_i_2/O
                         net (fo=2, routed)           0.800     8.417    u_xadc/dclk_div_count[5]_i_2_n_0
    SLICE_X80Y126        LUT4 (Prop_lut4_I3_O)        0.354     8.771 r  u_xadc/dclk_div_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.771    u_xadc/dclk_div_count_0[5]
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.704    13.492    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[5]/C
                         clock pessimism              0.478    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X80Y126        FDRE (Setup_fdre_C_D)        0.075    14.010    u_xadc/dclk_div_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.839ns (38.917%)  route 1.317ns (61.083%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     6.410 r  u_xadc/dclk_div_count_reg[3]/Q
                         net (fo=4, routed)           0.823     7.232    u_xadc/dclk_div_count[3]
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.296     7.528 r  u_xadc/dclk_div_count[1]_i_2/O
                         net (fo=2, routed)           0.494     8.023    u_xadc/dclk_div_count[1]_i_2_n_0
    SLICE_X81Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.147 r  u_xadc/dclk_div_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.147    u_xadc/dclk_div_count_0[1]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.029    13.984    u_xadc/dclk_div_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/xadc_dclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.833ns (38.747%)  route 1.317ns (61.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.419     6.410 r  u_xadc/dclk_div_count_reg[3]/Q
                         net (fo=4, routed)           0.823     7.232    u_xadc/dclk_div_count[3]
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.296     7.528 r  u_xadc/dclk_div_count[1]_i_2/O
                         net (fo=2, routed)           0.494     8.023    u_xadc/dclk_div_count[1]_i_2_n_0
    SLICE_X81Y125        LUT4 (Prop_lut4_I0_O)        0.118     8.141 r  u_xadc/xadc_dclk_reg_i_1/O
                         net (fo=1, routed)           0.000     8.141    u_xadc/xadc_dclk_reg_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  u_xadc/xadc_dclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/xadc_dclk_reg_reg/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.075    14.030    u_xadc/xadc_dclk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.704ns (33.903%)  route 1.373ns (66.097%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           1.019     7.465    u_xadc/dclk_div_count[1]
    SLICE_X80Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.589 r  u_xadc/dclk_div_count[6]_i_2/O
                         net (fo=3, routed)           0.354     7.943    u_xadc/dclk_div_count[6]_i_2_n_0
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.124     8.067 r  u_xadc/dclk_div_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.067    u_xadc/dclk_div_count_0[6]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[6]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.032    13.987    u_xadc/dclk_div_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.580ns (39.426%)  route 0.891ns (60.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 r  u_xadc/dclk_div_count_reg[0]/Q
                         net (fo=7, routed)           0.891     7.338    u_xadc/dclk_div_count[0]
    SLICE_X81Y125        LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  u_xadc/dclk_div_count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.462    u_xadc/dclk_div_count_0[2]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[2]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.031    13.986    u_xadc/dclk_div_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.608ns (40.558%)  route 0.891ns (59.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 r  u_xadc/dclk_div_count_reg[0]/Q
                         net (fo=7, routed)           0.891     7.338    u_xadc/dclk_div_count[0]
    SLICE_X81Y125        LUT4 (Prop_lut4_I1_O)        0.152     7.490 r  u_xadc/dclk_div_count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.490    u_xadc/dclk_div_count_0[3]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.075    14.030    u_xadc/dclk_div_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 u_xadc/dclk_div_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.580ns (46.063%)  route 0.679ns (53.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.893     5.991    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.456     6.447 f  u_xadc/dclk_div_count_reg[0]/Q
                         net (fo=7, routed)           0.679     7.126    u_xadc/dclk_div_count[0]
    SLICE_X81Y125        LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  u_xadc/dclk_div_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.250    u_xadc/dclk_div_count_0[0]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.702    13.490    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)        0.031    13.986    u_xadc/dclk_div_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/xadc_dclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           0.179     2.083    u_xadc/dclk_div_count[1]
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.042     2.125 r  u_xadc/xadc_dclk_reg_i_1/O
                         net (fo=1, routed)           0.000     2.125    u_xadc/xadc_dclk_reg_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  u_xadc/xadc_dclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/xadc_dclk_reg_reg/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.107     1.869    u_xadc/xadc_dclk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           0.181     2.085    u_xadc/dclk_div_count[1]
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.043     2.128 r  u_xadc/dclk_div_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.128    u_xadc/dclk_div_count_0[3]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[3]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.107     1.869    u_xadc/dclk_div_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.653     1.763    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  u_xadc/dclk_div_count_reg[4]/Q
                         net (fo=4, routed)           0.185     2.089    u_xadc/dclk_div_count[4]
    SLICE_X80Y126        LUT4 (Prop_lut4_I0_O)        0.042     2.131 r  u_xadc/dclk_div_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.131    u_xadc/dclk_div_count_0[5]
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.923     2.290    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[5]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.107     1.870    u_xadc/dclk_div_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  u_xadc/dclk_div_count_reg[6]/Q
                         net (fo=3, routed)           0.180     2.084    u_xadc/dclk_div_count[6]
    SLICE_X81Y125        LUT4 (Prop_lut4_I3_O)        0.045     2.129 r  u_xadc/dclk_div_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.129    u_xadc/dclk_div_count_0[6]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[6]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.092     1.854    u_xadc/dclk_div_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           0.179     2.083    u_xadc/dclk_div_count[1]
    SLICE_X81Y125        LUT3 (Prop_lut3_I2_O)        0.045     2.128 r  u_xadc/dclk_div_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    u_xadc/dclk_div_count_0[1]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.091     1.853    u_xadc/dclk_div_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  u_xadc/dclk_div_count_reg[1]/Q
                         net (fo=7, routed)           0.181     2.085    u_xadc/dclk_div_count[1]
    SLICE_X81Y125        LUT3 (Prop_lut3_I0_O)        0.045     2.130 r  u_xadc/dclk_div_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.130    u_xadc/dclk_div_count_0[2]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[2]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.092     1.854    u_xadc/dclk_div_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.653     1.763    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  u_xadc/dclk_div_count_reg[4]/Q
                         net (fo=4, routed)           0.185     2.089    u_xadc/dclk_div_count[4]
    SLICE_X80Y126        LUT5 (Prop_lut5_I3_O)        0.045     2.134 r  u_xadc/dclk_div_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.134    u_xadc/dclk_div_count_0[4]
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.923     2.290    u_xadc/CLK
    SLICE_X80Y126        FDRE                                         r  u_xadc/dclk_div_count_reg[4]/C
                         clock pessimism             -0.526     1.763    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.091     1.854    u_xadc/dclk_div_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_xadc/dclk_div_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_xadc/dclk_div_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.652     1.762    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 f  u_xadc/dclk_div_count_reg[0]/Q
                         net (fo=7, routed)           0.243     2.147    u_xadc/dclk_div_count[0]
    SLICE_X81Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.192 r  u_xadc/dclk_div_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    u_xadc/dclk_div_count_0[0]
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.922     2.289    u_xadc/CLK
    SLICE_X81Y125        FDRE                                         r  u_xadc/dclk_div_count_reg[0]/C
                         clock pessimism             -0.526     1.762    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.092     1.854    u_xadc/dclk_div_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/dclk_div_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/dclk_div_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/dclk_div_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/dclk_div_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X80Y126   u_xadc/dclk_div_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X80Y126   u_xadc/dclk_div_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/dclk_div_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X81Y125   u_xadc/xadc_dclk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/xadc_dclk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/dclk_div_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X81Y125   u_xadc/xadc_dclk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y126   u_xadc/dclk_div_count_reg[5]/C



