<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.ASSOCIATED_RESET">m00_bram_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_wrdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rddata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:description>BRAM_CTRL</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MASTER_TYPE"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e7b18928</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e7b18928</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>97e43322</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>35315eb2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_wrdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rddata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram We Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fp32_fma/fp32_fma.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0_4/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pe_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5ef437a3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fp32_fma/fp32_fma.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0_4/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pe_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_35315eb2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram We Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-17T12:07:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:myip:1.0_ARCHIVE_LOCATION">/home/ltmin/vivado_prj/zed/hsd2017/lab7/lab7_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c217194_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c4ac1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c386b43_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604196f2_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477617d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d810568_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e5b3b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b4c1d7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab06c60_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d34532_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd39b8_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbcfdf7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac2601_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b6be5e_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62bbf_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53505e89_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e97c14d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c94e14_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f0c8f_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629645d1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7314c28b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669af9f9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e3b61e_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608104a_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a256414_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464aa2c7_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd84ff8_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2168ab_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b498ddb_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6197bdf9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c665b5c_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da0c5b9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a71f193_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66400add_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6958773e_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2983a467_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668916ba_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c1f9e5_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57312378_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cc286f_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299583b3_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2355dd_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fadcf1_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469816c_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5250e0_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e9fac7_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12173fdd_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e17bf_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d740833_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53930cfd_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b713d8_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb17d2e_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca8df4b_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5f0a0_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da5ed96_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e9c680_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b938568_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74958368_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d55fb89_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb167b8_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156da242_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601d47aa_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741ed31_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef05a2f_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4b91c2_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766fed02_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170d06e0_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2834b2_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59daff15_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72044724_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9964c03_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373121d9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d72842_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2774c9fc_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e7da54_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416a7243_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d988605_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f21a4db_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aafa567_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2d044_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd9b60e_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b30455_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372f2d53_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4938dce9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ae0083_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164c50ee_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1041c666_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8516eb_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2619ca2_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffb7d98_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfaa9e4_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258b62a5_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a65de03_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1616d4b3_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3786dd2c_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588eb1d9_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fda4d40_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719a6f1f_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9ca7bf_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4114c802_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a99fe0d_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59524411_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0bb536_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1526918b_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1205561_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7358765_ARCHIVE_LOCATION">/csehome/baneling100/v0/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c48b03c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6222d6_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af05137_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794dc310_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aea270c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea7e631_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245d2f94_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b4e66c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e24d76a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605cd39e_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd9fc12_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17287363_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492084c3_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dca30d8_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc92d2b_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc064c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650adcbb_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5530cb06_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a941ac_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d448a3a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d058ae1_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea5ff32_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507813e5_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6451683a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d2f282_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51322e08_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed07518_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a00f28_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5885057_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165b34e7_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd0c661_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ff3e34_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b2dd72_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4941ab9a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b66763f_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bd8c8c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f06783a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2990a8_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c05e432_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f1a133_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757ec971_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d725e46_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341ef99c_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345f8daf_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b22fb2_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27481739_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae7696d_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce64539_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ecc31e_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cd70a3_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686fd22_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7693c827_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc4cc87_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1379a2aa_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a9328e_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c85ca72_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531c40f7_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508711c6_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eac630b_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dadb35_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac1c79a_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134879e0_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e3b7c6_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7030b2_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526c0498_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7720be_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51358388_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc59ce4_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6286f120_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5db2f6_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0a3f94_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba64bc8_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27004c25_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7085ceb7_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6dc8e3_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111887f4_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619d8692_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdc2ca2_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea9e9b2_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae45757_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf0b349_ARCHIVE_LOCATION">/csehome/dj9136/zeroskipping/lab10_ip_repo/myip_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5db89a7b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="13af9627"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4ad72740"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="850261f6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0ccfb5b7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
