// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

`include "ervp_global.vh"



module RVX_MODULE_044
(
	rvx_port_3,
	rvx_port_1,

	rvx_port_0,
	rvx_port_4,
	rvx_port_2
);



parameter RVX_GPARA_0 = 1;

input wire rvx_port_3, rvx_port_1;

output reg [RVX_GPARA_0-1:0] rvx_port_0;
input wire rvx_port_4;
input wire [RVX_GPARA_0-1:0] rvx_port_2;

genvar i;

generate
	for(i=0; i<RVX_GPARA_0; i=i+1)
	begin : i_each_tag
		always@(posedge rvx_port_3, negedge rvx_port_1)
		begin
			if(rvx_port_1==0)
				rvx_port_0[i] <= 0;
			else if(rvx_port_4 && rvx_port_2[i])
				rvx_port_0[i] <= ~rvx_port_0[i];
		end
	end
endgenerate

endmodule
