

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      68 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000001000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 68
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 68
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
5f50f4a99376f06d6117c4587fc14674  /root/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_SOVVXd"
Parsing file _cuobjdump_complete_output_SOVVXd
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ad70, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0X0YFC"
Running: cat _ptx_0X0YFC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lRS3n1
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lRS3n1 --output-file  /dev/null 2> _ptx_0X0YFCinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0X0YFC _ptx2_lRS3n1 _ptx_0X0YFCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647740; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647780; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647780
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647740
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ad70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 15, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 16, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 17, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 18, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 19, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 20, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 21, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 22, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 23, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 24, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 25, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 26, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 27, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 28, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 29, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 30, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 31, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 32, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 33, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 34, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 35, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 36, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 37, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 38, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 39, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 40, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 41, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 42, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 43, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 44, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 45, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 46, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 47, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 48, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 50, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 51, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 52, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 53, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 54, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 55, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 56, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 57, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 58, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 59, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 60, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 61, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 62, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 63, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 64, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 65, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 66, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 67, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 23168 (ipc=46.3) sim_rate=11584 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 24 01:45:49 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,14,0) tid=(15,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,14,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 487872 (ipc=487.9) sim_rate=121968 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 24 01:45:51 2021
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(6,17,0) tid=(15,1,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(8,20,0) tid=(15,5,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(10,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 993056 (ipc=662.0) sim_rate=165509 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 24 01:45:53 2021
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,17,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 1082240 (ipc=541.1) sim_rate=135280 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 24 01:45:55 2021
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1177696 (ipc=471.1) sim_rate=117769 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 24 01:45:57 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1384128 (ipc=461.4) sim_rate=106471 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 24 01:46:00 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,12,0) tid=(15,1,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(14,17,0) tid=(15,5,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(10,13,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1718624 (ipc=491.0) sim_rate=114574 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 24 01:46:02 2021
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,15,0) tid=(15,1,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(10,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(15,9,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 2076320 (ipc=519.1) sim_rate=122136 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 24 01:46:04 2021
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,14,0) tid=(15,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,17,0) tid=(15,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(10,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(12,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,19,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 2596256 (ipc=576.9) sim_rate=129812 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 24 01:46:07 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(14,10,0) tid=(15,3,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,10,0) tid=(15,1,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,15,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2945344 (ipc=589.1) sim_rate=128058 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 24 01:46:10 2021
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,15,0) tid=(15,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(11,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(9,11,0) tid=(15,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(14,8,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 3483296 (ipc=633.3) sim_rate=133972 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 24 01:46:13 2021
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(14,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(8,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,12,0) tid=(15,5,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(13,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(11,19,0) tid=(15,5,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(13,19,0) tid=(15,5,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,15,0) tid=(15,5,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(12,17,0) tid=(15,7,0)
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 4480608 (ipc=746.8) sim_rate=154503 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 24 01:46:16 2021
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(15,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(15,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,15,0) tid=(15,1,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,20,0) tid=(15,7,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(5,20,0) tid=(15,3,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(9,20,0) tid=(15,1,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,14,0) tid=(15,1,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,16,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 5576192 (ipc=857.9) sim_rate=168975 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 24 01:46:20 2021
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,20,0) tid=(15,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,20,0) tid=(15,7,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(14,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,13,0) tid=(15,3,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,15,0) tid=(4,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,19,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 6500889 (ipc=928.7) sim_rate=185739 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 24 01:46:22 2021
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(9,20,0) tid=(15,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,4,0) tid=(10,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(2,6,0) tid=(11,4,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(14,20,0) tid=(4,4,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(9,4,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 7103354 (ipc=947.1) sim_rate=186930 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 24 01:46:25 2021
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,13,0) tid=(4,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,8,0) tid=(10,6,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,17,0) tid=(10,6,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(15,8,0) tid=(8,2,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,11,0) tid=(6,6,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(11,1,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 7678617 (ipc=959.8) sim_rate=191965 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 24 01:46:27 2021
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,7,0) tid=(11,3,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,13,0) tid=(2,5,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,7,0) tid=(4,3,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(14,9,0) tid=(9,7,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,19,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 8128707 (ipc=956.3) sim_rate=193540 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 24 01:46:29 2021
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,18,0) tid=(6,1,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(8,11,0) tid=(9,5,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,13,0) tid=(12,6,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(13,5,0) tid=(12,2,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,6,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 8648354 (ipc=960.9) sim_rate=196553 (inst/sec) elapsed = 0:0:00:44 / Sat Apr 24 01:46:31 2021
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,6,0) tid=(12,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,4,0) tid=(14,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(12,17,0) tid=(12,6,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(14,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,20,0) tid=(13,2,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(9,18,0) tid=(13,7,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 9293596 (ipc=978.3) sim_rate=197736 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 24 01:46:34 2021
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,12,0) tid=(1,3,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,7,0) tid=(9,7,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,19,0) tid=(13,2,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(11,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,11,0) tid=(4,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,10,0) tid=(10,2,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 10047016 (ipc=1004.7) sim_rate=200940 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 24 01:46:37 2021
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,15,0) tid=(5,3,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,17,0) tid=(5,7,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,14,0) tid=(5,7,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(9,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,21,0) tid=(13,1,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(10,10,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 10809778 (ipc=1029.5) sim_rate=207880 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 24 01:46:39 2021
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(13,15,0) tid=(11,7,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(9,7,0) tid=(5,7,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(9,18,0) tid=(5,2,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(12,8,0) tid=(3,4,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(7,12,0) tid=(6,7,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(15,13,0) tid=(14,6,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,20,0) tid=(6,5,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(7,14,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 11595491 (ipc=1054.1) sim_rate=210827 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 24 01:46:42 2021
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,13,0) tid=(13,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,16,0) tid=(6,3,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(12,13,0) tid=(0,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,15,0) tid=(6,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(13,12,0) tid=(1,3,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,17,0) tid=(12,5,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(4,13,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 12323755 (ipc=1071.6) sim_rate=216206 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 24 01:46:44 2021
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(7,2,0) tid=(8,1,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,14,0) tid=(11,2,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,20,0) tid=(0,5,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(12,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(13,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 12901076 (ipc=1075.1) sim_rate=215017 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 24 01:46:47 2021
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(10,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,18,0) tid=(5,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(15,2,0) tid=(14,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,10,0) tid=(9,6,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,10,0) tid=(0,3,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,6,0) tid=(14,5,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(8,20,0) tid=(4,2,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(11,11,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 13680410 (ipc=1094.4) sim_rate=220651 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 24 01:46:49 2021
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,18,0) tid=(5,7,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(13,14,0) tid=(6,1,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(14,16,0) tid=(4,6,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,3,0) tid=(12,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,3,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 14247089 (ipc=1095.9) sim_rate=222610 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 24 01:46:51 2021
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(9,10,0) tid=(6,5,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(9,19,0) tid=(12,1,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,19,0) tid=(14,6,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,20,0) tid=(1,2,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,14,0) tid=(3,1,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,9,0) tid=(12,2,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(12,13,0) tid=(0,3,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(15,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,14,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 15239330 (ipc=1128.8) sim_rate=227452 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 24 01:46:54 2021
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(9,11,0) tid=(11,6,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,21,0) tid=(14,6,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(14,14,0) tid=(9,3,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,18,0) tid=(14,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,11,0) tid=(1,7,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(11,19,0) tid=(2,2,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,18,0) tid=(6,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(13,13,0) tid=(14,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(10,11,0) tid=(12,1,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,20,0) tid=(1,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,18,0) tid=(15,1,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,7,0) tid=(5,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 16734805 (ipc=1195.3) sim_rate=239068 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 24 01:46:57 2021
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,9,0) tid=(9,7,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(8,17,0) tid=(14,6,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(9,13,0) tid=(10,6,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(12,20,0) tid=(3,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(14,15,0) tid=(1,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(11,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(8,14,0) tid=(10,7,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(8,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(11,12,0) tid=(9,6,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,15,0) tid=(12,2,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,17,0) tid=(3,5,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(13,9,0) tid=(12,3,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,20,0) tid=(1,3,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(9,20,0) tid=(11,3,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(10,8,0) tid=(14,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(14,16,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 18339121 (ipc=1264.8) sim_rate=247825 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 24 01:47:01 2021
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,15,0) tid=(12,3,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(12,14,0) tid=(7,7,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,9,0) tid=(14,6,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(11,18,0) tid=(0,2,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,16,0) tid=(13,2,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(11,14,0) tid=(0,2,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(2,18,0) tid=(6,3,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,8,0) tid=(5,3,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(3,8,0) tid=(8,3,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,20,0) tid=(6,5,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,19,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 19514579 (ipc=1301.0) sim_rate=253436 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 24 01:47:04 2021
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,13,0) tid=(8,3,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(15,12,0) tid=(4,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(4,14,0) tid=(9,2,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,20,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 19850063 (ipc=1280.6) sim_rate=251266 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 24 01:47:06 2021
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(7,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 20047524 (ipc=1253.0) sim_rate=247500 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 24 01:47:08 2021
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,12,0) tid=(11,1,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,9,0) tid=(7,5,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(4,15,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 20310094 (ipc=1230.9) sim_rate=244699 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 24 01:47:10 2021
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(10,14,0) tid=(14,1,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(6,17,0) tid=(5,7,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(15,8,0) tid=(10,4,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,17,0) tid=(15,6,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(12,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(13,14,0) tid=(10,3,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(14,9,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 20979272 (ipc=1234.1) sim_rate=243945 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 24 01:47:13 2021
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,15,0) tid=(10,5,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(8,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(15,16,0) tid=(6,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(12,7,0) tid=(3,6,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,21,0) tid=(14,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(4,9,0) tid=(13,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(15,16,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 21607479 (ipc=1234.7) sim_rate=242780 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 24 01:47:16 2021
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(10,14,0) tid=(4,4,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(9,10,0) tid=(14,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(5,20,0) tid=(14,5,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,18,0) tid=(4,3,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(14,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,15,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 22369483 (ipc=1242.7) sim_rate=243146 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 24 01:47:19 2021
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,14,0) tid=(4,2,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(10,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,21,0) tid=(10,7,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(8,20,0) tid=(15,4,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(13,17,0) tid=(14,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2,4,0) tid=(12,1,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(15,14,0) tid=(5,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(12,18,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 23332780 (ipc=1261.2) sim_rate=245608 (inst/sec) elapsed = 0:0:01:35 / Sat Apr 24 01:47:22 2021
GPGPU-Sim uArch: Shader 41 finished CTA #2 (18521,0), 4 CTAs running
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(18522,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 42 finished CTA #2 (18584,0), 4 CTAs running
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(18585,0)
GPGPU-Sim uArch: Shader 43 finished CTA #2 (18645,0), 4 CTAs running
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(18646,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,2,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 58 finished CTA #2 (18678,0), 4 CTAs running
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(18679,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(14,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(15,0,0) tid=(12,5,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(10,12,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 47 finished CTA #2 (18872,0), 4 CTAs running
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(18873,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(5,4,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 57 finished CTA #2 (18961,0), 4 CTAs running
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(18962,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(15,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 24005845 (ipc=1263.5) sim_rate=244957 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 24 01:47:25 2021
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(9,4,0) tid=(4,7,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(14,19,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19121,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19122,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,2,0) tid=(11,2,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(13,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(10,11,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 48 finished CTA #2 (19281,0), 4 CTAs running
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(19282,0)
GPGPU-Sim uArch: Shader 62 finished CTA #2 (19295,0), 4 CTAs running
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(19296,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(14,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(11,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 24782195 (ipc=1270.9) sim_rate=247821 (inst/sec) elapsed = 0:0:01:40 / Sat Apr 24 01:47:27 2021
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,18,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 63 finished CTA #2 (19641,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(19642,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(11,16,0) tid=(12,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(8,17,0) tid=(7,6,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(11,18,0) tid=(14,7,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(12,21,0) tid=(12,4,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,19,0) tid=(6,7,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(9,6,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 25533815 (ipc=1276.7) sim_rate=247901 (inst/sec) elapsed = 0:0:01:43 / Sat Apr 24 01:47:30 2021
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(7,13,0) tid=(3,6,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(4,15,0) tid=(3,4,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(15,15,0) tid=(5,6,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(4,14,0) tid=(0,2,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(7,16,0) tid=(2,6,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(7,8,0) tid=(12,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,14,0) tid=(4,6,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(9,18,0) tid=(7,4,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(2,8,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 26504407 (ipc=1292.9) sim_rate=250041 (inst/sec) elapsed = 0:0:01:46 / Sat Apr 24 01:47:33 2021
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(11,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(11,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(12,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(1,3,0) tid=(13,5,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(13,9,0) tid=(12,2,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,18,0) tid=(7,2,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(8,15,0) tid=(4,1,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,20,0) tid=(15,7,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(13,11,0) tid=(7,4,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(13,11,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 27538887 (ipc=1311.4) sim_rate=252650 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 24 01:47:36 2021
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(15,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(15,4,0) tid=(13,6,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(13,9,0) tid=(14,6,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(12,21,0) tid=(6,6,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(14,7,0) tid=(3,3,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(14,3,0) tid=(9,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,6,0) tid=(6,6,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,21,0) tid=(3,1,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 28473316 (ipc=1324.3) sim_rate=254226 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 24 01:47:39 2021
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(13,19,0) tid=(0,1,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(9,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(10,19,0) tid=(0,1,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(6,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,7,0) tid=(10,3,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,8,0) tid=(5,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(4,19,0) tid=(8,5,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(4,5,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 29339628 (ipc=1333.6) sim_rate=255127 (inst/sec) elapsed = 0:0:01:55 / Sat Apr 24 01:47:42 2021
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(11,18,0) tid=(15,4,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(4,15,0) tid=(15,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(12,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(12,16,0) tid=(9,7,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(9,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(8,8,0) tid=(10,6,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(12,7,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 30038345 (ipc=1335.0) sim_rate=252423 (inst/sec) elapsed = 0:0:01:59 / Sat Apr 24 01:47:46 2021
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(1,8,0) tid=(14,3,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(12,16,0) tid=(3,4,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(3,12,0) tid=(14,3,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(6,6,0) tid=(10,0,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,0,0) tid=(13,4,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,7,0) tid=(6,4,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(8,8,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 30803067 (ipc=1339.3) sim_rate=254570 (inst/sec) elapsed = 0:0:02:01 / Sat Apr 24 01:47:48 2021
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(12,17,0) tid=(13,7,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,11,0) tid=(1,1,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(8,17,0) tid=(13,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(5,7,0) tid=(10,2,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,17,0) tid=(8,3,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,1,0) tid=(12,3,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(12,7,0) tid=(3,2,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(14,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 31621515 (ipc=1345.6) sim_rate=255012 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 24 01:47:51 2021
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(15,20,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (23569,0), 4 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(23570,0)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (23577,0), 4 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(23578,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(12,9,0) tid=(5,4,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(10,21,0) tid=(1,7,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(11,18,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 61 finished CTA #2 (23827,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(23828,0)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (23842,0), 4 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(23843,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(3,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (23844,0), 4 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(23845,0)
GPGPU-Sim uArch: Shader 46 finished CTA #2 (23870,0), 4 CTAs running
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(23871,0)
GPGPU-Sim uArch: Shader 61 finished CTA #0 (23875,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(23876,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23878,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23879,0)
GPGPU-Sim uArch: Shader 46 finished CTA #0 (23882,0), 4 CTAs running
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(23883,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(13,1,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 49 finished CTA #1 (23902,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(23903,0)
GPGPU-Sim uArch: Shader 46 finished CTA #1 (23904,0), 4 CTAs running
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(23905,0)
GPGPU-Sim uArch: Shader 49 finished CTA #0 (23920,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(23921,0)
GPGPU-Sim uArch: Shader 61 finished CTA #1 (23940,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(23941,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(9,13,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 61 finished CTA #4 (23952,0), 4 CTAs running
GPGPU-Sim uArch: core: 61, cta: 4 initialized @(23953,0)
GPGPU-Sim uArch: Shader 46 finished CTA #4 (23966,0), 4 CTAs running
GPGPU-Sim uArch: core: 46, cta: 4 initialized @(23967,0)
GPGPU-Sim uArch: Shader 49 finished CTA #2 (23967,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(23968,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23969,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23970,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23975,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23976,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(10,12,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 32482876 (ipc=1353.5) sim_rate=255770 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 24 01:47:54 2021
GPGPU-Sim uArch: Shader 49 finished CTA #4 (24004,0), 4 CTAs running
GPGPU-Sim uArch: core: 49, cta: 4 initialized @(24005,0)
GPGPU-Sim uArch: Shader 42 finished CTA #1 (24013,0), 4 CTAs running
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(24014,0)
GPGPU-Sim uArch: Shader 41 finished CTA #1 (24032,0), 4 CTAs running
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(24033,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24034,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24035,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,22,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 43 finished CTA #1 (24057,0), 4 CTAs running
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(24058,0)
GPGPU-Sim uArch: Shader 47 finished CTA #0 (24103,0), 4 CTAs running
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(24104,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(15,13,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 58 finished CTA #1 (24153,0), 4 CTAs running
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(24154,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(5,2,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 59 finished CTA #1 (24233,0), 4 CTAs running
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(24234,0)
GPGPU-Sim uArch: Shader 59 finished CTA #2 (24255,0), 4 CTAs running
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(24256,0)
GPGPU-Sim uArch: Shader 47 finished CTA #1 (24261,0), 4 CTAs running
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(24262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24269,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24270,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,19,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 50 finished CTA #0 (24295,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(24296,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24324,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24325,0)
GPGPU-Sim uArch: Shader 50 finished CTA #1 (24326,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(24327,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24344,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24345,0)
GPGPU-Sim uArch: Shader 50 finished CTA #2 (24358,0), 4 CTAs running
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(24359,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(2,10,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24394,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24395,0)
GPGPU-Sim uArch: Shader 33 finished CTA #1 (24402,0), 4 CTAs running
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(24403,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24435,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24436,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24453,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24454,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24458,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24459,0)
GPGPU-Sim uArch: Shader 30 finished CTA #2 (24468,0), 4 CTAs running
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(24469,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(4,14,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 33 finished CTA #2 (24479,0), 4 CTAs running
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(24480,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24480,0), 4 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (24480,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24481,0)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(24481,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24490,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24491,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 33095959 (ipc=1350.9) sim_rate=252640 (inst/sec) elapsed = 0:0:02:11 / Sat Apr 24 01:47:58 2021
GPGPU-Sim uArch: Shader 57 finished CTA #4 (24502,0), 4 CTAs running
GPGPU-Sim uArch: core: 57, cta: 4 initialized @(24503,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24509,0), 4 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (24509,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24510,0)
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(24510,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24516,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24517,0)
GPGPU-Sim uArch: Shader 30 finished CTA #0 (24517,0), 4 CTAs running
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(24518,0)
GPGPU-Sim uArch: Shader 64 finished CTA #2 (24548,0), 4 CTAs running
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(24549,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(6,21,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24552,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24553,0)
GPGPU-Sim uArch: Shader 31 finished CTA #1 (24566,0), 4 CTAs running
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(24567,0)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (24591,0), 4 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(24592,0)
GPGPU-Sim uArch: Shader 51 finished CTA #1 (24598,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(24599,0)
GPGPU-Sim uArch: Shader 57 finished CTA #1 (24619,0), 4 CTAs running
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(24620,0)
GPGPU-Sim uArch: Shader 33 finished CTA #0 (24631,0), 4 CTAs running
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(24632,0)
GPGPU-Sim uArch: Shader 51 finished CTA #2 (24633,0), 4 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (24633,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(24634,0)
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(24634,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (24635,0), 4 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(24636,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24637,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24638,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(5,19,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24655,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24656,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24659,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24660,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24662,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24663,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24665,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24666,0)
GPGPU-Sim uArch: Shader 15 finished CTA #3 (24671,0), 4 CTAs running
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(24672,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24676,0), 4 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (24676,0), 4 CTAs running
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(24677,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(24677,0)
GPGPU-Sim uArch: Shader 30 finished CTA #4 (24688,0), 4 CTAs running
GPGPU-Sim uArch: core: 30, cta: 4 initialized @(24689,0)
GPGPU-Sim uArch: Shader 64 finished CTA #1 (24707,0), 4 CTAs running
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(24708,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(15,23,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 64 finished CTA #4 (24730,0), 4 CTAs running
GPGPU-Sim uArch: core: 64, cta: 4 initialized @(24731,0)
GPGPU-Sim uArch: Shader 55 finished CTA #1 (24731,0), 4 CTAs running
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(24732,0)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (24751,0), 4 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(24752,0)
GPGPU-Sim uArch: Shader 55 finished CTA #2 (24783,0), 4 CTAs running
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(24784,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(14,22,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 63 finished CTA #0 (24791,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(24792,0)
GPGPU-Sim uArch: Shader 33 finished CTA #4 (24795,0), 4 CTAs running
GPGPU-Sim uArch: core: 33, cta: 4 initialized @(24796,0)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (24809,0), 4 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(24810,0)
GPGPU-Sim uArch: Shader 51 finished CTA #0 (24814,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(24815,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24821,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24823,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24824,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(12,26,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24850,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24851,0)
GPGPU-Sim uArch: Shader 20 finished CTA #3 (24926,0), 4 CTAs running
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(24927,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(12,1,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 51 finished CTA #4 (24984,0), 4 CTAs running
GPGPU-Sim uArch: core: 51, cta: 4 initialized @(24985,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 33724008 (ipc=1349.0) sim_rate=249807 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 24 01:48:02 2021
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25003,0), 4 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (25003,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25004,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(25004,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(12,17,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 63 finished CTA #1 (25034,0), 4 CTAs running
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(25035,0)
GPGPU-Sim uArch: Shader 21 finished CTA #4 (25036,0), 4 CTAs running
GPGPU-Sim uArch: core: 21, cta: 4 initialized @(25037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25064,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25065,0)
GPGPU-Sim uArch: Shader 20 finished CTA #4 (25092,0), 4 CTAs running
GPGPU-Sim uArch: core: 20, cta: 4 initialized @(25093,0)
GPGPU-Sim uArch: Shader 21 finished CTA #3 (25095,0), 4 CTAs running
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(25096,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(15,26,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (25135,0), 4 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(25136,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25157,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25158,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25207,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25208,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(7,22,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25225,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25226,0)
GPGPU-Sim uArch: Shader 35 finished CTA #2 (25231,0), 4 CTAs running
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(25232,0)
GPGPU-Sim uArch: Shader 45 finished CTA #0 (25244,0), 4 CTAs running
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(25245,0)
GPGPU-Sim uArch: Shader 48 finished CTA #0 (25295,0), 4 CTAs running
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(25296,0)
GPGPU-Sim uArch: Shader 66 finished CTA #1 (25310,0), 4 CTAs running
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(25311,0)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (25327,0), 4 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (25327,0), 4 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(25328,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(25328,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(8,15,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25357,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25358,0)
GPGPU-Sim uArch: Shader 45 finished CTA #2 (25361,0), 4 CTAs running
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(25362,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (25365,0), 4 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (25365,0), 4 CTAs running
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(25366,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(25366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25375,0)
GPGPU-Sim uArch: Shader 35 finished CTA #3 (25375,0), 4 CTAs running
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(25376,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25409,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25410,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25414,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25415,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(9,24,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 53 finished CTA #0 (25431,0), 4 CTAs running
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(25432,0)
GPGPU-Sim uArch: Shader 48 finished CTA #4 (25435,0), 4 CTAs running
GPGPU-Sim uArch: core: 48, cta: 4 initialized @(25436,0)
GPGPU-Sim uArch: Shader 56 finished CTA #1 (25436,0), 4 CTAs running
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(25437,0)
GPGPU-Sim uArch: Shader 66 finished CTA #0 (25440,0), 4 CTAs running
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(25441,0)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (25441,0), 4 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(25442,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25447,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25448,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25462,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25463,0)
GPGPU-Sim uArch: Shader 35 finished CTA #0 (25476,0), 4 CTAs running
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(25477,0)
GPGPU-Sim uArch: Shader 56 finished CTA #4 (25493,0), 4 CTAs running
GPGPU-Sim uArch: core: 56, cta: 4 initialized @(25494,0)
GPGPU-Sim uArch: Shader 56 finished CTA #2 (25498,0), 4 CTAs running
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(25499,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25499,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25500,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 34212785 (ipc=1341.7) sim_rate=244377 (inst/sec) elapsed = 0:0:02:20 / Sat Apr 24 01:48:07 2021
GPGPU-Sim uArch: Shader 38 finished CTA #0 (25507,0), 4 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (25507,0), 4 CTAs running
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(25508,0)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(25508,0)
GPGPU-Sim uArch: Shader 19 finished CTA #3 (25514,0), 4 CTAs running
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(25515,0)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (25521,0), 4 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(25522,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25533,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25534,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(6,17,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (25547,0), 4 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(25548,0)
GPGPU-Sim uArch: Shader 52 finished CTA #2 (25578,0), 4 CTAs running
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(25579,0)
GPGPU-Sim uArch: Shader 39 finished CTA #1 (25582,0), 4 CTAs running
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(25583,0)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (25586,0), 4 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (25586,0), 4 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(25587,0)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(25587,0)
GPGPU-Sim uArch: Shader 52 finished CTA #0 (25588,0), 4 CTAs running
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(25589,0)
GPGPU-Sim uArch: Shader 38 finished CTA #2 (25608,0), 4 CTAs running
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(25609,0)
GPGPU-Sim uArch: Shader 48 finished CTA #1 (25610,0), 4 CTAs running
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(25611,0)
GPGPU-Sim uArch: Shader 39 finished CTA #2 (25624,0), 4 CTAs running
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(25625,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,21,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 60 finished CTA #0 (25636,0), 4 CTAs running
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(25637,0)
GPGPU-Sim uArch: Shader 22 finished CTA #3 (25642,0), 4 CTAs running
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(25643,0)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (25644,0), 4 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (25644,0), 4 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (25644,0), 4 CTAs running
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(25645,0)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(25645,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(25645,0)
GPGPU-Sim uArch: Shader 19 finished CTA #4 (25646,0), 4 CTAs running
GPGPU-Sim uArch: core: 19, cta: 4 initialized @(25647,0)
GPGPU-Sim uArch: Shader 60 finished CTA #1 (25650,0), 4 CTAs running
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(25651,0)
GPGPU-Sim uArch: Shader 34 finished CTA #0 (25652,0), 4 CTAs running
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(25653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25653,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25655,0), 4 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (25655,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25656,0)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(25656,0)
GPGPU-Sim uArch: Shader 35 finished CTA #4 (25659,0), 4 CTAs running
GPGPU-Sim uArch: core: 35, cta: 4 initialized @(25660,0)
GPGPU-Sim uArch: Shader 32 finished CTA #0 (25667,0), 4 CTAs running
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(25668,0)
GPGPU-Sim uArch: Shader 18 finished CTA #3 (25681,0), 4 CTAs running
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(25682,0)
GPGPU-Sim uArch: Shader 44 finished CTA #1 (25693,0), 4 CTAs running
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(25694,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (25701,0), 4 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(25702,0)
GPGPU-Sim uArch: Shader 32 finished CTA #2 (25708,0), 4 CTAs running
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(6,23,0) tid=(5,4,0)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(25709,0)
GPGPU-Sim uArch: Shader 45 finished CTA #4 (25724,0), 4 CTAs running
GPGPU-Sim uArch: core: 45, cta: 4 initialized @(25725,0)
GPGPU-Sim uArch: Shader 40 finished CTA #1 (25734,0), 4 CTAs running
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(25735,0)
GPGPU-Sim uArch: Shader 60 finished CTA #4 (25741,0), 4 CTAs running
GPGPU-Sim uArch: core: 60, cta: 4 initialized @(25742,0)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (25747,0), 4 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(25748,0)
GPGPU-Sim uArch: Shader 54 finished CTA #0 (25761,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(25762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (25775,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25776,0)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(25776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25776,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25777,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(12,23,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 37 finished CTA #4 (25787,0), 4 CTAs running
GPGPU-Sim uArch: core: 37, cta: 4 initialized @(25788,0)
GPGPU-Sim uArch: Shader 44 finished CTA #4 (25811,0), 4 CTAs running
GPGPU-Sim uArch: core: 44, cta: 4 initialized @(25812,0)
GPGPU-Sim uArch: Shader 54 finished CTA #1 (25813,0), 4 CTAs running
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(25814,0)
GPGPU-Sim uArch: Shader 36 finished CTA #2 (25815,0), 4 CTAs running
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(25816,0)
GPGPU-Sim uArch: Shader 34 finished CTA #2 (25817,0), 4 CTAs running
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(25818,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25820,0), 4 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (25820,0), 4 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (25823,0), 4 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #4 (25828,0), 4 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (25831,0), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #4 (25835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (25836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (25842,0), 4 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #4 (25844,0), 4 CTAs running
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(10,1,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 32 finished CTA #4 (25847,0), 4 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (25851,0), 4 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (25855,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25861,0), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #3 (25863,0), 4 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #4 (25864,0), 4 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #3 (25869,0), 4 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #3 (25875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25877,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (25878,0), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (25879,0), 4 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #4 (25885,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (25887,0), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (25888,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #4 (25889,0), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (25892,0), 4 CTAs running
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(7,17,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (25907,0), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (25910,0), 4 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (25915,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (25925,0), 4 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (25930,0), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #4 (25955,0), 2 CTAs running
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,26,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (25968,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (25988,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (25996,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 34903872 (ipc=1342.5) sim_rate=240716 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 24 01:48:12 2021
GPGPU-Sim uArch: Shader 29 finished CTA #4 (26003,0), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (26009,0), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (26011,0), 4 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #3 (26017,0), 1 CTAs running
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(9,27,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 67 finished CTA #0 (26030,0), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #4 (26033,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 67 finished CTA #2 (26067,0), 2 CTAs running
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(6,27,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 17 finished CTA #4 (26090,0), 1 CTAs running
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(6,22,0) tid=(11,3,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(11,14,0) tid=(5,7,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(4,23,0) tid=(13,7,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(8,16,0) tid=(9,7,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,26,0) tid=(4,4,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,25,0) tid=(6,0,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(15,25,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 35808220 (ipc=1351.3) sim_rate=240323 (inst/sec) elapsed = 0:0:02:29 / Sat Apr 24 01:48:16 2021
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,21,0) tid=(10,1,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(9,31,0) tid=(9,4,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(5,24,0) tid=(1,2,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(3,30,0) tid=(8,7,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,22,0) tid=(1,2,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(9,27,0) tid=(15,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,29,0) tid=(0,2,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,31,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26870,0), 4 CTAs running
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(7,28,0) tid=(2,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(14,23,0) tid=(1,4,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(12,22,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 36809730 (ipc=1363.3) sim_rate=239024 (inst/sec) elapsed = 0:0:02:34 / Sat Apr 24 01:48:21 2021
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(7,18,0) tid=(7,5,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(14,23,0) tid=(9,1,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(10,22,0) tid=(11,5,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,28,0) tid=(3,4,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(5,26,0) tid=(6,5,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(5,31,0) tid=(2,5,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(7,2,0) tid=(12,1,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,18,0) tid=(11,5,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(9,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 37733999 (ipc=1372.1) sim_rate=238822 (inst/sec) elapsed = 0:0:02:38 / Sat Apr 24 01:48:25 2021
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(3,23,0) tid=(14,1,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,30,0) tid=(0,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(15,29,0) tid=(12,7,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(10,27,0) tid=(8,5,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,22,0) tid=(12,7,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(8,29,0) tid=(11,4,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(6,31,0) tid=(11,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(8,16,0) tid=(15,6,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,17,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 38593811 (ipc=1378.4) sim_rate=238233 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 24 01:48:29 2021
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(12,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(11,14,0) tid=(4,3,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(11,23,0) tid=(11,6,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,30,0) tid=(12,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,21,0) tid=(12,3,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,15,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 39270723 (ipc=1377.9) sim_rate=238004 (inst/sec) elapsed = 0:0:02:45 / Sat Apr 24 01:48:32 2021
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(8,17,0) tid=(4,2,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(3,30,0) tid=(8,2,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(9,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(14,27,0) tid=(12,1,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(6,29,0) tid=(6,5,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,28,0) tid=(10,6,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(6,30,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 39881700 (ipc=1375.2) sim_rate=237391 (inst/sec) elapsed = 0:0:02:48 / Sat Apr 24 01:48:35 2021
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(11,15,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 42 finished CTA #1 (29109,0), 4 CTAs running
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(6,21,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 41 finished CTA #1 (29197,0), 4 CTAs running
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(6,30,0) tid=(5,0,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(2,16,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29301,0), 3 CTAs running
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(11,26,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29358,0), 2 CTAs running
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(11,22,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 40515341 (ipc=1373.4) sim_rate=235554 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 24 01:48:39 2021
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,25,0) tid=(15,5,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(1,27,0) tid=(13,4,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,0,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 36 finished CTA #2 (29679,0), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (29692,0), 4 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (29746,0), 3 CTAs running
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(9,28,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (29782,0), 4 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (29786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (29812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #4 (29821,0), 3 CTAs running
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(13,31,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 20 finished CTA #4 (29873,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (29876,0), 4 CTAs running
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(11,26,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 37 finished CTA #4 (29918,0), 3 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (29947,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (29966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (29996,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (29998,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 41074865 (ipc=1369.2) sim_rate=234713 (inst/sec) elapsed = 0:0:02:55 / Sat Apr 24 01:48:42 2021
GPGPU-Sim uArch: Shader 49 finished CTA #4 (30013,0), 4 CTAs running
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(7,25,0) tid=(8,5,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(9,27,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 52 finished CTA #2 (30185,0), 3 CTAs running
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,26,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (30201,0), 4 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (30205,0), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (30219,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (30227,0), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (30268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (30297,0), 2 CTAs running
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(11,28,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 53 finished CTA #0 (30315,0), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (30341,0), 4 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #4 (30343,0), 4 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #4 (30360,0), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (30369,0), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (30379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (30394,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30424,0), 4 CTAs running
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(13,15,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30446,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (30448,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30464,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (30484,0), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (30497,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (30499,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 41542269 (ipc=1362.0) sim_rate=232079 (inst/sec) elapsed = 0:0:02:59 / Sat Apr 24 01:48:46 2021
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30503,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #4 (30507,0), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (30531,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30549,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30555,0), 2 CTAs running
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(11,15,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 31 finished CTA #1 (30575,0), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (30577,0), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #3 (30627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (30654,0), 4 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #4 (30663,0), 2 CTAs running
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(12,15,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 51 finished CTA #2 (30676,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30710,0), 4 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (30729,0), 4 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #4 (30731,0), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (30737,0), 4 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (30745,0), 4 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (30750,0), 4 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (30752,0), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (30760,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30778,0), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #4 (30778,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30780,0), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (30782,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (30787,0), 4 CTAs running
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(10,18,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 33 finished CTA #1 (30821,0), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (30821,0), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (30829,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (30831,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (30835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30837,0), 4 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (30839,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30844,0), 4 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (30844,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30846,0), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (30868,0), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (30875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30880,0), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (30882,0), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #4 (30884,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30913,0), 4 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (30917,0), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (30922,0), 4 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #4 (30928,0), 4 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (30931,0), 2 CTAs running
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(6,16,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30938,0), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (30965,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (30977,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 41935924 (ipc=1352.8) sim_rate=230417 (inst/sec) elapsed = 0:0:03:02 / Sat Apr 24 01:48:49 2021
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31000,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (31021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31054,0), 4 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (31058,0), 4 CTAs running
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(8,6,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31084,0), 4 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (31085,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31088,0), 4 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (31088,0), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #4 (31090,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (31094,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31096,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (31098,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31100,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 45 finished CTA #1 (31106,0), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (31109,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #4 (31119,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (31140,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31142,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31146,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31152,0), 4 CTAs running
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(9,2,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31173,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31179,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31185,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31209,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31229,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31237,0), 1 CTAs running
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(10,19,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31299,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (31400,0), 4 CTAs running
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,6,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (31448,0), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #4 (31465,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 42325597 (ipc=1343.7) sim_rate=228787 (inst/sec) elapsed = 0:0:03:05 / Sat Apr 24 01:48:52 2021
GPGPU-Sim uArch: Shader 48 finished CTA #1 (31514,0), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (31520,0), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (31555,0), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (31558,0), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (31560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (31566,0), 3 CTAs running
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(9,3,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 66 finished CTA #0 (31577,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (31588,0), 4 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (31598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (31614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (31615,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31630,0), 4 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (31635,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31653,0), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #4 (31653,0), 1 CTAs running
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(11,21,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 18 finished CTA #3 (31697,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (31707,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (31711,0), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (31719,0), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (31777,0), 4 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (31796,0), 3 CTAs running
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(11,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(13,16,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 42705806 (ipc=1334.6) sim_rate=228373 (inst/sec) elapsed = 0:0:03:07 / Sat Apr 24 01:48:54 2021
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(11,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(9,23,0) tid=(0,2,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(13,22,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 27 finished CTA #3 (32355,0), 2 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(9,18,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 43093510 (ipc=1326.0) sim_rate=226807 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 24 01:48:57 2021
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(13,17,0) tid=(2,0,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(4,14,0) tid=(12,5,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,21,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 43370548 (ipc=1314.3) sim_rate=225888 (inst/sec) elapsed = 0:0:03:12 / Sat Apr 24 01:48:59 2021
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(2,17,0) tid=(13,2,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 43626052 (ipc=1302.3) sim_rate=224876 (inst/sec) elapsed = 0:0:03:14 / Sat Apr 24 01:49:01 2021
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(5,16,0) tid=(13,6,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(8,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 42 finished CTA #2 (33817,0), 3 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 43895719 (ipc=1291.1) sim_rate=223957 (inst/sec) elapsed = 0:0:03:16 / Sat Apr 24 01:49:03 2021
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(14,15,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 43 finished CTA #3 (34085,0), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (34097,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (34133,0), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #4 (34210,0), 3 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(11,21,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 41 finished CTA #2 (34248,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #4 (34297,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(6,19,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 63 finished CTA #4 (34464,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 44164909 (ipc=1280.1) sim_rate=223055 (inst/sec) elapsed = 0:0:03:18 / Sat Apr 24 01:49:05 2021
GPGPU-Sim uArch: Shader 62 finished CTA #3 (34517,0), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (34525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(12,16,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 31 finished CTA #3 (34596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #4 (34605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 48 finished CTA #2 (34643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (34666,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 47 finished CTA #4 (34722,0), 3 CTAs running
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,23,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 47 finished CTA #2 (34765,0), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #3 (34821,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #4 (34846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (34881,0), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 30 finished CTA #3 (34912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(8,22,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 44423760 (ipc=1269.3) sim_rate=222118 (inst/sec) elapsed = 0:0:03:20 / Sat Apr 24 01:49:07 2021
GPGPU-Sim uArch: Shader 58 finished CTA #2 (35015,0), 4 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (35030,0), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #4 (35039,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35140,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35142,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35158,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(11,17,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 65 finished CTA #3 (35207,0), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (35213,0), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (35242,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #4 (35303,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 59 finished CTA #0 (35325,0), 4 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #3 (35387,0), 3 CTAs running
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(5,0,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 55 finished CTA #3 (35407,0), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #4 (35415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #4 (35450,0), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #3 (35464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 44640899 (ipc=1257.5) sim_rate=220994 (inst/sec) elapsed = 0:0:03:22 / Sat Apr 24 01:49:09 2021
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,23,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 34 finished CTA #4 (35658,0), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #3 (35682,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 39 finished CTA #3 (35693,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (35701,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (35747,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 46 finished CTA #3 (35765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #3 (35775,0), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #4 (35807,0), 1 CTAs running
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(6,2,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35890,0), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #3 (35970,0), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #4 (35981,0), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 44833757 (ipc=1245.4) sim_rate=219773 (inst/sec) elapsed = 0:0:03:24 / Sat Apr 24 01:49:11 2021
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36071,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #3 (36154,0), 1 CTAs running
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(7,3,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 54 finished CTA #4 (36192,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 38 finished CTA #3 (36262,0), 2 CTAs running
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(9,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36486,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 44997404 (ipc=1232.8) sim_rate=218434 (inst/sec) elapsed = 0:0:03:26 / Sat Apr 24 01:49:13 2021
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36599,0), 1 CTAs running
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(8,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 56 finished CTA #3 (36967,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 45144992 (ipc=1220.1) sim_rate=218091 (inst/sec) elapsed = 0:0:03:27 / Sat Apr 24 01:49:14 2021
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(7,22,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 45282259 (ipc=1207.5) sim_rate=216661 (inst/sec) elapsed = 0:0:03:29 / Sat Apr 24 01:49:16 2021
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(9,19,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 45425829 (ipc=1195.4) sim_rate=216313 (inst/sec) elapsed = 0:0:03:30 / Sat Apr 24 01:49:17 2021
GPGPU-Sim uArch: Shader 43 finished CTA #4 (38074,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 49 finished CTA #1 (38169,0), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (38187,0), 1 CTAs running
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(8,22,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 49 finished CTA #2 (38199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (38360,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 45551989 (ipc=1183.2) sim_rate=214867 (inst/sec) elapsed = 0:0:03:32 / Sat Apr 24 01:49:19 2021
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 58 finished CTA #1 (38571,0), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(8,3,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 59 finished CTA #1 (38587,0), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (38635,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 59 finished CTA #2 (38636,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 58 finished CTA #0 (38643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38884,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38922,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38948,0), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (38967,0), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (38980,0), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 46 finished CTA #1 (38991,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 45656913 (ipc=1170.7) sim_rate=213350 (inst/sec) elapsed = 0:0:03:34 / Sat Apr 24 01:49:21 2021
GPGPU-Sim uArch: Shader 46 finished CTA #2 (39013,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #4 (39029,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 61 finished CTA #2 (39122,0), 4 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (39130,0), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (39138,0), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #4 (39146,0), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (39154,0), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #3 (39467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 45752003 (ipc=1158.3) sim_rate=212800 (inst/sec) elapsed = 0:0:03:35 / Sat Apr 24 01:49:22 2021
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(11,1,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (39563,0), 4 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (39586,0), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (39593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (39595,0), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 52 finished CTA #1 (39694,0), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 57 finished CTA #0 (39755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 26 finished CTA #3 (39795,0), 4 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (39803,0), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (39808,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 26 finished CTA #2 (39811,0), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (39896,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39898,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 45819555 (ipc=1145.5) sim_rate=211150 (inst/sec) elapsed = 0:0:03:37 / Sat Apr 24 01:49:24 2021
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40057,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 19 finished CTA #1 (40059,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (40177,0), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(10,17,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 45880565 (ipc=1132.9) sim_rate=210461 (inst/sec) elapsed = 0:0:03:38 / Sat Apr 24 01:49:25 2021
GPGPU-Sim uArch: Shader 38 finished CTA #1 (40555,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (40757,0), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (40782,0), 2 CTAs running
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(9,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 45977174 (ipc=1107.9) sim_rate=209941 (inst/sec) elapsed = 0:0:03:39 / Sat Apr 24 01:49:26 2021
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 46028802 (ipc=1095.9) sim_rate=209221 (inst/sec) elapsed = 0:0:03:40 / Sat Apr 24 01:49:27 2021
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(4,14,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 46073323 (ipc=1084.1) sim_rate=208476 (inst/sec) elapsed = 0:0:03:41 / Sat Apr 24 01:49:28 2021
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 46114037 (ipc=1072.4) sim_rate=207720 (inst/sec) elapsed = 0:0:03:42 / Sat Apr 24 01:49:29 2021
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 46151709 (ipc=1061.0) sim_rate=206958 (inst/sec) elapsed = 0:0:03:43 / Sat Apr 24 01:49:30 2021
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(11,14,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 46200027 (ipc=1050.0) sim_rate=206250 (inst/sec) elapsed = 0:0:03:44 / Sat Apr 24 01:49:31 2021
GPGPU-Sim uArch: Shader 63 finished CTA #2 (44064,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #4 (44192,0), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #3 (44252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 29 finished CTA #3 (44395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 47 finished CTA #3 (44409,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44424,0), 1 CTAs running
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(11,14,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 46282164 (ipc=1028.5) sim_rate=205698 (inst/sec) elapsed = 0:0:03:45 / Sat Apr 24 01:49:32 2021
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45112,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #4 (45431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45442,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 46319320 (ipc=1018.0) sim_rate=204952 (inst/sec) elapsed = 0:0:03:46 / Sat Apr 24 01:49:33 2021
GPGPU-Sim uArch: Shader 38 finished CTA #4 (45559,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 25 finished CTA #4 (45709,0), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #4 (45756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (45974,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 46343996 (ipc=1007.5) sim_rate=204158 (inst/sec) elapsed = 0:0:03:47 / Sat Apr 24 01:49:34 2021
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(10,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 46367790 (ipc=997.2) sim_rate=203367 (inst/sec) elapsed = 0:0:03:48 / Sat Apr 24 01:49:35 2021
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 46427081 (ipc=977.4) sim_rate=202738 (inst/sec) elapsed = 0:0:03:49 / Sat Apr 24 01:49:36 2021
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48259,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 42 finished CTA #3 (48464,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 46460048 (ipc=957.9) sim_rate=202000 (inst/sec) elapsed = 0:0:03:50 / Sat Apr 24 01:49:37 2021
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 46479848 (ipc=948.6) sim_rate=201211 (inst/sec) elapsed = 0:0:03:51 / Sat Apr 24 01:49:38 2021
GPGPU-Sim uArch: Shader 24 finished CTA #3 (49615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (49846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 46531392 (ipc=930.6) sim_rate=200566 (inst/sec) elapsed = 0:0:03:52 / Sat Apr 24 01:49:39 2021
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(11,15,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (50217,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 46556189 (ipc=921.9) sim_rate=199811 (inst/sec) elapsed = 0:0:03:53 / Sat Apr 24 01:49:40 2021
GPGPU-Sim uArch: Shader 20 finished CTA #1 (50515,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (50724,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (51303,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51342,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 46604382 (ipc=904.9) sim_rate=199164 (inst/sec) elapsed = 0:0:03:54 / Sat Apr 24 01:49:41 2021
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 46618626 (ipc=896.5) sim_rate=198377 (inst/sec) elapsed = 0:0:03:55 / Sat Apr 24 01:49:42 2021
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 46648405 (ipc=880.2) sim_rate=197662 (inst/sec) elapsed = 0:0:03:56 / Sat Apr 24 01:49:43 2021
GPGPU-Sim uArch: Shader 39 finished CTA #0 (53202,0), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 41 finished CTA #0 (53955,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 46683653 (ipc=864.5) sim_rate=196977 (inst/sec) elapsed = 0:0:03:57 / Sat Apr 24 01:49:44 2021
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54082,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54717,0), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (54761,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 63 finished CTA #3 (54983,0), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 46721215 (ipc=849.5) sim_rate=196307 (inst/sec) elapsed = 0:0:03:58 / Sat Apr 24 01:49:45 2021
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,1,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 33 finished CTA #3 (55257,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (55929,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (55962,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 46760908 (ipc=835.0) sim_rate=195652 (inst/sec) elapsed = 0:0:03:59 / Sat Apr 24 01:49:46 2021
GPGPU-Sim uArch: Shader 11 finished CTA #4 (56412,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 46780735 (ipc=828.0) sim_rate=194919 (inst/sec) elapsed = 0:0:04:00 / Sat Apr 24 01:49:47 2021
GPGPU-Sim uArch: Shader 25 finished CTA #0 (56539,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (56650,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56703,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57047,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (57153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 21 finished CTA #1 (57188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 46801666 (ipc=813.9) sim_rate=194197 (inst/sec) elapsed = 0:0:04:01 / Sat Apr 24 01:49:48 2021
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57620,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57740,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 46810861 (ipc=786.7) sim_rate=193433 (inst/sec) elapsed = 0:0:04:02 / Sat Apr 24 01:49:49 2021
GPGPU-Sim uArch: Shader 32 finished CTA #3 (59820,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(6,17,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 41 finished CTA #3 (61137,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 48 finished CTA #3 (61276,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61371,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 46835207 (ipc=761.5) sim_rate=192737 (inst/sec) elapsed = 0:0:04:03 / Sat Apr 24 01:49:50 2021
GPGPU-Sim uArch: Shader 24 finished CTA #0 (62153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 26 finished CTA #4 (62294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 46859598 (ipc=749.8) sim_rate=192047 (inst/sec) elapsed = 0:0:04:04 / Sat Apr 24 01:49:51 2021
GPGPU-Sim uArch: Shader 44 finished CTA #3 (62523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62653,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 45 finished CTA #3 (62662,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 27 finished CTA #4 (62669,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 25 finished CTA #3 (62750,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 23 finished CTA #4 (62957,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (62979,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 22 finished CTA #4 (63774,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 22.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 63775
gpu_sim_insn = 46866782
gpu_ipc =     734.8771
gpu_tot_sim_cycle = 63775
gpu_tot_sim_insn = 46866782
gpu_tot_ipc =     734.8771
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 51801
gpu_stall_icnt2sh    = 50947
gpu_total_sim_rate=192076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1085371
	L1I_total_cache_misses = 115253
	L1I_total_cache_miss_rate = 0.1062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48188
L1D_cache:
	L1D_cache_core[0]: Access = 720, Miss = 472, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 4616
	L1D_cache_core[1]: Access = 720, Miss = 472, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 4239
	L1D_cache_core[2]: Access = 732, Miss = 464, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 3583
	L1D_cache_core[3]: Access = 772, Miss = 460, Miss_rate = 0.596, Pending_hits = 4, Reservation_fails = 3728
	L1D_cache_core[4]: Access = 930, Miss = 489, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 3551
	L1D_cache_core[5]: Access = 1013, Miss = 511, Miss_rate = 0.504, Pending_hits = 5, Reservation_fails = 3185
	L1D_cache_core[6]: Access = 1176, Miss = 564, Miss_rate = 0.480, Pending_hits = 13, Reservation_fails = 4352
	L1D_cache_core[7]: Access = 1094, Miss = 550, Miss_rate = 0.503, Pending_hits = 7, Reservation_fails = 3093
	L1D_cache_core[8]: Access = 789, Miss = 437, Miss_rate = 0.554, Pending_hits = 1, Reservation_fails = 3265
	L1D_cache_core[9]: Access = 764, Miss = 420, Miss_rate = 0.550, Pending_hits = 10, Reservation_fails = 2614
	L1D_cache_core[10]: Access = 944, Miss = 494, Miss_rate = 0.523, Pending_hits = 10, Reservation_fails = 3027
	L1D_cache_core[11]: Access = 1013, Miss = 521, Miss_rate = 0.514, Pending_hits = 7, Reservation_fails = 3834
	L1D_cache_core[12]: Access = 873, Miss = 484, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 4200
	L1D_cache_core[13]: Access = 757, Miss = 455, Miss_rate = 0.601, Pending_hits = 4, Reservation_fails = 2770
	L1D_cache_core[14]: Access = 588, Miss = 364, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 4050
	L1D_cache_core[15]: Access = 732, Miss = 463, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 3297
	L1D_cache_core[16]: Access = 480, Miss = 312, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 6095
	L1D_cache_core[17]: Access = 495, Miss = 317, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[18]: Access = 732, Miss = 464, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 4155
	L1D_cache_core[19]: Access = 760, Miss = 468, Miss_rate = 0.616, Pending_hits = 4, Reservation_fails = 4936
	L1D_cache_core[20]: Access = 827, Miss = 461, Miss_rate = 0.557, Pending_hits = 6, Reservation_fails = 3902
	L1D_cache_core[21]: Access = 908, Miss = 484, Miss_rate = 0.533, Pending_hits = 7, Reservation_fails = 4285
	L1D_cache_core[22]: Access = 1034, Miss = 511, Miss_rate = 0.494, Pending_hits = 9, Reservation_fails = 4740
	L1D_cache_core[23]: Access = 1199, Miss = 558, Miss_rate = 0.465, Pending_hits = 10, Reservation_fails = 4904
	L1D_cache_core[24]: Access = 973, Miss = 442, Miss_rate = 0.454, Pending_hits = 10, Reservation_fails = 4221
	L1D_cache_core[25]: Access = 1124, Miss = 530, Miss_rate = 0.472, Pending_hits = 11, Reservation_fails = 3564
	L1D_cache_core[26]: Access = 1155, Miss = 507, Miss_rate = 0.439, Pending_hits = 22, Reservation_fails = 4223
	L1D_cache_core[27]: Access = 939, Miss = 471, Miss_rate = 0.502, Pending_hits = 5, Reservation_fails = 3947
	L1D_cache_core[28]: Access = 686, Miss = 372, Miss_rate = 0.542, Pending_hits = 5, Reservation_fails = 4786
	L1D_cache_core[29]: Access = 568, Miss = 317, Miss_rate = 0.558, Pending_hits = 3, Reservation_fails = 4224
	L1D_cache_core[30]: Access = 687, Miss = 421, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 3947
	L1D_cache_core[31]: Access = 714, Miss = 421, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 3699
	L1D_cache_core[32]: Access = 703, Miss = 382, Miss_rate = 0.543, Pending_hits = 3, Reservation_fails = 5268
	L1D_cache_core[33]: Access = 808, Miss = 453, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 4815
	L1D_cache_core[34]: Access = 684, Miss = 400, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 4364
	L1D_cache_core[35]: Access = 720, Miss = 424, Miss_rate = 0.589, Pending_hits = 2, Reservation_fails = 4410
	L1D_cache_core[36]: Access = 599, Miss = 337, Miss_rate = 0.563, Pending_hits = 2, Reservation_fails = 4554
	L1D_cache_core[37]: Access = 662, Miss = 374, Miss_rate = 0.565, Pending_hits = 2, Reservation_fails = 4919
	L1D_cache_core[38]: Access = 735, Miss = 399, Miss_rate = 0.543, Pending_hits = 2, Reservation_fails = 4927
	L1D_cache_core[39]: Access = 898, Miss = 442, Miss_rate = 0.492, Pending_hits = 5, Reservation_fails = 4039
	L1D_cache_core[40]: Access = 858, Miss = 439, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 4620
	L1D_cache_core[41]: Access = 982, Miss = 475, Miss_rate = 0.484, Pending_hits = 2, Reservation_fails = 3557
	L1D_cache_core[42]: Access = 922, Miss = 451, Miss_rate = 0.489, Pending_hits = 8, Reservation_fails = 3268
	L1D_cache_core[43]: Access = 726, Miss = 404, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 3627
	L1D_cache_core[44]: Access = 870, Miss = 425, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 5463
	L1D_cache_core[45]: Access = 929, Miss = 476, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 4016
	L1D_cache_core[46]: Access = 865, Miss = 440, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 4483
	L1D_cache_core[47]: Access = 763, Miss = 419, Miss_rate = 0.549, Pending_hits = 1, Reservation_fails = 2985
	L1D_cache_core[48]: Access = 921, Miss = 480, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 4778
	L1D_cache_core[49]: Access = 830, Miss = 444, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 3809
	L1D_cache_core[50]: Access = 699, Miss = 401, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 4389
	L1D_cache_core[51]: Access = 702, Miss = 419, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 4145
	L1D_cache_core[52]: Access = 650, Miss = 393, Miss_rate = 0.605, Pending_hits = 1, Reservation_fails = 4865
	L1D_cache_core[53]: Access = 602, Miss = 361, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 5061
	L1D_cache_core[54]: Access = 685, Miss = 390, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 5004
	L1D_cache_core[55]: Access = 739, Miss = 407, Miss_rate = 0.551, Pending_hits = 4, Reservation_fails = 3519
	L1D_cache_core[56]: Access = 782, Miss = 455, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 4767
	L1D_cache_core[57]: Access = 764, Miss = 444, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 4111
	L1D_cache_core[58]: Access = 905, Miss = 451, Miss_rate = 0.498, Pending_hits = 8, Reservation_fails = 3146
	L1D_cache_core[59]: Access = 789, Miss = 418, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 3667
	L1D_cache_core[60]: Access = 691, Miss = 414, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 5699
	L1D_cache_core[61]: Access = 813, Miss = 450, Miss_rate = 0.554, Pending_hits = 8, Reservation_fails = 4096
	L1D_cache_core[62]: Access = 570, Miss = 334, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 3273
	L1D_cache_core[63]: Access = 856, Miss = 465, Miss_rate = 0.543, Pending_hits = 3, Reservation_fails = 4355
	L1D_cache_core[64]: Access = 699, Miss = 441, Miss_rate = 0.631, Pending_hits = 8, Reservation_fails = 5361
	L1D_cache_core[65]: Access = 540, Miss = 323, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 4204
	L1D_cache_core[66]: Access = 684, Miss = 424, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 4241
	L1D_cache_core[67]: Access = 555, Miss = 329, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 5008
	L1D_total_cache_accesses = 54098
	L1D_total_cache_misses = 29659
	L1D_total_cache_miss_rate = 0.5482
	L1D_total_cache_pending_hits = 228
	L1D_total_cache_reservation_fails = 284201
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 121980
	L1C_total_cache_misses = 7664
	L1C_total_cache_miss_rate = 0.0628
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 51196
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12618
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4114
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 9040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114316
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7664
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 51196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100687
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 16033
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12427
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 167152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970118
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 115253
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48188
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
1079, 1079, 1079, 1079, 1079, 1079, 1079, 1079, 1067, 1067, 1067, 1067, 1067, 1067, 1067, 1067, 1069, 1074, 1074, 1074, 
gpgpu_n_tot_thrd_icount = 56382912
gpgpu_n_tot_w_icount = 1761966
gpgpu_n_stall_shd_mem = 346050
gpgpu_n_mem_read_local = 9040
gpgpu_n_mem_write_local = 12427
gpgpu_n_mem_read_global = 4064
gpgpu_n_mem_write_global = 12358
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 340
gpgpu_n_load_insn  = 365898
gpgpu_n_store_insn = 892172
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2147259
gpgpu_n_param_mem_insn = 1317341
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 53680
gpgpu_stall_shd_mem[c_mem][bk_conf] = 53680
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 292370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:705380	W0_Idle:2202174	W0_Scoreboard:1615486	W1:39446	W2:26763	W3:17364	W4:19019	W5:19348	W6:15778	W7:19607	W8:16661	W9:15879	W10:17663	W11:11114	W12:9456	W13:14349	W14:9276	W15:9720	W16:16334	W17:10050	W18:8647	W19:7341	W20:9689	W21:7379	W22:7110	W23:8405	W24:6654	W25:7059	W26:9262	W27:9839	W28:9536	W29:9195	W30:10284	W31:10761	W32:1352978
traffic_breakdown_coretomem[CONST_ACC_R] = 2720 {8:340,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32512 {8:4064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 114160 {8:14270,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 566576 {136:4166,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 72320 {8:9040,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1679992 {40:101,72:6,136:12320,}
traffic_breakdown_memtocore[CONST_ACC_R] = 24480 {72:340,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 552704 {136:4064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1940720 {136:14270,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 1229440 {136:9040,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 99416 {8:12427,}
maxmrqlatency = 991 
maxdqlatency = 0 
maxmflatency = 2795 
averagemflatency = 409 
max_icnt2mem_latency = 2143 
max_icnt2sh_latency = 63774 
mrq_lat_table:9118 	615 	911 	1590 	2982 	3356 	3042 	2304 	709 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15174 	11148 	4788 	2858 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23420 	6287 	6159 	7165 	3749 	2973 	2226 	516 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4948 	5760 	2413 	316 	7 	0 	0 	1482 	3450 	4588 	1360 	8364 	1375 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	12 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        63        47        48        32        30        64        60        30        32        10         8         6        12         8         8 
dram[1]:        27        64        55        55        31        30        64        60        30        31        14         8        12         8         8         8 
dram[2]:        22        55        49        51        32        29        64        60        29        32        12        14        10         6         8         8 
dram[3]:        48        30        50        26        32        28        64        60        28        32        10         8        10         6         8         8 
dram[4]:        59        29        48        48        32        30        64        60        32        32        10        10        10         8         7        12 
dram[5]:        35        43        49        55        32        31        64        60         0        32        12        10         8         6         8        12 
dram[6]:        25        33        45        51        32        30        64        60        30        32        10        18        12        12         8         4 
dram[7]:        38        26        52        51        32        31        64        60        31        32        10        10         8         6         8        10 
dram[8]:        14        28        47        44        32        30        60        60        29        32        14        10        10         8         9        11 
dram[9]:        14        16        54        55        32        31        60        60        29        32        10        10        14         6        11        12 
dram[10]:        16        16        51        50        28        31        60        60        31        32        10        10         8         8         0         9 
dram[11]:        15        15        50        50        28        31        60        60        29        31        12        10        12        12         0        11 
dram[12]:        26        19        47        44        27        30        60        60        32        30        10        12         8         7         8        12 
dram[13]:        16        17        54        55        28        28        60        60        32        30        10        10         8         6         7        10 
dram[14]:        19        18        51        50        28        30        60        60        32        30        12        10         8         6         8        14 
dram[15]:        13        18        51        49        32        32        60        60         0        32        12        10         8         8         8        16 
maximum service time to same row:
dram[0]:     17520     50369      9915     23861     19590     14969     27266     17784     16859     16224     16301      9882     26018     26987     28378     21211 
dram[1]:     13633      1172     14255     33200     18238     20418     27432     17731     16212     25246     26760      9904     28179     27110     33941     21416 
dram[2]:     14997     33945     19953     22778     13986     13936     27658     17672     16137     16312     16344     10372     26772     26175     25912     26077 
dram[3]:     23355     38800     14018     15453     16667     13942     22514     17596     16065     16335     16436     10204     26794     26839     25959     26097 
dram[4]:     19440     21682     30809     14728     14740     13873     32347     22321     25522     17197     16304     21352     25914     27915     26860     26080 
dram[5]:     21160     20438     20071     13369     14003     18947     27057     16954     16093     17160     16184     21384     26554      1397     26902     26046 
dram[6]:     21181     19204     29416      9530     14864     20217     32677     22450     22791     16071     16795     21755     26241     49544     26006     26248 
dram[7]:     21166     21963     24118     13775     14960     19116     27703     22374     27174     16079     16809     21723     26356     22002     26410     29020 
dram[8]:     24410     22710     17844     13596     24244     27489     31443     21912     26972     16204     17083     16363     26733     21010     47289     26642 
dram[9]:     23000     22552     17879     13578     15572     27488     25427     21727     26992     16241     17125     17253     25628     20931     51054     29684 
dram[10]:     21422     15600     19599     13880     30692     27761     25570     25958     26759     16312     15922     25027     26712     21242      1197     24984 
dram[11]:     21104     19698     19117     13315     15851     22635     26882     25990     22322     16335     26777     19828     26864     21169      1166     29780 
dram[12]:     22565     13110     14247     22286     13904     14594     13708     25745     21471     22741     32188     15607     26476     21201     26811     35757 
dram[13]:     22380     11612     15372     10003     19937     14025     27559     32613     22568     16091     26854     16540     25993     21012     26869     25199 
dram[14]:     39674     10965     24607     14417     18076     13828     27953     17393     27496     17288     32927     15966     27083     21020     26757     27705 
dram[15]:     21935     23352     24265     15569     23119     14182     27940     17384     16096     17294     27309     15959     26910     31733     26687     25883 
average row accesses per activate:
dram[0]:  8.888889  5.756757  6.125000  6.333333 18.000000 13.000000 31.333334 31.333334  5.125000 11.666667  4.107143  3.777778  2.555556  3.478261  4.666667  4.666667 
dram[1]:  5.441861  6.774194  5.846154  6.181818 14.400000 12.800000 32.000000 23.750000  7.800000 17.000000  4.791667  3.090909  4.600000  2.962963  4.333333  4.666667 
dram[2]:  4.978724  9.041667  5.538462  7.052631 14.400000 12.800000 32.666668 31.333334  7.000000 12.000000  4.708333  5.368421  4.086957  3.772727  4.333333  4.666667 
dram[3]:  6.428571  9.260870  5.875000  6.285714 14.000000 15.750000 32.000000 31.000000 11.666667 12.333333  4.071429  3.777778  3.103448  2.666667  4.666667  3.750000 
dram[4]:  7.387097  6.812500  5.241379  6.130435 12.833333 16.250000 32.666668 31.000000 17.500000 17.500000  4.520000  5.400000  3.233333  3.727273  4.750000  6.333333 
dram[5]:  8.071428  7.413793  5.740741  5.423077 15.000000 16.500000 32.333332 23.500000 31.000000 17.500000  3.896552  3.533333  2.875000  3.000000  6.000000  6.333333 
dram[6]:  6.305555  6.875000  6.400000  7.050000 17.750000 16.000000 32.666668 31.333334 17.000000 21.000000  4.360000  5.350000  5.823529  4.045455  5.250000  7.500000 
dram[7]:  5.069767  8.600000  7.285714  6.000000 14.400000 16.750000 33.333332 31.333334 17.000000 20.500000  3.114286  3.312500  3.225806  4.000000  4.500000  6.000000 
dram[8]:  6.531250  5.000000  7.047619  6.333333 14.000000 18.333334 31.333334 23.000000 18.000000 22.500000  4.818182  4.458333  3.560000  3.033333  5.500000  5.666667 
dram[9]:  5.729730  4.886364  6.727273  5.148148 14.200000 19.333334 31.666666 23.250000 18.000000 22.500000  3.785714  4.458333  4.238095  3.142857  6.000000  6.000000 
dram[10]:  5.410256  5.170732  6.681818  5.307693 11.166667 19.333334 31.000000 30.666666 19.000000 23.000000  4.375000  3.758621  3.652174  3.222222 12.000000  5.333333 
dram[11]:  6.454545  5.000000  5.560000  5.782609  9.857142 19.333334 31.333334 30.333334 17.500000 21.500000  3.714286  3.114286  3.000000  3.480000  8.000000  5.333333 
dram[12]:  6.000000  5.261905  6.904762  5.384615 13.000000 17.000000 46.000000 31.333334 18.000000  8.200000  3.923077  5.045455  3.000000  3.370370  6.333333  6.000000 
dram[13]:  6.057143  5.428571  6.681818  6.041667 11.500000 16.000000 31.000000 31.333334 17.500000  8.200000  3.884615  3.633333  3.071429  2.514286  5.000000  6.333333 
dram[14]:  4.818182  5.095238  6.590909  5.916667 10.142858 17.500000 31.333334 23.500000 17.000000  8.750000  4.636364  5.363636  3.416667  2.741935  5.666667  8.333333 
dram[15]:  5.024390  5.238095  5.956522  5.750000 18.250000 17.750000 31.333334 24.250000 32.000000 17.500000  4.772727  3.625000  2.925926  2.733333  5.666667  8.333333 
average row locality = 24685/4028 = 6.128352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       118        98        82        74        60        53        62        64        37        35        69        56        50        42        12        12 
dram[1]:       119        97        83        73        59        52        64        65        37        34        69        56        50        42        11        12 
dram[2]:       118       100        82        73        60        52        66        64        35        36        67        56        51        44        11        12 
dram[3]:       112       100        81        72        58        51        64        63        35        37        68        56        48        41        12        13 
dram[4]:       107       102        86        82        64        53        66        63        34        35        67        62        51        43        17        17 
dram[5]:       108       103        86        78        63        54        65        64        31        35        67        60        49        43        16        17 
dram[6]:       104       105        95        81        59        52        66        64        34        42        62        61        57        49        19        13 
dram[7]:       102       104        91        78        60        55        68        64        34        41        63        60        58        47        16        16 
dram[8]:       102       104        89        79        57        43        64        62        36        45        60        61        51        52         9        15 
dram[9]:       102       106        84        76        59        46        65        63        36        45        60        61        51        48        10        16 
dram[10]:       101       106        86        79        54        46        63        62        38        46        59        62        46        49        10        14 
dram[11]:       102       105        83        76        56        46        64        61        35        43        58        62        51        49         6        14 
dram[12]:       102       106        84        86        53        56        62        64        36        39        56        65        44        53        17        16 
dram[13]:       103       110        82        83        57        52        63        64        35        40        55        63        47        50        13        17 
dram[14]:       101       107        84        83        59        58        64        64        34        35        56        72        42        47        15        23 
dram[15]:       100       107        80        82        61        59        64        67        32        35        59        70        41        44        15        23 
total reads: 14938
bank skew: 119/6 = 19.83
chip skew: 963/911 = 1.06
number of total write accesses:
dram[0]:       122       115        65        59        12        12        32        30         4         0        46        46        42        38         2         2 
dram[1]:       115       113        69        63        13        12        32        30         2         0        46        46        42        38         2         2 
dram[2]:       116       117        62        61        12        12        32        30         0         0        46        46        43        39         2         2 
dram[3]:       113       113        60        60        12        12        32        30         0         0        46        46        42        39         2         2 
dram[4]:       122       116        66        59        13        12        32        30         1         0        46        46        46        39         2         2 
dram[5]:       118       112        69        63        12        12        32        30         0         0        46        46        43        41         2         2 
dram[6]:       123       115        65        60        12        12        32        30         0         0        47        46        42        40         2         2 
dram[7]:       116       111        62        60        12        12        32        30         0         0        46        46        42        41         2         2 
dram[8]:       107       106        59        54        13        12        30        30         0         0        46        46        38        39         2         2 
dram[9]:       110       109        64        63        12        12        30        30         0         0        46        46        38        40         2         2 
dram[10]:       110       106        61        59        13        12        30        30         0         0        46        47        38        38         2         2 
dram[11]:       111       105        56        57        13        12        30        30         0         0        46        47        39        38         2         2 
dram[12]:       108       115        61        54        12        12        30        30         0         2        46        46        40        38         2         2 
dram[13]:       109       118        65        62        12        12        30        30         0         1        46        46        39        38         2         2 
dram[14]:       111       107        61        59        12        12        30        30         0         0        46        46        40        38         2         2 
dram[15]:       106       113        57        56        12        12        30        30         0         0        46        46        38        38         2         2 
total reads: 9747
min_bank_accesses = 0!
chip skew: 632/584 = 1.08
average mf latency per bank:
dram[0]:        915       815       609       624       406       387       418       418       270       318       476       476       392       459       327       293
dram[1]:       1379       777       608       628       372       373       534       411       288       336       569       417       642       461       398       265
dram[2]:       1152       918       736       622       378       391       546       444       306       362       538       512       634       503       330       282
dram[3]:        882       851       663       626       400       371       519       441       283       327       490       471       592       556       327       312
dram[4]:        988       891       723       656       346       376       462       504       317       360       567       559       538       587       340       277
dram[5]:        871       890       553       584       404       390       439       473       306       366       533       565       478       520       350       315
dram[6]:        953       918       610       602       365       357       523       458       296       310       599       500       564       503       320       306
dram[7]:        863       842       579       619       404       327       501       423       335       326       534       439       534       485       325       334
dram[8]:        772       667       568       609       350       365       435       372       293       339       458       467       519       409       236       297
dram[9]:        617       631       505       533       347       360       389       403       283       347       390       446       416       407       251       293
dram[10]:        631       672       509       524       332       404       361       401       312       310       398       447       401       403       285       255
dram[11]:        668       709       547       556       282       322       361       390       320       303       366       393       424       432       279       275
dram[12]:        776       666       546       620       390       420       398       454       330       381       500       436       434       443       306       279
dram[13]:        688       645       504       510       362       336       456       380       322       319       491       460       462       400       313       307
dram[14]:        694       655       503       506       345       337       351       384       308       284       471       431       399       401       284       268
dram[15]:        698       688       551       535       364       329       402       350       354       333       426       414       438       397       306       296
maximum mf latency per bank:
dram[0]:       2677      1957      2048      1725      1997      1293      1401      1634       364       345      1665      1505      1145      1704      1154      1073
dram[1]:       2284      1961      2447      1846      2105      1220      2356      1648       376       406      2217      1215      2594      1494      2084       504
dram[2]:       2795      2785      1942      1461      1453      1214      1816      1452       338       393      2338      1323      2221      1445      1133       976
dram[3]:       2519      2091      2086      1969      1764      1157      1461      1422       316       415      2146      1355      1797      1544      1108      1118
dram[4]:       2594      2031      2316      1746      1512      1478      1340      1744       488       530      1722      1617      1350      1845      1183       353
dram[5]:       2702      2147      1285      1634      1795      1480      1508      2192       498       562      1797      2066      1448      1862      1174       996
dram[6]:       2439      2446      1959      1413      1459      1656      2049      1904       356       399      2125      1839      2007      1410      1234       478
dram[7]:       2194      2115      1719      2045      1609      1039      1917      1702       425       410      1680      1142      1925      1702      1258      1086
dram[8]:       1924      2067      1462      1346      1393      1157      1918      1389       334       453      1421      1461      1956      1415       384       606
dram[9]:       2194      2298      1273      1346      1056      1470      1342      1316       352       426      2050      1564      1395      1645       577       822
dram[10]:       1445      1590      1183      1219      1039      1410      1048      1299       385       358      1068      1426      1103      1352       413       603
dram[11]:       1891      1585      1552      1803       739       904      1525      1351       392       374      1007      1145      1529      1544       584       943
dram[12]:       1981      2145      1568      1591      1647       903      1226      1740       540       564      1693      1249      1219      1689       557       507
dram[13]:       1855      2484      1205      1393      1164      1334      1397      1609       482       495      1542      1687      1329      1267       683      1075
dram[14]:       1900      1587      1222      1126       976      1153      1188      1685       340       332      1290      1357      1212      1699       309       325
dram[15]:       1748      1727      1225      1970       592      1046      1474      1245       431       402      1516      1205      1297      1116       735       966
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80772 n_act=256 n_pre=240 n_req=1551 n_rd=1848 n_write=1066 bw_util=0.06923
n_activity=12925 dram_eff=0.4509
bk0: 236a 78207i bk1: 196a 78440i bk2: 164a 81140i bk3: 148a 81570i bk4: 120a 82988i bk5: 106a 82862i bk6: 124a 82136i bk7: 128a 81990i bk8: 74a 83841i bk9: 70a 83928i bk10: 138a 80925i bk11: 112a 81034i bk12: 100a 81565i bk13: 84a 81598i bk14: 24a 83938i bk15: 24a 83915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.23434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80778 n_act=256 n_pre=240 n_req=1548 n_rd=1846 n_write=1062 bw_util=0.06909
n_activity=13016 dram_eff=0.4468
bk0: 238a 77761i bk1: 194a 78160i bk2: 166a 81140i bk3: 146a 81179i bk4: 118a 82950i bk5: 104a 82960i bk6: 128a 81444i bk7: 130a 81859i bk8: 74a 83900i bk9: 68a 83952i bk10: 138a 80855i bk11: 112a 80710i bk12: 100a 81490i bk13: 84a 81631i bk14: 22a 83910i bk15: 24a 83989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.15818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80820 n_act=234 n_pre=218 n_req=1547 n_rd=1854 n_write=1056 bw_util=0.06914
n_activity=12938 dram_eff=0.4498
bk0: 236a 77427i bk1: 200a 77667i bk2: 164a 81073i bk3: 146a 81331i bk4: 120a 83079i bk5: 104a 83011i bk6: 132a 81996i bk7: 128a 81623i bk8: 70a 83931i bk9: 72a 83911i bk10: 134a 81304i bk11: 112a 81028i bk12: 102a 81366i bk13: 88a 81904i bk14: 22a 84002i bk15: 24a 84030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.2643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80842 n_act=245 n_pre=229 n_req=1520 n_rd=1822 n_write=1044 bw_util=0.06809
n_activity=11986 dram_eff=0.4782
bk0: 224a 77483i bk1: 200a 77589i bk2: 162a 81192i bk3: 144a 81155i bk4: 116a 82981i bk5: 102a 82959i bk6: 128a 81927i bk7: 126a 81759i bk8: 70a 83980i bk9: 74a 83907i bk10: 136a 81097i bk11: 112a 80856i bk12: 96a 81432i bk13: 82a 81317i bk14: 24a 83895i bk15: 26a 83985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80749 n_act=239 n_pre=223 n_req=1581 n_rd=1898 n_write=1073 bw_util=0.07059
n_activity=12866 dram_eff=0.4618
bk0: 214a 77533i bk1: 204a 77533i bk2: 172a 80580i bk3: 164a 81112i bk4: 128a 82809i bk5: 106a 82867i bk6: 132a 81834i bk7: 126a 81644i bk8: 68a 83993i bk9: 70a 83924i bk10: 134a 80882i bk11: 124a 80925i bk12: 102a 81065i bk13: 86a 81439i bk14: 34a 83882i bk15: 34a 83935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80748 n_act=254 n_pre=238 n_req=1567 n_rd=1878 n_write=1064 bw_util=0.0699
n_activity=12595 dram_eff=0.4672
bk0: 216a 77672i bk1: 206a 77656i bk2: 172a 80774i bk3: 156a 81048i bk4: 126a 82915i bk5: 108a 82959i bk6: 130a 81954i bk7: 128a 82043i bk8: 62a 84064i bk9: 70a 83958i bk10: 134a 80610i bk11: 120a 80878i bk12: 98a 81311i bk13: 86a 81558i bk14: 32a 83916i bk15: 34a 83929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25751
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80759 n_act=221 n_pre=205 n_req=1591 n_rd=1926 n_write=1071 bw_util=0.0712
n_activity=13224 dram_eff=0.4533
bk0: 208a 77848i bk1: 210a 77695i bk2: 190a 80915i bk3: 162a 81409i bk4: 118a 83032i bk5: 104a 82938i bk6: 132a 81852i bk7: 128a 81865i bk8: 68a 84010i bk9: 84a 83888i bk10: 124a 81033i bk11: 122a 80944i bk12: 114a 81258i bk13: 98a 81482i bk14: 38a 83916i bk15: 26a 84043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80716 n_act=258 n_pre=242 n_req=1571 n_rd=1914 n_write=1052 bw_util=0.07047
n_activity=12510 dram_eff=0.4742
bk0: 204a 77571i bk1: 208a 77590i bk2: 182a 81150i bk3: 156a 81181i bk4: 120a 83079i bk5: 110a 82990i bk6: 136a 81672i bk7: 128a 81848i bk8: 68a 84031i bk9: 82a 83968i bk10: 126a 80934i bk11: 120a 80822i bk12: 116a 81118i bk13: 94a 81635i bk14: 32a 83902i bk15: 32a 83906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.237
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80850 n_act=241 n_pre=225 n_req=1513 n_rd=1858 n_write=1008 bw_util=0.06809
n_activity=12398 dram_eff=0.4623
bk0: 204a 77973i bk1: 208a 78348i bk2: 178a 81212i bk3: 158a 81370i bk4: 114a 82985i bk5: 86a 83048i bk6: 128a 81745i bk7: 124a 81661i bk8: 72a 83994i bk9: 90a 83903i bk10: 120a 80899i bk11: 122a 81106i bk12: 102a 81340i bk13: 104a 81471i bk14: 18a 83912i bk15: 30a 83916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.985662
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80802 n_act=255 n_pre=239 n_req=1532 n_rd=1856 n_write=1030 bw_util=0.06857
n_activity=12914 dram_eff=0.447
bk0: 204a 77980i bk1: 212a 78084i bk2: 168a 81219i bk3: 152a 81429i bk4: 118a 82934i bk5: 92a 83055i bk6: 130a 81466i bk7: 126a 81765i bk8: 72a 83985i bk9: 90a 83898i bk10: 120a 80903i bk11: 122a 80996i bk12: 102a 81377i bk13: 96a 81569i bk14: 20a 84016i bk15: 32a 83936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.0985
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80829 n_act=254 n_pre=238 n_req=1515 n_rd=1842 n_write=1019 bw_util=0.06797
n_activity=12671 dram_eff=0.4516
bk0: 202a 78103i bk1: 212a 77837i bk2: 172a 81445i bk3: 158a 81324i bk4: 108a 82956i bk5: 92a 83040i bk6: 126a 82247i bk7: 124a 81892i bk8: 76a 84011i bk9: 92a 83957i bk10: 118a 81171i bk11: 124a 80891i bk12: 92a 81702i bk13: 98a 81409i bk14: 20a 83970i bk15: 28a 83963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03533
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80831 n_act=265 n_pre=249 n_req=1499 n_rd=1822 n_write=1015 bw_util=0.0674
n_activity=12624 dram_eff=0.4495
bk0: 204a 77821i bk1: 210a 77885i bk2: 166a 81248i bk3: 152a 81256i bk4: 112a 83008i bk5: 92a 83131i bk6: 128a 82242i bk7: 122a 82016i bk8: 70a 84002i bk9: 86a 83942i bk10: 116a 80801i bk11: 124a 80968i bk12: 102a 81618i bk13: 98a 81317i bk14: 12a 83981i bk15: 28a 83890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.11478
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80780 n_act=254 n_pre=238 n_req=1537 n_rd=1878 n_write=1032 bw_util=0.06914
n_activity=12914 dram_eff=0.4507
bk0: 204a 78157i bk1: 212a 77879i bk2: 168a 81470i bk3: 172a 81282i bk4: 106a 82939i bk5: 112a 83046i bk6: 124a 82069i bk7: 128a 81903i bk8: 72a 83973i bk9: 78a 83855i bk10: 112a 81201i bk11: 130a 80968i bk12: 88a 81675i bk13: 106a 81515i bk14: 34a 83896i bk15: 32a 83951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.24022
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80747 n_act=271 n_pre=255 n_req=1546 n_rd=1868 n_write=1041 bw_util=0.06911
n_activity=12937 dram_eff=0.4497
bk0: 206a 78222i bk1: 220a 77901i bk2: 164a 81487i bk3: 166a 81279i bk4: 114a 83091i bk5: 104a 83093i bk6: 126a 81910i bk7: 128a 82010i bk8: 70a 84009i bk9: 80a 83844i bk10: 110a 81509i bk11: 126a 80843i bk12: 94a 81656i bk13: 100a 81560i bk14: 26a 83970i bk15: 34a 83958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.16217
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80764 n_act=261 n_pre=245 n_req=1540 n_rd=1888 n_write=1024 bw_util=0.06918
n_activity=13246 dram_eff=0.4397
bk0: 202a 77899i bk1: 214a 77811i bk2: 168a 81371i bk3: 166a 81477i bk4: 118a 82773i bk5: 116a 83067i bk6: 128a 82227i bk7: 128a 82078i bk8: 68a 83975i bk9: 70a 83946i bk10: 112a 81254i bk11: 144a 81100i bk12: 84a 81878i bk13: 94a 81393i bk14: 30a 83924i bk15: 46a 83939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.08779
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84182 n_nop=80778 n_act=265 n_pre=249 n_req=1527 n_rd=1878 n_write=1012 bw_util=0.06866
n_activity=12789 dram_eff=0.452
bk0: 200a 78096i bk1: 214a 77811i bk2: 160a 81231i bk3: 164a 81358i bk4: 122a 83015i bk5: 118a 82964i bk6: 128a 82145i bk7: 134a 81848i bk8: 64a 84067i bk9: 70a 83980i bk10: 118a 81044i bk11: 140a 80925i bk12: 82a 81729i bk13: 88a 81499i bk14: 30a 83924i bk15: 46a 83901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1786, Miss = 490, Miss_rate = 0.274, Pending_hits = 43, Reservation_fails = 329
L2_cache_bank[1]: Access = 1595, Miss = 434, Miss_rate = 0.272, Pending_hits = 29, Reservation_fails = 135
L2_cache_bank[2]: Access = 1662, Miss = 492, Miss_rate = 0.296, Pending_hits = 39, Reservation_fails = 895
L2_cache_bank[3]: Access = 1587, Miss = 431, Miss_rate = 0.272, Pending_hits = 33, Reservation_fails = 464
L2_cache_bank[4]: Access = 2020, Miss = 490, Miss_rate = 0.243, Pending_hits = 28, Reservation_fails = 355
L2_cache_bank[5]: Access = 2001, Miss = 437, Miss_rate = 0.218, Pending_hits = 36, Reservation_fails = 151
L2_cache_bank[6]: Access = 1848, Miss = 478, Miss_rate = 0.259, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[7]: Access = 1991, Miss = 433, Miss_rate = 0.217, Pending_hits = 30, Reservation_fails = 222
L2_cache_bank[8]: Access = 1841, Miss = 492, Miss_rate = 0.267, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[9]: Access = 2032, Miss = 457, Miss_rate = 0.225, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[10]: Access = 1190, Miss = 485, Miss_rate = 0.408, Pending_hits = 37, Reservation_fails = 2
L2_cache_bank[11]: Access = 2007, Miss = 454, Miss_rate = 0.226, Pending_hits = 32, Reservation_fails = 201
L2_cache_bank[12]: Access = 1219, Miss = 496, Miss_rate = 0.407, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[13]: Access = 2025, Miss = 467, Miss_rate = 0.231, Pending_hits = 31, Reservation_fails = 204
L2_cache_bank[14]: Access = 1240, Miss = 492, Miss_rate = 0.397, Pending_hits = 22, Reservation_fails = 2
L2_cache_bank[15]: Access = 1805, Miss = 465, Miss_rate = 0.258, Pending_hits = 30, Reservation_fails = 202
L2_cache_bank[16]: Access = 1132, Miss = 468, Miss_rate = 0.413, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 1770, Miss = 461, Miss_rate = 0.260, Pending_hits = 18, Reservation_fails = 192
L2_cache_bank[18]: Access = 1112, Miss = 467, Miss_rate = 0.420, Pending_hits = 25, Reservation_fails = 2
L2_cache_bank[19]: Access = 1732, Miss = 461, Miss_rate = 0.266, Pending_hits = 31, Reservation_fails = 221
L2_cache_bank[20]: Access = 1160, Miss = 457, Miss_rate = 0.394, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1723, Miss = 464, Miss_rate = 0.269, Pending_hits = 24, Reservation_fails = 194
L2_cache_bank[22]: Access = 1152, Miss = 455, Miss_rate = 0.395, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[23]: Access = 1695, Miss = 456, Miss_rate = 0.269, Pending_hits = 21, Reservation_fails = 197
L2_cache_bank[24]: Access = 1509, Miss = 454, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 228
L2_cache_bank[25]: Access = 1718, Miss = 485, Miss_rate = 0.282, Pending_hits = 20, Reservation_fails = 275
L2_cache_bank[26]: Access = 1494, Miss = 455, Miss_rate = 0.305, Pending_hits = 33, Reservation_fails = 455
L2_cache_bank[27]: Access = 1709, Miss = 479, Miss_rate = 0.280, Pending_hits = 33, Reservation_fails = 126
L2_cache_bank[28]: Access = 1491, Miss = 455, Miss_rate = 0.305, Pending_hits = 29, Reservation_fails = 609
L2_cache_bank[29]: Access = 1754, Miss = 489, Miss_rate = 0.279, Pending_hits = 23, Reservation_fails = 206
L2_cache_bank[30]: Access = 1758, Miss = 452, Miss_rate = 0.257, Pending_hits = 23, Reservation_fails = 210
L2_cache_bank[31]: Access = 1741, Miss = 487, Miss_rate = 0.280, Pending_hits = 25, Reservation_fails = 183
L2_total_cache_accesses = 52499
L2_total_cache_misses = 14938
L2_total_cache_miss_rate = 0.2845
L2_total_cache_pending_hits = 904
L2_total_cache_reservation_fails = 6465
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3067
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 5973
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5598
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6829
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 257
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4155
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4757
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=158509
icnt_total_pkts_simt_to_mem=134940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.8286
	minimum = 6
	maximum = 1203
Network latency average = 20.4293
	minimum = 6
	maximum = 1020
Slowest packet = 1868
Flit latency average = 19.0908
	minimum = 6
	maximum = 1018
Slowest flit = 16240
Fragmentation average = 0.206849
	minimum = 0
	maximum = 544
Injected packet rate average = 0.0158106
	minimum = 0.00721286 (at node 16)
	maximum = 0.0298706 (at node 77)
Accepted packet rate average = 0.0158106
	minimum = 0.00652293 (at node 16)
	maximum = 0.031862 (at node 77)
Injected flit rate average = 0.0460132
	minimum = 0.0210114 (at node 16)
	maximum = 0.109651 (at node 77)
Accepted flit rate average= 0.0460132
	minimum = 0.0189102 (at node 16)
	maximum = 0.0732262 (at node 72)
Injected packet length average = 2.91028
Accepted packet length average = 2.91028
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.8286 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1203 (1 samples)
Network latency average = 20.4293 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1020 (1 samples)
Flit latency average = 19.0908 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1018 (1 samples)
Fragmentation average = 0.206849 (1 samples)
	minimum = 0 (1 samples)
	maximum = 544 (1 samples)
Injected packet rate average = 0.0158106 (1 samples)
	minimum = 0.00721286 (1 samples)
	maximum = 0.0298706 (1 samples)
Accepted packet rate average = 0.0158106 (1 samples)
	minimum = 0.00652293 (1 samples)
	maximum = 0.031862 (1 samples)
Injected flit rate average = 0.0460132 (1 samples)
	minimum = 0.0210114 (1 samples)
	maximum = 0.109651 (1 samples)
Accepted flit rate average = 0.0460132 (1 samples)
	minimum = 0.0189102 (1 samples)
	maximum = 0.0732262 (1 samples)
Injected packet size average = 2.91028 (1 samples)
Accepted packet size average = 2.91028 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 192076 (inst/sec)
gpgpu_simulation_rate = 261 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 243711.046875 
