
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000261    0.541436 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015977    0.207303    0.763878    1.305314 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.207303    0.000138    1.305453 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005517    0.306138    0.228631    1.534084 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.306138    0.000108    1.534192 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004421    0.180747    0.151879    1.686072 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.180747    0.000086    1.686158 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.686158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000261    0.541436 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641436   clock uncertainty
                                  0.000000    0.641436   clock reconvergence pessimism
                                  0.118909    0.760346   library hold time
                                              0.760346   data required time
---------------------------------------------------------------------------------------------
                                              0.760346   data required time
                                             -1.686158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925812   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000378    0.542189 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014879    0.198200    0.756608    1.298796 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.198200    0.000188    1.298985 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005094    0.255233    0.209514    1.508499 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.255233    0.000053    1.508552 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004375    0.213701    0.184736    1.693289 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.213701    0.000050    1.693339 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.693339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000378    0.542189 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642189   clock uncertainty
                                  0.000000    0.642189   clock reconvergence pessimism
                                  0.112218    0.754406   library hold time
                                              0.754406   data required time
---------------------------------------------------------------------------------------------
                                              0.754406   data required time
                                             -1.693339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.938933   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000239    0.541414 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.029731    0.543285    1.119997    1.661412 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.543285    0.000334    1.661745 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004215    0.199697    0.130952    1.792697 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.199697    0.000081    1.792778 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.792778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000239    0.541414 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641414   clock uncertainty
                                  0.000000    0.641414   clock reconvergence pessimism
                                  0.114998    0.756412   library hold time
                                              0.756412   data required time
---------------------------------------------------------------------------------------------
                                              0.756412   data required time
                                             -1.792778   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036366   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095764    0.000163    0.541339 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025924    0.293696    0.826554    1.367892 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.293697    0.000346    1.368238 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005272    0.281665    0.289844    1.658082 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.281665    0.000100    1.658183 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003972    0.169099    0.143295    1.801478 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.169099    0.000075    1.801553 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.801553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095764    0.000163    0.541339 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641339   clock uncertainty
                                  0.000000    0.641339   clock reconvergence pessimism
                                  0.121313    0.762652   library hold time
                                              0.762652   data required time
---------------------------------------------------------------------------------------------
                                              0.762652   data required time
                                             -1.801553   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038901   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000365    0.542175 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.020729    0.248118    0.795012    1.337188 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.248118    0.000376    1.337564 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003896    0.154983    0.406460    1.744024 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.154983    0.000042    1.744066 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005676    0.136493    0.365126    2.109192 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.136493    0.000077    2.109269 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.109269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000365    0.542175 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642175   clock uncertainty
                                  0.000000    0.642175   clock reconvergence pessimism
                                  0.128153    0.770329   library hold time
                                              0.770329   data required time
---------------------------------------------------------------------------------------------
                                              0.770329   data required time
                                             -2.109269   data arrival time
---------------------------------------------------------------------------------------------
                                              1.338941   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000315    0.541491 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005652    0.184180    0.884937    1.426428 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.184180    0.000067    1.426495 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005847    0.164460    0.149194    1.575689 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.164460    0.000062    1.575751 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016019    0.432998    0.306470    1.882221 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.432998    0.000168    1.882389 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004749    0.184694    0.129188    2.011576 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.184694    0.000094    2.011671 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005468    0.121871    0.289804    2.301475 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.121871    0.000111    2.301586 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.301586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000350    0.542160 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642160   clock uncertainty
                                  0.000000    0.642160   clock reconvergence pessimism
                                  0.131190    0.773350   library hold time
                                              0.773350   data required time
---------------------------------------------------------------------------------------------
                                              0.773350   data required time
                                             -2.301586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.528236   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404104    0.001106    5.485454 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.485454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000350    0.542160 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642160   clock uncertainty
                                  0.000000    0.642160   clock reconvergence pessimism
                                  0.367833    1.009993   library removal time
                                              1.009993   data required time
---------------------------------------------------------------------------------------------
                                              1.009993   data required time
                                             -5.485454   data arrival time
---------------------------------------------------------------------------------------------
                                              4.475461   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404106    0.001201    5.485549 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.485549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000365    0.542175 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642175   clock uncertainty
                                  0.000000    0.642175   clock reconvergence pessimism
                                  0.367833    1.010009   library removal time
                                              1.010009   data required time
---------------------------------------------------------------------------------------------
                                              1.010009   data required time
                                             -5.485549   data arrival time
---------------------------------------------------------------------------------------------
                                              4.475540   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404123    0.001932    5.486280 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113234    0.000603    0.309126 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.028301    0.096336    0.232684    0.541810 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096336    0.000378    0.542189 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.642189   clock uncertainty
                                  0.000000    0.642189   clock reconvergence pessimism
                                  0.367835    1.010023   library removal time
                                              1.010023   data required time
---------------------------------------------------------------------------------------------
                                              1.010023   data required time
                                             -5.486280   data arrival time
---------------------------------------------------------------------------------------------
                                              4.476257   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404106    0.001173    5.485521 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.485521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000261    0.541436 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641436   clock uncertainty
                                  0.000000    0.641436   clock reconvergence pessimism
                                  0.367746    1.009182   library removal time
                                              1.009182   data required time
---------------------------------------------------------------------------------------------
                                              1.009182   data required time
                                             -5.485521   data arrival time
---------------------------------------------------------------------------------------------
                                              4.476339   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404126    0.002050    5.486399 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000296    0.541472 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641472   clock uncertainty
                                  0.000000    0.641472   clock reconvergence pessimism
                                  0.367748    1.009220   library removal time
                                              1.009220   data required time
---------------------------------------------------------------------------------------------
                                              1.009220   data required time
                                             -5.486399   data arrival time
---------------------------------------------------------------------------------------------
                                              4.477179   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404127    0.002074    5.486423 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000315    0.541491 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641491   clock uncertainty
                                  0.000000    0.641491   clock reconvergence pessimism
                                  0.367748    1.009239   library removal time
                                              1.009239   data required time
---------------------------------------------------------------------------------------------
                                              1.009239   data required time
                                             -5.486423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.477184   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404126    0.002036    5.486384 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095764    0.000192    0.541367 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641367   clock uncertainty
                                  0.000000    0.641367   clock reconvergence pessimism
                                  0.367748    1.009115   library removal time
                                              1.009115   data required time
---------------------------------------------------------------------------------------------
                                              1.009115   data required time
                                             -5.486384   data arrival time
---------------------------------------------------------------------------------------------
                                              4.477269   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404128    0.002117    5.486465 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095764    0.000163    0.541339 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641339   clock uncertainty
                                  0.000000    0.641339   clock reconvergence pessimism
                                  0.367748    1.009086   library removal time
                                              1.009086   data required time
---------------------------------------------------------------------------------------------
                                              1.009086   data required time
                                             -5.486465   data arrival time
---------------------------------------------------------------------------------------------
                                              4.477378   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004539    0.122313    0.044970    4.044970 ^ rst_n (in)
                                                         rst_n (net)
                      0.122313    0.000000    4.044970 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033341    0.579253    0.475282    4.520252 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.579253    0.000493    4.520745 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.054046    0.469314    0.450195    4.970940 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.469327    0.001374    4.972314 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090999    0.404093    0.512034    5.484348 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.404131    0.002240    5.486588 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.486588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023712    0.130595    0.059365    0.059365 ^ clk (in)
                                                         clk (net)
                      0.130596    0.000000    0.059365 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047879    0.113233    0.249158    0.308523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113233    0.000383    0.308906 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027636    0.095764    0.232269    0.541175 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.095765    0.000239    0.541414 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.641414   clock uncertainty
                                  0.000000    0.641414   clock reconvergence pessimism
                                  0.367748    1.009162   library removal time
                                              1.009162   data required time
---------------------------------------------------------------------------------------------
                                              1.009162   data required time
                                             -5.486588   data arrival time
---------------------------------------------------------------------------------------------
                                              4.477426   slack (MET)



