*********************************************************************************
Commit: 2c5450dae6f66faffc14282aade1999c26cf9b3f 
*********************************************************************************

[SiliconPkg]

  Revert of Removal of mrIndexMR36 and MR36
  
  This removal of MR36 was added as part of MRC version 2.4
  This was causing boot failure in LP5.
  
  Hsd-es-id: 16013306592
  Change-Id: Ic00cd348865f0cc119b32a6f366f1d32e22189bc
  Original commit hash: dee9bdd3d0997ea265d3dea7d190491b593203bc
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 50b1d6bfa4df2598e054be8a48461402ddf4e6a5 
*********************************************************************************

[BoardPkg]

  AlderlakeBoardPkg/BoardInit: Revert Removing the GPIO programming of CLK OEB
  
  This reverts commit 2838379865e66d0cd2e8d370500e52ce339c8db2.
  
  Hsd-es-id: 1509170265
  Change-Id: Ied1db32c00e1a9acbc59444c8e3ee858e0ede99c
  Original commit hash: 57af8b2176055631eeee3c5aacfd4891e6131623
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d1b9c69b2edf26886e8fbb365904a6291978bc79 
*********************************************************************************

[PlatformPkg]

  [ADL-M] HS-PHY FW download is restricted for fused off CPU PCIe ports.
  
  Hsd-es-id: 16013276886
  Change-Id: Ice0fdfa3c86361e6c2833d5fcd57533dd7b517a8
  Original commit hash: 80444de71330dc0f7e1f4d0f601bdd42cc5fa6a2
  
  AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
  AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.inf
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: d169ddaf55cd28e7ac4830610b4c259fb688a6f3 
*********************************************************************************

[SiliconPkg]

  [ADL-S][Automation][DDR4][DDR5]:SUT is getting CAT ERROR while performing (Warm Reboot, S3, S4, S5 ) cycles with AlderLake_Daily2192_00_22 BIOS Build
  
  Revert "PS Cutoff is programmed when it is set to 0  - When PS Cutoff is 0, BIOS should skip the mailbox update for PS Cutoff."
  This reverts commit 275125a029f5893bae94edbec33c3b13d060feca.
  
  Hsd-es-id: 16013273639
  Change-Id: Idfab1ac6686c9d177d69ea3b8c026d41a2a1b63a
  Original commit hash: 5d46b81a25e4b72e929e93a0d5439083a4f04290
  
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 49623595466574f6768e1f75eeddb1ed54514603 
*********************************************************************************

[SiliconPkg]

  IFWI[ADL-P] [Q0]: CPU Stepping is showing as <null string> in BIOS page
  - Updated for ADL P Q0 and ADL C Step
  
  Hsd-es-id: 16013243151
  Change-Id: I4f557fcfd8aeeea73e67ab1bc2eda1140578ce36
  Original commit hash: 33a920ac1e142d3c9c03ec3e4709a0e3e3b4d990
  
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 7ffbf90529197f9efa329f055bcdd71dd8da2e6f 
*********************************************************************************

[SiliconPkg]

  [ADL] Add support for CSE Lite SKU to set CSE SKU Type correctly in FSP Version Info (FVI) HOB
  
  Added SKU type (lite) to support chrome platforms
  
  Hsd-es-id: 22012223054
  Change-Id: I9023e1d59b48da2bda49aa3a48f35893e0a7f9b6
  Original commit hash: 27c2961b41d209e033fcf572fb72c54b557904fe
  
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/Include/SiFvi.h
  ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: be7e8c8715fc67652da3c35909452db37459a8e0 
*********************************************************************************

[BoardPkg]

  ClientOneSiliconPkg: Enable IOTG embedded build
  
  Modify necessary flash layout for embedded build that includes
  TCC and TSN binaries. Also add necessary changes for FUSA and
  policy code in order for embedded build to be successful.
  
  Hsd-es-id: 1509151828
  Change-Id: I244708cdb598c7c88b5bf79cf3e0805686553eca
  Original commit hash: 73d9357b2a4bdde710bd6c9c292b4764f26d15de
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC
*********************************************************************************
Commit: 34006098a7f0f229c1169d4a5ef107c736bcac33 
*********************************************************************************

[SiliconPkg]

  [ise][22013086646][ADL-S | DDR5][Enable static RxDfe for C0/K0]
  
  Enable Static RxDfe at 3200 and above on C0/K0 and later steps.
  
  Additional changes:
  - GetMinRequiredEyeWidth: set MinWidth = 1 at 4000 and above
  - DDR5 CATM coarse: reduce the sweep range, calculate start/end according to the CTL PI values.
  - DDR5 CATM coarse: reduce the sweep step: from 12 to 6 ticks up to 3600, and 2 ticks above 3600.
  
  Hsd-es-id: 22013086646
  Change-Id: Iad58f5fa97cdd50c8aa1ae91185b76482c93fed5
  Original commit hash: 14aaf52d86dc66773d692174332d5c9167a86812
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 8b66b48288a998a8142e8875ce6d1d132a756ac5 
*********************************************************************************

[SiliconPkg]

  [NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]
  
  Revert dis_opp_ref change from MRC 0.0.1.244
  
  Hsd-es-id: N/A
  Change-Id: I95aaf35a6cc8186433fad64e416b9d803446fe9c
  Original commit hash: c042ae47bea5cf0da5247c4909b47f53d8e207c4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 48f3c5f102c938c38001fa08b46dedf50163be03 
*********************************************************************************

[SiliconPkg]

  Revert "[NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]"
  
  This reverts commit 88cb98e3cb163f42bdef020f603cec9c86b91efb.
  
  Mon May 10 16:58:29 2021 +0530
  Original commit hash: f3458c24f9ee10d2f4b2c740d1db82514ca2f17e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b83acff74489bb2158fa515d85e27a1312a34dd6 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "[bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling""
  
  This reverts commit 713a264b7026705619cecfc51b29f7ad2f970f23.
  
  Mon May 10 16:58:22 2021 +0530
  Original commit hash: 152361fe32b60c40b623054d6d2be6eb7985e8aa
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 40aca4dd7cdf2c6ef9e8aa3537f6cb6d5813904c 
*********************************************************************************

[SiliconPkg]

  Revert "[bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling"
  
  This reverts commit 756376f813e5990ded2b08564873ab21feec1354.
  
  Hsd-es-id: 16012944466
  Original commit hash: 713a264b7026705619cecfc51b29f7ad2f970f23
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 095bb0bd642f05a9aeb7baa316a9b0225b439098 
*********************************************************************************

[SiliconPkg]

  [NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]
  
  Revert dis_opp_ref change from MRC 0.0.1.244
  
  Hsd-es-id: N/A
  Change-Id: I95aaf35a6cc8186433fad64e416b9d803446fe9c
  Original commit hash: 88cb98e3cb163f42bdef020f603cec9c86b91efb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 22c878d34977536757f1002eb7c4b9745a65e1c0 
*********************************************************************************

[SiliconPkg]

  [bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling
  
  [Issue/Feature Description]
  With LpFreqSwitch enabled, LowFreq (1067G1 for Lp4, 2200G2 for Lp5)
  is being used during Jedec reset and ECT. But the MC calibration status
  is still being kept as HighFreq. Save/Restore for BwSel/Cben calibration
  results during frequency switching is not enough on all switching case,
  especially for switching between G4 and G1.
  
  [Resolution]
  1) Trigger MrcPhyInitSeq1, which includes most of calibration steps based
  on LowFreq, before normal calibration flow for HighFreq.
  2) Save calibration values in MrcSaveData, both for LowFreq and HighFreq.
  And restore those values back during frequency switching followed.
  3) During restoring stage, program freq/gear related registers first, then
  register values restoring followed.
  4) Change lp4 safe ccc pi from 32 to 0, being used in LowFreq.
  
  [Impacted Platform]
  ADL-P/M
  
  Hsd-es-id: 16012944466
  Change-Id: I50167e0944e1ed0d25e0052e6db1953f6e9463c1
  Original commit hash: 756376f813e5990ded2b08564873ab21feec1354
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a547cd4c34e8f04e8174e0bad919108012f7974b 
*********************************************************************************

[SiliconPkg]

  [ise][1509144743][ADL]Differential DQS Alignment update for Q0 and G0
  
  Update stepping checks in Differential DCC routine:
  - RunDiffClkDcc: TcoInitValue should be 0xF for A0/B0/J0 only, and should be 0x1F for other steppings.
  - SetDiffDccDqsCodes: dqstx_cmn_txdqsprnfdelay / dqstx_cmn_txdqspfnrdelay should only be used on A0/B0/J0.
  - AdjustTcoCodesForAlign: use max code of 0x1F for Q0/G0
  - RunAllDiffDcc: re-enable DQS step for C0, remove G0 3200 check.
  
  Hsd-es-id: 1509144743
  Change-Id: Id840d531c349736fa3a59f57dd9edb8a3d1b9575
  Original commit hash: 61ecd2bd02f10ba400a368085ddde54b4ccf886a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: eeebd423b2841b7bc8b221dd43ebb7b21f11157a 
*********************************************************************************

[SiliconPkg]

  [ADL]-DMI ASPM should be enabled in Link Control at end of DMI programming flow (definitely after reaching max Target Link Speed)
  -- Link Retrain in gen1 for CPU DMI to support NFTS Programming.
  -- Enabling DMI ASPM after link train to Gen3
  
  Hsd-es-id: 16013204831
  Change-Id: I67b509b62f911cc9be17ce83859cd37cf26c68f2
  Original commit hash: e1c7ef3e0e8059159d49d3cb6109669fc2a3c5f7
  
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 865ae80aed60a326442bda2c96047d98bca65cdd 
*********************************************************************************

[PlatformPkg]

  [ADL-S HW + RPL-S BIOS ][BIOS][DDR5][DDR4]: SUT not booting and hanged at PC 1095 after enabled UART2 controller with Debug BIOS.
  
  Changes : Setup Option change
  Release BIOS - Disable/Enable/Communication port (COM)
  Debug BIOS   - for Debug only/Communication port (COM)
  
  Hsd-es-id: 16013117002
  Change-Id: I809a78e24acdc50311db9d0d0ca584f86fe428a0
  Original commit hash: 0df05fb542cb032e73e74918a1cf09c990df89ee
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: a351143828223ae46ab310b25e04cf5f4a31c7c1 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL-P/M]: EC falling back to POE after G3 exit with setting as Legacy PECI.
  
  Send EC command to set PECI mode at PEI phase to avoid EC falling back to POE.
  
  Hsd-es-id: 16013230466
  Change-Id: If388c33eb249adba924f922cc726f156e0b09647
  Original commit hash: b9b6784edea4232d43c522778486e7327f80b630
  
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/EcSetup.c
  AlderLakePlatSamplePkg/Setup/Setup.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: df789ba3d9572d0e7f7eb72d54961977b36c2770 
*********************************************************************************

[SiliconPkg]

  [Security] Storage Redirection and KVM Feature Selection BIOS knob is not getting disabled
  
  Issue: 1. If user keeps booting to setup, ReadyToBoot event is not signaled, the "MebxData" variable is not created.
  2. If user types defaul MEBx password then leaves MEBx, user can enter MEBx without any password.
  Solution: 1. Create "MebxData" variable once redirection setting is changed.
  2. Add a new condition to check HeciIsMebxPasswordModified to decide whether to show everything or login page.
  
  Hsd-es-id: 16013211057
  Change-Id: I07f6b4b74e5e6f4c7e0643cb175b088fbf2407b9
  Original commit hash: 0bbf72c0a0c5c65ebe1ab31b37cc6992afffcbb2
  
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 05ef1839c8954459630611bf3f131c66ed3d4bd7 
*********************************************************************************

[BoardPkg], [ASL]

  AlderLakeBoardPkg: Update DSDT for \_SB.PC00.SAT0
  
  1) Add SATA _DSM for PCH SATA controller to support individual port
  level D3Cold with OEMx AHCI driver (StorAHCI.sys)
  2) Add SataPuis support on PRT6 and PRT7
  
  Hsd-es-id: 22013007916
  Change-Id: I82d326badcee8ff7336dbeabc946a2cca674c19b
  Original commit hash: c669b42ae21a0e47249c7582885ee7607d7456f1
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 9ed51d6e6bac5ada678ef62e9fd81e999dcb772d 
*********************************************************************************

[PlatformPkg], [CPU]

  [ADL]: BIOS update the PROCHOT values by default
  
  Cherry-pick from MTL Change-Id: I57b3d0e34e7f73e22db30c1fd9f71338d2d10a88
  
  ROCHOT control has 4 bits exposed in POWER_CTL MSR. These are already exposed in BIOS menu to the OEM.
  To change the default values in BIOS to the following:
  PROCHOT_RESPONSE = 1 // PROCHOT triggers transition to min frequency
  PROCHOT_LOCK = 1     // prevent future writes to these 3 bits.
  
  Hsd-es-id: 16013204849
  Change-Id: Ia056f4665be299c42c688f90406bb693a2ba61dd
  Original commit hash: 459434f617ef933c26fdcdab843853e0aa895ac6
  
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 4278c7c09fe9ed9cd82426853cfc9f5cf15d2122 
*********************************************************************************

[BoardPkg]

  Revert "[ADL] Uncommenting setup option code and adding Castrocove
  driver in fdf."
  
  To fix ASSERT[CastroCovePmicNvm] in PmcLib
  
  This reverts commit 35a3e199cf6ede0e77f20c4dd7c1c13f730c3aab
  
  Hsd-es-id: 16013118231
  Change-Id: Icc9311b3d57a76dcdf69cc432f605132face7714
  Original commit hash: f8e10d2b2835de9207f9c84bc8275a09f97871d9
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: fad0add609715b393c7340dad057048c27213c18 
*********************************************************************************

[SiliconPkg]

  Update NFTS and L0s exit Latency
  
  Hsd-es-id: 22012646718
  Change-Id: I43315f02b2e900e31f8fda28f26a6d81ce1426c4
  Original commit hash: 3709d443bb0742c469015299082933c424a32823
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 68b2ecfa904e7a123a60cb22f7898579afbd7859 
*********************************************************************************

[SiliconPkg]

  [ise][22012997849][ADL-S | DDR4 DDR5][Update Global/Local Vsshi bypass settings for C0]
  
  Update the following phy init settings for C0/K0 and beyond:
  
  - GlobalVsshiBypass = 0
  - Ddr5HpMode = 0
  - This will enable EnNBiasBoost / TxPdnUseVcciog on DDR5, and disable LocalVsshiBypass on DDR5.
  
  Hsd-es-id: 22012997849
  Change-Id: Ia51266e40aa8cf9b91f4d5fb5131031e49242694
  Original commit hash: 9ba7668fa954660ab7c38764743a19f2d0334ad6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: c27e344647f2ce092dce8adf4fb74abf773b4389 
*********************************************************************************

[BoardPkg]

  SyncScript: Revert override commits.
  
  Thu Apr 29 22:43:31 2021 -0700
  Original commit hash: 8ffec461d1cdefe0b0bdeb8a2e32c74c5cd7ed54
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: a7482457686715df7c218fa0e6b961c6be99f1d5 
*********************************************************************************

[BoardPkg]

  Revert "[ADL] Uncommenting setup option code and adding Castrocove
  driver in fdf."
  
  To fix ASSERT[CastroCovePmicNvm] in PmcLib
  
  This reverts commit 35a3e199cf6ede0e77f20c4dd7c1c13f730c3aab
  
  Hsd-es-id: 16013118231
  Change-Id: Icc9311b3d57a76dcdf69cc432f605132face7714
  Original commit hash: 0d6e08bddf48f041a1db58f8f79d74c6487f52f4
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 26 suspect commits for review 

Warnings Found:
  Commit: 2c5450d    --Commit Message Contains Key Word: revert
  Commit: 50b1d6b    --Commit Message Contains Key Word: revert
  Commit: d1b9c69    --Commit Message Contains Key Word: restricted
  Commit: d1b9c69    --Commit Message Contains Key Word: fuse
  Commit: d169dda    --Commit Message Contains Key Word: revert
  Commit: 4962359    --Commit Message Contains Key Word: step
  Commit: 4962359    --Commit Message Contains Key Word: stepping
  Commit: 7ffbf90    --Commit Message Contains Key Word: sku
  Commit: be7e8c8    --Commit Message Contains Oem: NEC
  Commit: 3400609    --Commit Message Contains Key Word: step
  Commit: 8b66b48    --Commit Message Contains Key Word: revert
  Commit: 48f3c5f    --Commit Message Contains Key Word: revert
  Commit: b83acff    --Commit Message Contains Key Word: revert
  Commit: 40aca4d    --Commit Message Contains Key Word: revert
  Commit: 095bb0b    --Commit Message Contains Key Word: revert
  Commit: 22c878d    --Commit Message Contains Key Word: step
  Commit: a547cd4    --Commit Message Contains Key Word: step
  Commit: a547cd4    --Commit Message Contains Key Word: stepping
  Commit: eeebd42    --Commit Message Contains Oem: FTS
  Commit: 865ae80    --Commit Message Contains Key Word: HW
  Commit: a351143    --Commit Message Contains Oem: ecs
  Commit: df789ba    --Commit Message Contains Key Word: security
  Commit: 05ef183    --Commit Message Contains Key Word: prt
  Commit: 9ed51d6    --Commit Message Contains Key Word: future
  Commit: 4278c7c    --Commit Message Contains Key Word: revert
  Commit: fad0add    --Commit Message Contains Oem: FTS
  Commit: 68b2ecf    --Commit Message Contains Key Word: bypass
  Commit: c27e344    --Commit Message Contains Key Word: revert
  Commit: a748245    --Commit Message Contains Key Word: revert
