{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2577",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "Args": {
    "input_5": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["57"],
        "interfaceRef": "input_5_V"
      }
    },
    "layer6_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["1"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "120",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w912_d2_A.vhd",
      "impl\/vhdl\/fill_buffer.vhd",
      "impl\/vhdl\/fill_buffer_1.vhd",
      "impl\/vhdl\/klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_exp_table1.vhd",
      "impl\/vhdl\/myproject_entry120.vhd",
      "impl\/vhdl\/myproject_mul_mul_7ns_16s_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_11ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_11s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_16s_26_1_1.vhd",
      "impl\/vhdl\/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s.vhd",
      "impl\/vhdl\/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0.vhd",
      "impl\/vhdl\/start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w912_d2_A.v",
      "impl\/verilog\/fill_buffer.v",
      "impl\/verilog\/fill_buffer_1.v",
      "impl\/verilog\/klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_exp_table1.v",
      "impl\/verilog\/klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_exp_table1_rom.dat",
      "impl\/verilog\/myproject_entry120.v",
      "impl\/verilog\/myproject_mul_mul_7ns_16s_23_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_11ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_11s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_16s_26_1_1.v",
      "impl\/verilog\/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s.v",
      "impl\/verilog\/pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0.v",
      "impl\/verilog\/start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/aelabd\/RHEED\/crop_classify\/custom_hls_layer\/test_conversions\/hls4mlprj_kl_layer\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/aelabd\/RHEED\/crop_classify\/custom_hls_layer\/test_conversions\/hls4mlprj_kl_layer\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/aelabd\/RHEED\/crop_classify\/custom_hls_layer\/test_conversions\/hls4mlprj_kl_layer\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "input_5_V": {
      "type": "data",
      "dir": "in",
      "width": "912",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16",
          "Bits": "912"
        }},
      "bundle_name": "input_5_V",
      "bundle_role": "default"
    },
    "layer6_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer6_out_0_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "input_5_V": {
      "dir": "in",
      "width": "912"
    },
    "input_5_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer6_out_0_V": {
      "dir": "out",
      "width": "16"
    },
    "layer6_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s",
          "InstanceName": "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0",
          "Instances": [{
              "ModuleName": "fill_buffer",
              "InstanceName": "grp_fill_buffer_fu_259"
            }]
        },
        {
          "ModuleName": "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s",
          "InstanceName": "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0",
          "Instances": [{
              "ModuleName": "fill_buffer_1",
              "InstanceName": "grp_fill_buffer_1_fu_255"
            }]
        },
        {
          "ModuleName": "klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s",
          "InstanceName": "klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0"
        },
        {
          "ModuleName": "myproject_entry120",
          "InstanceName": "myproject_entry120_U0"
        }
      ]
    },
    "Info": {
      "myproject_entry120": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "fill_buffer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fill_buffer_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "myproject_entry120": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "LUT": "47",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "fill_buffer": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.263"
        },
        "Area": {
          "FF": "970",
          "LUT": "1660",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s": {
        "Latency": {
          "LatencyBest": "117",
          "LatencyAvg": "117",
          "LatencyWorst": "118",
          "PipelineII": "114",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.263"
        },
        "Loops": [{
            "Name": "PartitionLoop",
            "TripCount": "57",
            "Latency": "117",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "9",
          "FF": "4508",
          "LUT": "2550",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "fill_buffer_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.263"
        },
        "Area": {
          "FF": "970",
          "LUT": "1660",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s": {
        "Latency": {
          "LatencyBest": "117",
          "LatencyAvg": "117",
          "LatencyWorst": "118",
          "PipelineII": "114",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.263"
        },
        "Loops": [{
            "Name": "PartitionLoop",
            "TripCount": "57",
            "Latency": "117",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "10",
          "FF": "4494",
          "LUT": "2525",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.858"
        },
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "20",
          "FF": "660",
          "LUT": "3119",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "120",
          "LatencyAvg": "120",
          "LatencyWorst": "121",
          "PipelineII": "114",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.263"
        },
        "Area": {
          "BRAM_18K": "112",
          "DSP48E": "39",
          "FF": "11737",
          "LUT": "11603",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-10 10:37:08 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
