# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Kalkulator/modifier.vhdl" \
"../../../../../Kalkulator/receiver.vhdl" \
"../../../../../Kalkulator/transmitter.vhdl" \
"../../../../../Kalkulator/tb.vhdl" \

# Do not sort compile order
nosort
