Classic Timing Analyzer report for LC3
Thu Jun 04 14:03:12 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                            ; To                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.099 ns                         ; RESET                                           ; Instruction_Fetch:instruction_fetch_inst|PC[15]             ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 31.691 ns                        ; Instruction_Fetch:instruction_fetch_inst|IR[15] ; NPZ[0]                                                      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.578 ns                        ; RESET                                           ; Instruction_Fetch:instruction_fetch_inst|PC[15]             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 42.78 MHz ( period = 23.375 ns ) ; Instruction_Fetch:instruction_fetch_inst|IR[15] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                 ;                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                           ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 42.78 MHz ( period = 23.375 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.711 ns               ;
; N/A                                     ; 42.79 MHz ( period = 23.370 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.706 ns               ;
; N/A                                     ; 42.98 MHz ( period = 23.265 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.581 ns               ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.476 ns               ;
; N/A                                     ; 43.27 MHz ( period = 23.111 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.447 ns               ;
; N/A                                     ; 43.28 MHz ( period = 23.106 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.442 ns               ;
; N/A                                     ; 43.45 MHz ( period = 23.015 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.343 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.010 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.338 ns               ;
; N/A                                     ; 43.48 MHz ( period = 23.001 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.317 ns               ;
; N/A                                     ; 43.50 MHz ( period = 22.989 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 22.317 ns               ;
; N/A                                     ; 43.51 MHz ( period = 22.984 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 22.312 ns               ;
; N/A                                     ; 43.66 MHz ( period = 22.905 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.213 ns               ;
; N/A                                     ; 43.66 MHz ( period = 22.904 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.232 ns               ;
; N/A                                     ; 43.67 MHz ( period = 22.899 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.227 ns               ;
; N/A                                     ; 43.67 MHz ( period = 22.899 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.227 ns               ;
; N/A                                     ; 43.68 MHz ( period = 22.894 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.222 ns               ;
; N/A                                     ; 43.70 MHz ( period = 22.885 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.213 ns               ;
; N/A                                     ; 43.71 MHz ( period = 22.880 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.208 ns               ;
; N/A                                     ; 43.71 MHz ( period = 22.879 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 22.187 ns               ;
; N/A                                     ; 43.71 MHz ( period = 22.876 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.212 ns               ;
; N/A                                     ; 43.87 MHz ( period = 22.794 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.102 ns               ;
; N/A                                     ; 43.88 MHz ( period = 22.789 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 22.097 ns               ;
; N/A                                     ; 43.90 MHz ( period = 22.780 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.108 ns               ;
; N/A                                     ; 43.91 MHz ( period = 22.775 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 22.083 ns               ;
; N/A                                     ; 43.92 MHz ( period = 22.767 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.103 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.762 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 22.098 ns               ;
; N/A                                     ; 43.95 MHz ( period = 22.754 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 22.082 ns               ;
; N/A                                     ; 44.11 MHz ( period = 22.669 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.997 ns               ;
; N/A                                     ; 44.12 MHz ( period = 22.664 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.992 ns               ;
; N/A                                     ; 44.14 MHz ( period = 22.657 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 21.973 ns               ;
; N/A                                     ; 44.15 MHz ( period = 22.650 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.978 ns               ;
; N/A                                     ; 44.18 MHz ( period = 22.634 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 21.970 ns               ;
; N/A                                     ; 44.32 MHz ( period = 22.564 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.323 ns               ;
; N/A                                     ; 44.37 MHz ( period = 22.536 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.864 ns               ;
; N/A                                     ; 44.38 MHz ( period = 22.532 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 21.868 ns               ;
; N/A                                     ; 44.38 MHz ( period = 22.531 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.859 ns               ;
; N/A                                     ; 44.45 MHz ( period = 22.498 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.834 ns               ;
; N/A                                     ; 44.46 MHz ( period = 22.493 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.829 ns               ;
; N/A                                     ; 44.48 MHz ( period = 22.483 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.242 ns               ;
; N/A                                     ; 44.52 MHz ( period = 22.461 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.797 ns               ;
; N/A                                     ; 44.53 MHz ( period = 22.456 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.792 ns               ;
; N/A                                     ; 44.59 MHz ( period = 22.426 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.734 ns               ;
; N/A                                     ; 44.67 MHz ( period = 22.388 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 44.70 MHz ( period = 22.370 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 44.74 MHz ( period = 22.351 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.667 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.301 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.629 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 22.059 ns               ;
; N/A                                     ; 44.87 MHz ( period = 22.285 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.621 ns               ;
; N/A                                     ; 44.88 MHz ( period = 22.280 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.616 ns               ;
; N/A                                     ; 44.90 MHz ( period = 22.274 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 44.92 MHz ( period = 22.263 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.599 ns               ;
; N/A                                     ; 44.95 MHz ( period = 22.248 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 21.576 ns               ;
; N/A                                     ; 44.99 MHz ( period = 22.226 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.562 ns               ;
; N/A                                     ; 45.01 MHz ( period = 22.219 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 21.978 ns               ;
; N/A                                     ; 45.04 MHz ( period = 22.204 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.955 ns               ;
; N/A                                     ; 45.09 MHz ( period = 22.178 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 21.929 ns               ;
; N/A                                     ; 45.10 MHz ( period = 22.175 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 45.12 MHz ( period = 22.163 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 45.13 MHz ( period = 22.158 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.486 ns               ;
; N/A                                     ; 45.16 MHz ( period = 22.144 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.472 ns               ;
; N/A                                     ; 45.20 MHz ( period = 22.123 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.874 ns               ;
; N/A                                     ; 45.26 MHz ( period = 22.097 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 21.848 ns               ;
; N/A                                     ; 45.26 MHz ( period = 22.093 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 45.27 MHz ( period = 22.088 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.839 ns               ;
; N/A                                     ; 45.30 MHz ( period = 22.074 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.825 ns               ;
; N/A                                     ; 45.35 MHz ( period = 22.050 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.386 ns               ;
; N/A                                     ; 45.40 MHz ( period = 22.026 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 21.362 ns               ;
; N/A                                     ; 45.43 MHz ( period = 22.012 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.763 ns               ;
; N/A                                     ; 45.43 MHz ( period = 22.011 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.347 ns               ;
; N/A                                     ; 45.44 MHz ( period = 22.007 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 21.758 ns               ;
; N/A                                     ; 45.44 MHz ( period = 22.006 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.342 ns               ;
; N/A                                     ; 45.47 MHz ( period = 21.993 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 21.744 ns               ;
; N/A                                     ; 45.48 MHz ( period = 21.987 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 45.49 MHz ( period = 21.982 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 21.318 ns               ;
; N/A                                     ; 45.51 MHz ( period = 21.973 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 21.309 ns               ;
; N/A                                     ; 45.52 MHz ( period = 21.968 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 21.304 ns               ;
; N/A                                     ; 45.55 MHz ( period = 21.956 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 45.56 MHz ( period = 21.950 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.286 ns               ;
; N/A                                     ; 45.57 MHz ( period = 21.945 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.281 ns               ;
; N/A                                     ; 45.66 MHz ( period = 21.901 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.217 ns               ;
; N/A                                     ; 45.71 MHz ( period = 21.877 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 21.193 ns               ;
; N/A                                     ; 45.71 MHz ( period = 21.875 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 21.634 ns               ;
; N/A                                     ; 45.74 MHz ( period = 21.863 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 21.179 ns               ;
; N/A                                     ; 45.78 MHz ( period = 21.843 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.179 ns               ;
; N/A                                     ; 45.79 MHz ( period = 21.840 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.156 ns               ;
; N/A                                     ; 45.79 MHz ( period = 21.838 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.174 ns               ;
; N/A                                     ; 45.88 MHz ( period = 21.795 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.123 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.791 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.127 ns               ;
; N/A                                     ; 45.90 MHz ( period = 21.786 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.122 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.776 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.112 ns               ;
; N/A                                     ; 45.96 MHz ( period = 21.757 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.093 ns               ;
; N/A                                     ; 45.97 MHz ( period = 21.752 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 21.088 ns               ;
; N/A                                     ; 46.00 MHz ( period = 21.738 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 21.074 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.733 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 21.049 ns               ;
; N/A                                     ; 46.03 MHz ( period = 21.725 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.476 ns               ;
; N/A                                     ; 46.04 MHz ( period = 21.720 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.056 ns               ;
; N/A                                     ; 46.05 MHz ( period = 21.715 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 21.051 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.710 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 21.046 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.705 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 21.041 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.687 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.446 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.681 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.997 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.650 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.409 ns               ;
; N/A                                     ; 46.20 MHz ( period = 21.644 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 21.395 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.608 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.944 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.916 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 20.916 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.569 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.556 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.892 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.544 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 20.880 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.475 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 20.811 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.474 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.233 ns               ;
; N/A                                     ; 46.74 MHz ( period = 21.393 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 21.152 ns               ;
; N/A                                     ; 46.74 MHz ( period = 21.393 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.729 ns               ;
; N/A                                     ; 46.76 MHz ( period = 21.388 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.724 ns               ;
; N/A                                     ; 46.80 MHz ( period = 21.366 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.702 ns               ;
; N/A                                     ; 46.81 MHz ( period = 21.361 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.697 ns               ;
; N/A                                     ; 46.87 MHz ( period = 21.336 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.652 ns               ;
; N/A                                     ; 46.89 MHz ( period = 21.326 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.642 ns               ;
; N/A                                     ; 46.89 MHz ( period = 21.325 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[12]             ; CLK        ; CLK      ; None                        ; None                      ; 20.661 ns               ;
; N/A                                     ; 46.90 MHz ( period = 21.320 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[12]             ; CLK        ; CLK      ; None                        ; None                      ; 20.656 ns               ;
; N/A                                     ; 46.99 MHz ( period = 21.283 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.599 ns               ;
; N/A                                     ; 47.01 MHz ( period = 21.270 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.606 ns               ;
; N/A                                     ; 47.05 MHz ( period = 21.256 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.572 ns               ;
; N/A                                     ; 47.07 MHz ( period = 21.246 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 20.582 ns               ;
; N/A                                     ; 47.08 MHz ( period = 21.240 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 20.548 ns               ;
; N/A                                     ; 47.10 MHz ( period = 21.232 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 20.568 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.215 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Instruction_Fetch:instruction_fetch_inst|PC[12]             ; CLK        ; CLK      ; None                        ; None                      ; 20.531 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 20.522 ns               ;
; N/A                                     ; 47.15 MHz ( period = 21.209 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.545 ns               ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.959 ns               ;
; N/A                                     ; 47.19 MHz ( period = 21.193 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 20.492 ns               ;
; N/A                                     ; 47.20 MHz ( period = 21.188 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 20.487 ns               ;
; N/A                                     ; 47.22 MHz ( period = 21.176 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 20.935 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.162 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 20.921 ns               ;
; N/A                                     ; 47.26 MHz ( period = 21.158 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.494 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.139 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.898 ns               ;
; N/A                                     ; 47.32 MHz ( period = 21.131 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 20.467 ns               ;
; N/A                                     ; 47.33 MHz ( period = 21.129 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 20.437 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.124 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 47.35 MHz ( period = 21.119 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.878 ns               ;
; N/A                                     ; 47.37 MHz ( period = 21.111 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 20.419 ns               ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 20.418 ns               ;
; N/A                                     ; 47.39 MHz ( period = 21.102 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.438 ns               ;
; N/A                                     ; 47.40 MHz ( period = 21.095 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[15]  ; CLK        ; CLK      ; None                        ; None                      ; 20.854 ns               ;
; N/A                                     ; 47.42 MHz ( period = 21.090 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[12]             ; CLK        ; CLK      ; None                        ; None                      ; 20.426 ns               ;
; N/A                                     ; 47.43 MHz ( period = 21.085 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 20.393 ns               ;
; N/A                                     ; 47.43 MHz ( period = 21.083 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 20.362 ns               ;
; N/A                                     ; 47.44 MHz ( period = 21.081 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[11]  ; CLK        ; CLK      ; None                        ; None                      ; 20.840 ns               ;
; N/A                                     ; 47.48 MHz ( period = 21.062 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.378 ns               ;
; N/A                                     ; 47.49 MHz ( period = 21.058 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[11] ; CLK        ; CLK      ; None                        ; None                      ; 20.817 ns               ;
; N/A                                     ; 47.50 MHz ( period = 21.052 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.828 ns               ;
; N/A                                     ; 47.51 MHz ( period = 21.050 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.386 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.039 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[14]             ; CLK        ; CLK      ; None                        ; None                      ; 20.375 ns               ;
; N/A                                     ; 47.54 MHz ( period = 21.034 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[14]             ; CLK        ; CLK      ; None                        ; None                      ; 20.370 ns               ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.791 ns               ;
; N/A                                     ; 47.64 MHz ( period = 20.992 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 20.308 ns               ;
; N/A                                     ; 47.65 MHz ( period = 20.986 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.302 ns               ;
; N/A                                     ; 47.66 MHz ( period = 20.981 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 20.289 ns               ;
; N/A                                     ; 47.66 MHz ( period = 20.980 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.739 ns               ;
; N/A                                     ; 47.69 MHz ( period = 20.969 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 20.305 ns               ;
; N/A                                     ; 47.71 MHz ( period = 20.958 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 20.257 ns               ;
; N/A                                     ; 47.73 MHz ( period = 20.951 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS1_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.710 ns               ;
; N/A                                     ; 47.78 MHz ( period = 20.929 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Instruction_Fetch:instruction_fetch_inst|PC[14]             ; CLK        ; CLK      ; None                        ; None                      ; 20.245 ns               ;
; N/A                                     ; 47.85 MHz ( period = 20.899 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RS2_DATA[10] ; CLK        ; CLK      ; None                        ; None                      ; 20.658 ns               ;
; N/A                                     ; 47.85 MHz ( period = 20.899 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 20.658 ns               ;
; N/A                                     ; 47.89 MHz ( period = 20.882 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[3]   ; CLK        ; CLK      ; None                        ; None                      ; 20.218 ns               ;
; N/A                                     ; 47.90 MHz ( period = 20.877 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[3]   ; CLK        ; CLK      ; None                        ; None                      ; 20.213 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.855 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS1_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 20.163 ns               ;
; N/A                                     ; 47.96 MHz ( period = 20.850 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[12] ; CLK        ; CLK      ; None                        ; None                      ; 20.158 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.833 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[9]              ; CLK        ; CLK      ; None                        ; None                      ; 20.169 ns               ;
; N/A                                     ; 48.01 MHz ( period = 20.828 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[9]              ; CLK        ; CLK      ; None                        ; None                      ; 20.164 ns               ;
; N/A                                     ; 48.03 MHz ( period = 20.822 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[8]   ; CLK        ; CLK      ; None                        ; None                      ; 20.158 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.818 ns )                    ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Registers:registers_inst|register_file:regfile|RD_DATA[10]  ; CLK        ; CLK      ; None                        ; None                      ; 20.577 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.817 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[8]   ; CLK        ; CLK      ; None                        ; None                      ; 20.153 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.804 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Instruction_Fetch:instruction_fetch_inst|PC[14]             ; CLK        ; CLK      ; None                        ; None                      ; 20.140 ns               ;
; N/A                                     ; 48.07 MHz ( period = 20.804 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 20.140 ns               ;
; N/A                                     ; 48.08 MHz ( period = 20.799 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 20.135 ns               ;
; N/A                                     ; 48.10 MHz ( period = 20.788 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.564 ns               ;
; N/A                                     ; 48.13 MHz ( period = 20.776 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R1[14]       ; CLK        ; CLK      ; None                        ; None                      ; 20.112 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.773 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R3[14]       ; CLK        ; CLK      ; None                        ; None                      ; 20.109 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.772 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[3]   ; CLK        ; CLK      ; None                        ; None                      ; 20.088 ns               ;
; N/A                                     ; 48.14 MHz ( period = 20.771 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R1[14]       ; CLK        ; CLK      ; None                        ; None                      ; 20.107 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.768 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|R3[14]       ; CLK        ; CLK      ; None                        ; None                      ; 20.104 ns               ;
; N/A                                     ; 48.17 MHz ( period = 20.761 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[12]  ; CLK        ; CLK      ; None                        ; None                      ; 20.069 ns               ;
; N/A                                     ; 48.26 MHz ( period = 20.723 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Instruction_Fetch:instruction_fetch_inst|PC[9]              ; CLK        ; CLK      ; None                        ; None                      ; 20.039 ns               ;
; N/A                                     ; 48.26 MHz ( period = 20.723 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[13]  ; CLK        ; CLK      ; None                        ; None                      ; 20.039 ns               ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[14] ; CLK        ; CLK      ; None                        ; None                      ; 20.038 ns               ;
; N/A                                     ; 48.27 MHz ( period = 20.718 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[14]  ; CLK        ; CLK      ; None                        ; None                      ; 20.034 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.712 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[8]   ; CLK        ; CLK      ; None                        ; None                      ; 20.028 ns               ;
; N/A                                     ; 48.32 MHz ( period = 20.694 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|RD_DATA[4]   ; CLK        ; CLK      ; None                        ; None                      ; 20.010 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]  ; CLK        ; CLK      ; None                        ; None                      ; 20.460 ns               ;
; N/A                                     ; 48.34 MHz ( period = 20.686 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Registers:registers_inst|register_file:regfile|RS2_DATA[13] ; CLK        ; CLK      ; None                        ; None                      ; 20.002 ns               ;
; N/A                                     ; 48.39 MHz ( period = 20.666 ns )                    ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Registers:registers_inst|register_file:regfile|RD_DATA[9]   ; CLK        ; CLK      ; None                        ; None                      ; 20.434 ns               ;
; N/A                                     ; 48.39 MHz ( period = 20.666 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R1[14]       ; CLK        ; CLK      ; None                        ; None                      ; 19.982 ns               ;
; N/A                                     ; 48.39 MHz ( period = 20.665 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 19.993 ns               ;
; N/A                                     ; 48.40 MHz ( period = 20.663 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Registers:registers_inst|register_file:regfile|R3[14]       ; CLK        ; CLK      ; None                        ; None                      ; 19.979 ns               ;
; N/A                                     ; 48.40 MHz ( period = 20.660 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]  ; CLK        ; CLK      ; None                        ; None                      ; 19.988 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Registers:registers_inst|register_file:regfile|RS1_DATA[15] ; CLK        ; CLK      ; None                        ; None                      ; 19.988 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Registers:registers_inst|register_file:regfile|R5[12]       ; CLK        ; CLK      ; None                        ; None                      ; 19.980 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                ;                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                              ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[8]  ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[9]  ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[10] ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[11] ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[12] ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[13] ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[14] ; CLK      ;
; N/A   ; None         ; 8.099 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[15] ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[0]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[1]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[2]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[3]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[4]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[5]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[6]  ; CLK      ;
; N/A   ; None         ; 7.287 ns   ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[7]  ; CLK      ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                           ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 31.691 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.691 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.686 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.686 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.581 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.581 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 31.456 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 31.456 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 30.950 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 30.950 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 30.880 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 30.880 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 30.799 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 30.799 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.916 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.916 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.642 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.642 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.368 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.368 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 29.302 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 29.302 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.762 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 28.762 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.744 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 28.744 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 28.325 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 28.325 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.852 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.852 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.797 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.797 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.659 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.659 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.336 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 27.331 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 27.226 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 27.133 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.133 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 27.101 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 27.073 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.073 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.867 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.862 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.757 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.723 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 26.718 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 26.684 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 26.679 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 26.632 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.613 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 26.595 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.574 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 26.525 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.522 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.522 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.488 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 26.449 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 26.444 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 26.126 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 26.056 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 25.982 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.975 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 25.943 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.912 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.893 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.893 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.873 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.831 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 25.792 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 25.719 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 25.714 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 25.679 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.674 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.617 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.617 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.609 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 25.569 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.561 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 25.484 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 25.444 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 25.424 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.424 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.296 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.296 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.287 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 25.159 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 25.154 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 25.092 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 25.049 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 25.037 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.037 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.013 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.989 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.989 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.978 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.948 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.947 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.938 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.924 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.909 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 24.908 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.868 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.827 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 24.819 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.818 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.787 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.635 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 24.621 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.616 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.544 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.511 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.478 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 24.418 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.403 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.400 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.389 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 24.386 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 24.361 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 24.357 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.357 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.348 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.334 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.295 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 24.267 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 24.232 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 24.165 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 24.105 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.105 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.013 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.966 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 23.944 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.938 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 23.920 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 23.880 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 23.867 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 23.856 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11]                                    ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 23.856 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[11]                                    ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.810 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 23.795 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.776 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.737 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 23.729 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 23.670 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.501 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 23.497 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 23.438 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 23.430 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 23.409 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 23.396 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.384 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[1]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 23.356 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.330 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 23.318 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 23.313 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[14]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 23.300 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 23.290 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.283 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 23.283 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[8]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.267 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.264 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 23.225 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10]                                    ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 23.225 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[10]                                    ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.220 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 23.220 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[9]                                     ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.208 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[5]                                                 ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 23.180 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 23.129 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.110 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[2]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 23.083 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[13]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 23.029 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 23.028 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 22.973 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 22.902 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 22.845 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 22.836 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 22.835 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 22.803 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 22.790 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[3]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 22.778 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 22.772 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 22.770 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[0]                                                 ; Y[13]  ; CLK        ;
; N/A                                     ; None                                                ; 22.764 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                     ; Y[10]  ; CLK        ;
; N/A                                     ; None                                                ; 22.732 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 22.714 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; Y[14]  ; CLK        ;
; N/A                                     ; None                                                ; 22.684 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                     ; Y[6]   ; CLK        ;
; N/A                                     ; None                                                ; 22.577 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[12]                                                ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 22.543 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; Y[9]   ; CLK        ;
; N/A                                     ; None                                                ; 22.507 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[1] ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 22.426 ns  ; lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|safe_q[0] ; Y[8]   ; CLK        ;
; N/A                                     ; None                                                ; 22.375 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 22.353 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[4]                                                 ; Y[11]  ; CLK        ;
; N/A                                     ; None                                                ; 22.347 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12]                                    ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 22.347 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[12]                                    ; NPZ[0] ; CLK        ;
; N/A                                     ; None                                                ; 22.309 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 22.299 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                     ; Y[15]  ; CLK        ;
; N/A                                     ; None                                                ; 22.249 ns  ; Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                     ; Y[12]  ; CLK        ;
; N/A                                     ; None                                                ; 22.233 ns  ; Instruction_Fetch:instruction_fetch_inst|IR[15]                                                ; Y[7]   ; CLK        ;
; N/A                                     ; None                                                ; 22.232 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]                                     ; NPZ[2] ; CLK        ;
; N/A                                     ; None                                                ; 22.232 ns  ; Registers:registers_inst|register_file:regfile|RS1_DATA[9]                                     ; NPZ[0] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                              ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[8]  ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[9]  ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[10] ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[11] ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[12] ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[13] ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[14] ; CLK      ;
; N/A           ; None        ; -6.578 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[15] ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[0]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[1]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[2]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[3]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[4]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[5]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[6]  ; CLK      ;
; N/A           ; None        ; -6.951 ns ; RESET ; Instruction_Fetch:instruction_fetch_inst|PC[7]  ; CLK      ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Jun 04 14:03:09 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 42.78 MHz between source memory "Instruction_Fetch:instruction_fetch_inst|IR[15]" and destination register "Registers:registers_inst|register_file:regfile|RS1_DATA[14]" (period= 23.375 ns)
    Info: + Longest memory to register delay is 22.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: 2: + IC(1.113 ns) + CELL(0.114 ns) = 1.331 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'control:control_inst|ALU_MuxB[2]~4'
        Info: 3: + IC(0.735 ns) + CELL(0.292 ns) = 2.358 ns; Loc. = LC_X20_Y12_N7; Fanout = 29; COMB Node = 'control:control_inst|ALU_MuxB[2]~7'
        Info: 4: + IC(0.820 ns) + CELL(0.292 ns) = 3.470 ns; Loc. = LC_X19_Y12_N9; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU_B[0]~20'
        Info: 5: + IC(0.449 ns) + CELL(0.292 ns) = 4.211 ns; Loc. = LC_X19_Y12_N7; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU_B[0]~21'
        Info: 6: + IC(0.712 ns) + CELL(0.442 ns) = 5.365 ns; Loc. = LC_X20_Y12_N0; Fanout = 9; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0]'
        Info: 7: + IC(1.246 ns) + CELL(0.292 ns) = 6.903 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7]'
        Info: 8: + IC(1.252 ns) + CELL(0.575 ns) = 8.730 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21'
        Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.338 ns; Loc. = LC_X22_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2'
        Info: 10: + IC(1.232 ns) + CELL(0.838 ns) = 11.408 ns; Loc. = LC_X23_Y12_N9; Fanout = 6; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52'
        Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.087 ns; Loc. = LC_X23_Y11_N1; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55'
        Info: 12: + IC(0.724 ns) + CELL(0.564 ns) = 13.375 ns; Loc. = LC_X24_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66'
        Info: 13: + IC(0.000 ns) + CELL(0.078 ns) = 13.453 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68'
        Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 13.631 ns; Loc. = LC_X24_Y11_N4; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70'
        Info: 15: + IC(0.000 ns) + CELL(0.621 ns) = 14.252 ns; Loc. = LC_X24_Y11_N6; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73'
        Info: 16: + IC(1.544 ns) + CELL(0.114 ns) = 15.910 ns; Loc. = LC_X19_Y10_N9; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux1~3'
        Info: 17: + IC(2.037 ns) + CELL(0.114 ns) = 18.061 ns; Loc. = LC_X20_Y15_N5; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux1~4'
        Info: 18: + IC(0.182 ns) + CELL(0.114 ns) = 18.357 ns; Loc. = LC_X20_Y15_N6; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux1~5'
        Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 18.653 ns; Loc. = LC_X20_Y15_N7; Fanout = 16; COMB Node = 'Registers:registers_inst|DATA_IN[14]~30'
        Info: 20: + IC(0.428 ns) + CELL(0.590 ns) = 19.671 ns; Loc. = LC_X20_Y15_N9; Fanout = 3; COMB Node = 'Registers:registers_inst|register_file:regfile|R0~48'
        Info: 21: + IC(0.717 ns) + CELL(0.114 ns) = 20.502 ns; Loc. = LC_X21_Y15_N0; Fanout = 1; COMB Node = 'Registers:registers_inst|register_file:regfile|Mux1~2'
        Info: 22: + IC(0.415 ns) + CELL(0.114 ns) = 21.031 ns; Loc. = LC_X21_Y15_N3; Fanout = 1; COMB Node = 'Registers:registers_inst|register_file:regfile|Mux1~3'
        Info: 23: + IC(1.202 ns) + CELL(0.478 ns) = 22.711 ns; Loc. = LC_X19_Y15_N4; Fanout = 8; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[14]'
        Info: Total cell delay = 7.721 ns ( 34.00 % )
        Info: Total interconnect delay = 14.990 ns ( 66.00 % )
    Info: - Smallest clock skew is 0.023 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
            Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y15_N4; Fanout = 8; REG Node = 'Registers:registers_inst|register_file:regfile|RS1_DATA[14]'
            Info: Total cell delay = 2.180 ns ( 73.60 % )
            Info: Total interconnect delay = 0.782 ns ( 26.40 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
            Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
            Info: Total cell delay = 2.177 ns ( 74.07 % )
            Info: Total interconnect delay = 0.762 ns ( 25.93 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Instruction_Fetch:instruction_fetch_inst|PC[8]" (data pin = "RESET", clock pin = "CLK") is 8.099 ns
    Info: + Longest pin to register delay is 11.024 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_127; Fanout = 17; PIN Node = 'RESET'
        Info: 2: + IC(7.289 ns) + CELL(0.114 ns) = 8.872 ns; Loc. = LC_X25_Y15_N1; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst|PC[15]~74'
        Info: 3: + IC(1.285 ns) + CELL(0.867 ns) = 11.024 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.450 ns ( 22.22 % )
        Info: Total interconnect delay = 8.574 ns ( 77.78 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
Info: tco from clock "CLK" to destination pin "NPZ[2]" through memory "Instruction_Fetch:instruction_fetch_inst|IR[15]" is 31.691 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: Total cell delay = 2.177 ns ( 74.07 % )
        Info: Total interconnect delay = 0.762 ns ( 25.93 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 28.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst|IR[15]'
        Info: 2: + IC(1.113 ns) + CELL(0.114 ns) = 1.331 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'control:control_inst|ALU_MuxB[2]~4'
        Info: 3: + IC(0.735 ns) + CELL(0.292 ns) = 2.358 ns; Loc. = LC_X20_Y12_N7; Fanout = 29; COMB Node = 'control:control_inst|ALU_MuxB[2]~7'
        Info: 4: + IC(0.820 ns) + CELL(0.292 ns) = 3.470 ns; Loc. = LC_X19_Y12_N9; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU_B[0]~20'
        Info: 5: + IC(0.449 ns) + CELL(0.292 ns) = 4.211 ns; Loc. = LC_X19_Y12_N7; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU_B[0]~21'
        Info: 6: + IC(0.712 ns) + CELL(0.442 ns) = 5.365 ns; Loc. = LC_X20_Y12_N0; Fanout = 9; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0]'
        Info: 7: + IC(1.246 ns) + CELL(0.292 ns) = 6.903 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7]'
        Info: 8: + IC(1.252 ns) + CELL(0.575 ns) = 8.730 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21'
        Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.338 ns; Loc. = LC_X22_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2'
        Info: 10: + IC(1.232 ns) + CELL(0.838 ns) = 11.408 ns; Loc. = LC_X23_Y12_N9; Fanout = 6; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52'
        Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.087 ns; Loc. = LC_X23_Y11_N1; Fanout = 3; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55'
        Info: 12: + IC(0.724 ns) + CELL(0.575 ns) = 13.386 ns; Loc. = LC_X24_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.466 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109'
        Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 14.074 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69'
        Info: 15: + IC(1.238 ns) + CELL(0.114 ns) = 15.426 ns; Loc. = LC_X24_Y12_N0; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux3~3'
        Info: 16: + IC(2.335 ns) + CELL(0.114 ns) = 17.875 ns; Loc. = LC_X12_Y15_N1; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux3~4'
        Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 18.171 ns; Loc. = LC_X12_Y15_N2; Fanout = 4; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Mux3~5'
        Info: 18: + IC(2.634 ns) + CELL(0.442 ns) = 21.247 ns; Loc. = LC_X25_Y14_N9; Fanout = 1; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Equal0~1'
        Info: 19: + IC(1.219 ns) + CELL(0.590 ns) = 23.056 ns; Loc. = LC_X25_Y13_N9; Fanout = 2; COMB Node = 'Execution:execution_inst|ALU:ALU_inst|Equal0~5'
        Info: 20: + IC(2.938 ns) + CELL(2.108 ns) = 28.102 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'NPZ[2]'
        Info: Total cell delay = 9.273 ns ( 33.00 % )
        Info: Total interconnect delay = 18.829 ns ( 67.00 % )
Info: th for register "Instruction_Fetch:instruction_fetch_inst|PC[8]" (data pin = "RESET", clock pin = "CLK") is -6.578 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 9.555 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_127; Fanout = 17; PIN Node = 'RESET'
        Info: 2: + IC(6.974 ns) + CELL(1.112 ns) = 9.555 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst|PC[8]'
        Info: Total cell delay = 2.581 ns ( 27.01 % )
        Info: Total interconnect delay = 6.974 ns ( 72.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 131 megabytes
    Info: Processing ended: Thu Jun 04 14:03:12 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


