{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496381648165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496381648180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:34:07 2017 " "Processing started: Fri Jun 02 00:34:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496381648180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381648180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorTotal -c ProcesadorTotal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorTotal -c ProcesadorTotal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381648180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1496381648929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadortotal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesadortotal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcesadorTotal-ProcesadorTotalArch " "Found design unit 1: ProcesadorTotal-ProcesadorTotalArch" {  } { { "ProcesadorTotal.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorTotal " "Found entity 1: ProcesadorTotal" {  } { { "ProcesadorTotal.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "Memoria.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/Memoria.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/Memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControladorSwitch-ControladorSwitchArch " "Found design unit 1: ControladorSwitch-ControladorSwitchArch" {  } { { "ControladorSwitch.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorSwitch.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControladorSwitch " "Found entity 1: ControladorSwitch" {  } { { "ControladorSwitch.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorSwitch.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladoropcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladoropcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControladorOpcion-ControladorOpcionArch " "Found design unit 1: ControladorOpcion-ControladorOpcionArch" {  } { { "ControladorOpcion.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorOpcion.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControladorOpcion " "Found entity 1: ControladorOpcion" {  } { { "ControladorOpcion.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorOpcion.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingresodatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ingresodatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IngresoDatos-IngresoDatosArch " "Found design unit 1: IngresoDatos-IngresoDatosArch" {  } { { "IngresoDatos.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/IngresoDatos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""} { "Info" "ISGN_ENTITY_NAME" "1 IngresoDatos " "Found entity 1: IngresoDatos" {  } { { "IngresoDatos.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/IngresoDatos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladordisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladordisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControladorDisplay-ControladorDisplayArch " "Found design unit 1: ControladorDisplay-ControladorDisplayArch" {  } { { "ControladorDisplay.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorDisplay.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControladorDisplay " "Found entity 1: ControladorDisplay" {  } { { "ControladorDisplay.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ControladorDisplay.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381676448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcesadorTotal " "Elaborating entity \"ProcesadorTotal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496381676542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BCDVER ProcesadorTotal.vhd(151) " "Verilog HDL or VHDL warning at ProcesadorTotal.vhd(151): object \"BCDVER\" assigned a value but never read" {  } { { "ProcesadorTotal.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496381676542 "|ProcesadorTotal"}
{ "Warning" "WSGN_SEARCH_FILE" "procesador.vhd 2 1 " "Using design file procesador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Procesador-ProcesadorArch " "Found design unit 1: Procesador-ProcesadorArch" {  } { { "procesador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676558 ""} { "Info" "ISGN_ENTITY_NAME" "1 Procesador " "Found entity 1: Procesador" {  } { { "procesador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Procesador Procesador:ProcesadorQ " "Elaborating entity \"Procesador\" for hierarchy \"Procesador:ProcesadorQ\"" {  } { { "ProcesadorTotal.vhd" "ProcesadorQ" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coutSI procesador.vhd(275) " "Verilog HDL or VHDL warning at procesador.vhd(275): object \"coutSI\" assigned a value but never read" {  } { { "procesador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496381676573 "|ProcesadorTotal|Procesador:ProcesadorQ"}
{ "Warning" "WSGN_SEARCH_FILE" "registro16p.vhd 2 1 " "Using design file registro16p.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro16P-Registro16PArch " "Found design unit 1: Registro16P-Registro16PArch" {  } { { "registro16p.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/registro16p.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro16P " "Found entity 1: Registro16P" {  } { { "registro16p.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/registro16p.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro16P Procesador:ProcesadorQ\|Registro16P:Reg_Dato_Ent " "Elaborating entity \"Registro16P\" for hierarchy \"Procesador:ProcesadorQ\|Registro16P:Reg_Dato_Ent\"" {  } { { "procesador.vhd" "Reg_Dato_Ent" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector15ii.vhd 2 1 " "Using design file selector15ii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector15II-Selector15IIArch " "Found design unit 1: Selector15II-Selector15IIArch" {  } { { "selector15ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector15ii.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector15II " "Found entity 1: Selector15II" {  } { { "selector15ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector15ii.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector15II Procesador:ProcesadorQ\|Selector15II:Sele_Sa " "Elaborating entity \"Selector15II\" for hierarchy \"Procesador:ProcesadorQ\|Selector15II:Sele_Sa\"" {  } { { "procesador.vhd" "Sele_Sa" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector16iii.vhd 2 1 " "Using design file selector16iii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector16III-Selector16IIIArch " "Found design unit 1: Selector16III-Selector16IIIArch" {  } { { "selector16iii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector16iii.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector16III " "Found entity 1: Selector16III" {  } { { "selector16iii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector16iii.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector16III Procesador:ProcesadorQ\|Selector16III:Sel_Entrada " "Elaborating entity \"Selector16III\" for hierarchy \"Procesador:ProcesadorQ\|Selector16III:Sel_Entrada\"" {  } { { "procesador.vhd" "Sel_Entrada" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selectorcomplemento.vhd 2 1 " "Using design file selectorcomplemento.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorComplemento-SelectorComplementoArch " "Found design unit 1: SelectorComplemento-SelectorComplementoArch" {  } { { "selectorcomplemento.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorcomplemento.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676682 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorComplemento " "Found entity 1: SelectorComplemento" {  } { { "selectorcomplemento.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorcomplemento.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorComplemento Procesador:ProcesadorQ\|SelectorComplemento:SelectSustra " "Elaborating entity \"SelectorComplemento\" for hierarchy \"Procesador:ProcesadorQ\|SelectorComplemento:SelectSustra\"" {  } { { "procesador.vhd" "SelectSustra" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumarrestar.vhd 2 1 " "Using design file sumarrestar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumarRestar-SumarRestarArch " "Found design unit 1: SumarRestar-SumarRestarArch" {  } { { "sumarrestar.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumarrestar.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676682 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumarRestar " "Found entity 1: SumarRestar" {  } { { "sumarrestar.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumarrestar.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumarRestar Procesador:ProcesadorQ\|SumarRestar:SumaResta " "Elaborating entity \"SumarRestar\" for hierarchy \"Procesador:ProcesadorQ\|SumarRestar:SumaResta\"" {  } { { "procesador.vhd" "SumaResta" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumador16.vhd 2 1 " "Using design file sumador16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador16-Sumador16Arch " "Found design unit 1: Sumador16-Sumador16Arch" {  } { { "sumador16.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumador16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador16 " "Found entity 1: Sumador16" {  } { { "sumador16.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumador16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador16 Procesador:ProcesadorQ\|SumarRestar:SumaResta\|Sumador16:S " "Elaborating entity \"Sumador16\" for hierarchy \"Procesador:ProcesadorQ\|SumarRestar:SumaResta\|Sumador16:S\"" {  } { { "sumarrestar.vhd" "S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumarrestar.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-FullAdderArch " "Found design unit 1: FullAdder-FullAdderArch" {  } { { "fulladder.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/fulladder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676745 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/fulladder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Procesador:ProcesadorQ\|SumarRestar:SumaResta\|Sumador16:S\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"Procesador:ProcesadorQ\|SumarRestar:SumaResta\|Sumador16:S\|FullAdder:FA0\"" {  } { { "sumador16.vhd" "FA0" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumador16.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador.vhd 2 1 " "Using design file comparador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-ComparadorArch " "Found design unit 1: Comparador-ComparadorArch" {  } { { "comparador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/comparador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/comparador.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Procesador:ProcesadorQ\|Comparador:Comparacion " "Elaborating entity \"Comparador\" for hierarchy \"Procesador:ProcesadorQ\|Comparador:Comparacion\"" {  } { { "procesador.vhd" "Comparacion" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CoutResta comparador.vhd(46) " "Verilog HDL or VHDL warning at comparador.vhd(46): object \"CoutResta\" assigned a value but never read" {  } { { "comparador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/comparador.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496381676776 "|ProcesadorTotal|Procesador:ProcesadorQ|Comparador:Comparacion"}
{ "Warning" "WSGN_SEARCH_FILE" "restador.vhd 2 1 " "Using design file restador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador-RestadorArch " "Found design unit 1: Restador-RestadorArch" {  } { { "restador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/restador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "restador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/restador.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Procesador:ProcesadorQ\|Comparador:Comparacion\|Restador:R " "Elaborating entity \"Restador\" for hierarchy \"Procesador:ProcesadorQ\|Comparador:Comparacion\|Restador:R\"" {  } { { "comparador.vhd" "R" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/comparador.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676792 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout restador.vhd(26) " "VHDL Signal Declaration warning at restador.vhd(26): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "restador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/restador.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496381676792 "|ProcesadorTotal|Procesador:ProcesadorQ|Comparador:Comparacion|Restador:R"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut restador.vhd(54) " "Verilog HDL or VHDL warning at restador.vhd(54): object \"carryOut\" assigned a value but never read" {  } { { "restador.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/restador.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496381676792 "|ProcesadorTotal|Procesador:ProcesadorQ|Comparador:Comparacion|Restador:R"}
{ "Warning" "WSGN_SEARCH_FILE" "complemento.vhd 2 1 " "Using design file complemento.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complemento-ComplementoArch " "Found design unit 1: Complemento-ComplementoArch" {  } { { "complemento.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/complemento.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "complemento.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/complemento.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento Procesador:ProcesadorQ\|Comparador:Comparacion\|Restador:R\|Complemento:Neg " "Elaborating entity \"Complemento\" for hierarchy \"Procesador:ProcesadorQ\|Comparador:Comparacion\|Restador:R\|Complemento:Neg\"" {  } { { "restador.vhd" "Neg" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/restador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector4ii.vhd 2 1 " "Using design file selector4ii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector4II-Selector4IIArch " "Found design unit 1: Selector4II-Selector4IIArch" {  } { { "selector4ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector4ii.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector4II " "Found entity 1: Selector4II" {  } { { "selector4ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector4ii.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector4II Procesador:ProcesadorQ\|Selector4II:SelRB " "Elaborating entity \"Selector4II\" for hierarchy \"Procesador:ProcesadorQ\|Selector4II:SelRB\"" {  } { { "procesador.vhd" "SelRB" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regbanderas.vhd 2 1 " "Using design file regbanderas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBanderas-RegBanderasArch " "Found design unit 1: RegBanderas-RegBanderasArch" {  } { { "regbanderas.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/regbanderas.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676881 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegBanderas " "Found entity 1: RegBanderas" {  } { { "regbanderas.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/regbanderas.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBanderas Procesador:ProcesadorQ\|RegBanderas:RegistroBanderas " "Elaborating entity \"RegBanderas\" for hierarchy \"Procesador:ProcesadorQ\|RegBanderas:RegistroBanderas\"" {  } { { "procesador.vhd" "RegistroBanderas" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selectorsalida.vhd 2 1 " "Using design file selectorsalida.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorSalida-SelectorSalidaArch " "Found design unit 1: SelectorSalida-SelectorSalidaArch" {  } { { "selectorsalida.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorsalida.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676896 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorSalida " "Found entity 1: SelectorSalida" {  } { { "selectorsalida.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorsalida.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorSalida Procesador:ProcesadorQ\|SelectorSalida:Sel_Sal " "Elaborating entity \"SelectorSalida\" for hierarchy \"Procesador:ProcesadorQ\|SelectorSalida:Sel_Sal\"" {  } { { "procesador.vhd" "Sel_Sal" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selectorsumins.vhd 2 1 " "Using design file selectorsumins.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorSumIns-SelectorSumInsArch " "Found design unit 1: SelectorSumIns-SelectorSumInsArch" {  } { { "selectorsumins.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorsumins.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676912 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorSumIns " "Found entity 1: SelectorSumIns" {  } { { "selectorsumins.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selectorsumins.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorSumIns Procesador:ProcesadorQ\|SelectorSumIns:SelSumador " "Elaborating entity \"SelectorSumIns\" for hierarchy \"Procesador:ProcesadorQ\|SelectorSumIns:SelSumador\"" {  } { { "procesador.vhd" "SelSumador" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumador12.vhd 2 1 " "Using design file sumador12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador12-Sumador12Arch " "Found design unit 1: Sumador12-Sumador12Arch" {  } { { "sumador12.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumador12.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador12 " "Found entity 1: Sumador12" {  } { { "sumador12.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sumador12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador12 Procesador:ProcesadorQ\|Sumador12:SumInstruc " "Elaborating entity \"Sumador12\" for hierarchy \"Procesador:ProcesadorQ\|Sumador12:SumInstruc\"" {  } { { "procesador.vhd" "SumInstruc" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector12ii.vhd 2 1 " "Using design file selector12ii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector12II-Selector12IIArch " "Found design unit 1: Selector12II-Selector12IIArch" {  } { { "selector12ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector12ii.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676981 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector12II " "Found entity 1: Selector12II" {  } { { "selector12ii.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector12ii.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector12II Procesador:ProcesadorQ\|Selector12II:Sel " "Elaborating entity \"Selector12II\" for hierarchy \"Procesador:ProcesadorQ\|Selector12II:Sel\"" {  } { { "procesador.vhd" "Sel" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registro12p.vhd 2 1 " "Using design file registro12p.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro12P-Registro12PArch " "Found design unit 1: Registro12P-Registro12PArch" {  } { { "registro12p.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/registro12p.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro12P " "Found entity 1: Registro12P" {  } { { "registro12p.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/registro12p.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381676992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381676992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro12P Procesador:ProcesadorQ\|Registro12P:InstrucActual " "Elaborating entity \"Registro12P\" for hierarchy \"Procesador:ProcesadorQ\|Registro12P:InstrucActual\"" {  } { { "procesador.vhd" "InstrucActual" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381676992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "srf.vhd 2 1 " "Using design file srf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRF-SRFArch " "Found design unit 1: SRF-SRFArch" {  } { { "srf.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/srf.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677007 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRF " "Found entity 1: SRF" {  } { { "srf.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/srf.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRF Procesador:ProcesadorQ\|SRF:SRFun " "Elaborating entity \"SRF\" for hierarchy \"Procesador:ProcesadorQ\|SRF:SRFun\"" {  } { { "procesador.vhd" "SRFun" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector12iv.vhd 2 1 " "Using design file selector12iv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector12IV-Selector12IVArch " "Found design unit 1: Selector12IV-Selector12IVArch" {  } { { "selector12iv.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector12iv.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector12IV " "Found entity 1: Selector12IV" {  } { { "selector12iv.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/selector12iv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector12IV Procesador:ProcesadorQ\|Selector12IV:Sel_Instruccion " "Elaborating entity \"Selector12IV\" for hierarchy \"Procesador:ProcesadorQ\|Selector12IV:Sel_Instruccion\"" {  } { { "procesador.vhd" "Sel_Instruccion" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contasc.vhd 2 1 " "Using design file contasc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContAsc-ContAscArch " "Found design unit 1: ContAsc-ContAscArch" {  } { { "contasc.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/contasc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677070 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContAsc " "Found entity 1: ContAsc" {  } { { "contasc.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/contasc.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContAsc Procesador:ProcesadorQ\|ContAsc:Contador " "Elaborating entity \"ContAsc\" for hierarchy \"Procesador:ProcesadorQ\|ContAsc:Contador\"" {  } { { "procesador.vhd" "Contador" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "control.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/control.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677085 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Procesador:ProcesadorQ\|Control:ControlT " "Elaborating entity \"Control\" for hierarchy \"Procesador:ProcesadorQ\|Control:ControlT\"" {  } { { "procesador.vhd" "ControlT" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/procesador.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MemoriaQ " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MemoriaQ\"" {  } { { "ProcesadorTotal.vhd" "MemoriaQ" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MemoriaQ\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MemoriaQ\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "altsyncram_component" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/Memoria.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MemoriaQ\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:MemoriaQ\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/Memoria.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MemoriaQ\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:MemoriaQ\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496381677194 ""}  } { { "Memoria.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/Memoria.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496381677194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruh1 " "Found entity 1: altsyncram_ruh1" {  } { { "db/altsyncram_ruh1.tdf" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/db/altsyncram_ruh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381677319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ruh1 Memoria:MemoriaQ\|altsyncram:altsyncram_component\|altsyncram_ruh1:auto_generated " "Elaborating entity \"altsyncram_ruh1\" for hierarchy \"Memoria:MemoriaQ\|altsyncram:altsyncram_component\|altsyncram_ruh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sistema.vhd 2 1 " "Using design file sistema.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema-SistemaArch " "Found design unit 1: Sistema-SistemaArch" {  } { { "sistema.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "sistema.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:Display " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:Display\"" {  } { { "ProcesadorTotal.vhd" "Display" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binbcd.vhd 2 1 " "Using design file binbcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binbcd-Behavioral " "Found design unit 1: binbcd-Behavioral" {  } { { "binbcd.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/binbcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677350 ""} { "Info" "ISGN_ENTITY_NAME" "1 binbcd " "Found entity 1: binbcd" {  } { { "binbcd.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/binbcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binbcd Sistema:Display\|binbcd:binbcdS " "Elaborating entity \"binbcd\" for hierarchy \"Sistema:Display\|binbcd:binbcdS\"" {  } { { "sistema.vhd" "binbcdS" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seg1.vhd 2 1 " "Using design file bcd7seg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg1-BCD7seg1Arch " "Found design unit 1: BCD7seg1-BCD7seg1Arch" {  } { { "bcd7seg1.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677397 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg1 " "Found entity 1: BCD7seg1" {  } { { "bcd7seg1.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg1 Sistema:Display\|BCD7seg1:BCD7seg1S " "Elaborating entity \"BCD7seg1\" for hierarchy \"Sistema:Display\|BCD7seg1:BCD7seg1S\"" {  } { { "sistema.vhd" "BCD7seg1S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seg10.vhd 2 1 " "Using design file bcd7seg10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg10-BCD7seg10Arch " "Found design unit 1: BCD7seg10-BCD7seg10Arch" {  } { { "bcd7seg10.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg10.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677413 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg10 " "Found entity 1: BCD7seg10" {  } { { "bcd7seg10.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg10.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg10 Sistema:Display\|BCD7seg10:BCD7seg10S " "Elaborating entity \"BCD7seg10\" for hierarchy \"Sistema:Display\|BCD7seg10:BCD7seg10S\"" {  } { { "sistema.vhd" "BCD7seg10S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seg100.vhd 2 1 " "Using design file bcd7seg100.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg100-BCD7seg100Arch " "Found design unit 1: BCD7seg100-BCD7seg100Arch" {  } { { "bcd7seg100.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg100.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677413 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg100 " "Found entity 1: BCD7seg100" {  } { { "bcd7seg100.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg100.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg100 Sistema:Display\|BCD7seg100:BCD7seg100S " "Elaborating entity \"BCD7seg100\" for hierarchy \"Sistema:Display\|BCD7seg100:BCD7seg100S\"" {  } { { "sistema.vhd" "BCD7seg100S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seg1000.vhd 2 1 " "Using design file bcd7seg1000.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg1000-BCD7seg1000Arch " "Found design unit 1: BCD7seg1000-BCD7seg1000Arch" {  } { { "bcd7seg1000.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg1000.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677428 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg1000 " "Found entity 1: BCD7seg1000" {  } { { "bcd7seg1000.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg1000.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg1000 Sistema:Display\|BCD7seg1000:BCD7seg1000S " "Elaborating entity \"BCD7seg1000\" for hierarchy \"Sistema:Display\|BCD7seg1000:BCD7seg1000S\"" {  } { { "sistema.vhd" "BCD7seg1000S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seg10000.vhd 2 1 " "Using design file bcd7seg10000.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg10000-BCD7seg10000Arch " "Found design unit 1: BCD7seg10000-BCD7seg10000Arch" {  } { { "bcd7seg10000.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg10000.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677444 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg10000 " "Found entity 1: BCD7seg10000" {  } { { "bcd7seg10000.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/bcd7seg10000.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496381677444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1496381677444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg10000 Sistema:Display\|BCD7seg10000:BCD7seg10000S " "Elaborating entity \"BCD7seg10000\" for hierarchy \"Sistema:Display\|BCD7seg10000:BCD7seg10000S\"" {  } { { "sistema.vhd" "BCD7seg10000S" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/sistema.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IngresoDatos IngresoDatos:OrDatos " "Elaborating entity \"IngresoDatos\" for hierarchy \"IngresoDatos:OrDatos\"" {  } { { "ProcesadorTotal.vhd" "OrDatos" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorSwitch ControladorSwitch:ContSwitch " "Elaborating entity \"ControladorSwitch\" for hierarchy \"ControladorSwitch:ContSwitch\"" {  } { { "ProcesadorTotal.vhd" "ContSwitch" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorOpcion ControladorOpcion:ContOpcion " "Elaborating entity \"ControladorOpcion\" for hierarchy \"ControladorOpcion:ContOpcion\"" {  } { { "ProcesadorTotal.vhd" "ContOpcion" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorDisplay ControladorDisplay:ContDisplay " "Elaborating entity \"ControladorDisplay\" for hierarchy \"ControladorDisplay:ContDisplay\"" {  } { { "ProcesadorTotal.vhd" "ContDisplay" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/ProcesadorTotal.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381677460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "C:/Users/SAMSUNG/Google Drive/Universidad/Arquitectura de Procesadores/ProcesadorFinalArqui/control.vhd" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1496381680158 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1496381680158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496381681422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496381683902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496381683902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "784 " "Implemented 784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496381684257 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496381684257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Implemented 625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496381684257 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1496381684257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496381684257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496381684382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:34:44 2017 " "Processing ended: Fri Jun 02 00:34:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496381684382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496381684382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496381684382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496381684382 ""}
