Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr  8 14:30:42 2019
| Host         : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file LMAC_DFIFO_TOP_utilization_placed.rpt -pb LMAC_DFIFO_TOP_utilization_placed.pb
| Design       : LMAC_DFIFO_TOP
| Device       : xczu15egffvb1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2639 |     0 |    341280 |  0.77 |
|   LUT as Logic             | 2627 |     0 |    341280 |  0.77 |
|   LUT as Memory            |   12 |     0 |    184320 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   12 |     0 |           |       |
| CLB Registers              | 2688 |     0 |    682560 |  0.39 |
|   Register as Flip Flop    | 2688 |     0 |    682560 |  0.39 |
|   Register as Latch        |    0 |     0 |    682560 |  0.00 |
| CARRY8                     |   50 |     0 |     42660 |  0.12 |
| F7 Muxes                   |   33 |     0 |    170640 |  0.02 |
| F8 Muxes                   |    0 |     0 |     85320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     42660 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 380   |          Yes |         Set |            - |
| 2308  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  559 |     0 |     42660 |  1.31 |
|   CLBL                                    |  306 |     0 |           |       |
|   CLBM                                    |  253 |     0 |           |       |
| LUT as Logic                              | 2627 |     0 |    341280 |  0.77 |
|   using O5 output only                    |   76 |       |           |       |
|   using O6 output only                    | 2037 |       |           |       |
|   using O5 and O6                         |  514 |       |           |       |
| LUT as Memory                             |   12 |     0 |    184320 | <0.01 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   12 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   12 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1225 |     0 |    341280 |  0.36 |
|   fully used LUT-FF pairs                 |  239 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  967 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  801 |       |           |       |
| Unique Control Sets                       |   93 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   15 |     0 |       744 |  2.02 |
|   RAMB36/FIFO*    |   12 |     0 |       744 |  1.61 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    6 |     0 |      1488 |  0.40 |
|     RAMB18E2 only |    6 |       |           |       |
| URAM              |    0 |     0 |       112 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3528 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  102 |     0 |       328 | 31.10 |
| HPIOB_M          |   48 |     0 |        96 | 50.00 |
|   INPUT          |   26 |       |           |       |
|   OUTPUT         |   22 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   48 |     0 |        96 | 50.00 |
|   INPUT          |   24 |       |           |       |
|   OUTPUT         |   24 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    6 |     0 |        16 | 37.50 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2308 |            Register |
| LUT6     | 1064 |                 CLB |
| LUT4     |  586 |                 CLB |
| LUT2     |  538 |                 CLB |
| LUT5     |  433 |                 CLB |
| LUT3     |  391 |                 CLB |
| FDSE     |  380 |            Register |
| LUT1     |  129 |                 CLB |
| INBUF    |   53 |                 I/O |
| IBUFCTRL |   53 |              Others |
| CARRY8   |   50 |                 CLB |
| OBUF     |   49 |                 I/O |
| MUXF7    |   33 |                 CLB |
| SRL16E   |   12 |                 CLB |
| RAMB36E2 |   12 |           Block Ram |
| RAMB18E2 |    6 |           Block Ram |
| BUFGCE   |    2 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| br_sfifo_ip_4x32           |    2 |
| txfifo_ip_1024x64          |    1 |
| rxfifo_ip_4Kx64            |    1 |
| pktctrl_fifo_ip            |    1 |
| ipcs_fifo_ip               |    1 |
| gigerx_fifo_ip_256x8       |    1 |
| gigerx_fifo_ip_256x64      |    1 |
| gigerx_bcnt_fifo_ip_256x16 |    1 |
| TX_DFIFO_BCNT              |    1 |
| TX_DFIFO                   |    1 |
| RX_DFIFO_BCNT              |    1 |
| RX_DFIFO                   |    1 |
+----------------------------+------+


