

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L2_L3'
================================================================
* Date:           Sun Jan 26 21:43:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      794|      794|  7.940 us|  7.940 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_132  |pow_generic_float_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_pow_generic_float_s_fu_154  |pow_generic_float_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_pow_generic_float_s_fu_176  |pow_generic_float_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_pow_generic_float_s_fu_198  |pow_generic_float_s  |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |      792|      792|        65|          1|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      82|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     777|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     777|     218|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_5ns_5ns_10_4_1_U3131  |mac_muladd_5ns_5ns_5ns_10_4_1  |  i0 * i1 + i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_277_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln60_fu_289_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln63_fu_321_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln60_fu_271_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln63_fu_295_p2      |      icmp|   0|  0|  12|           5|           4|
    |select_ln60_1_fu_309_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln60_fu_301_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  82|          38|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_x_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_y_load                 |   9|          2|    5|         10|
    |indvar_flatten19_fu_76                  |   9|          2|   10|         20|
    |x_fu_72                                 |   9|          2|    5|         10|
    |y_fu_68                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_476                       |  64|   0|   64|          0|
    |add51_1_reg_451                    |  32|   0|   32|          0|
    |add51_2_reg_461                    |  32|   0|   32|          0|
    |add_reg_441                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_reg_466                       |  64|   0|   64|          0|
    |div_reg_491                        |  32|   0|   32|          0|
    |indvar_flatten19_fu_76             |  10|   0|   10|          0|
    |inp_image_load_reg_410             |  32|   0|   32|          0|
    |mul_reg_471                        |  64|   0|   64|          0|
    |select_ln60_reg_383                |   5|   0|    5|          0|
    |select_ln60_reg_383_pp0_iter1_reg  |   5|   0|    5|          0|
    |tmp_33_reg_456                     |  32|   0|   32|          0|
    |tmp_34_reg_486                     |  32|   0|   32|          0|
    |tmp_reg_436                        |  32|   0|   32|          0|
    |tmp_s_reg_446                      |  32|   0|   32|          0|
    |x_fu_72                            |   5|   0|    5|          0|
    |y_fu_68                            |   5|   0|    5|          0|
    |zext_ln68_2_reg_398                |  10|   0|   64|         54|
    |inp_image_load_reg_410             |  64|  32|   32|          0|
    |zext_ln68_2_reg_398                |  64|  32|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 777|  64|  799|        108|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+----------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_824_p_din0                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_824_p_din1                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_824_p_opcode                     |  out|    2|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_824_p_dout0                      |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_824_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_828_p_din0                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_828_p_din1                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_828_p_opcode                     |  out|    2|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_828_p_dout0                      |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_828_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_832_p_din0                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_832_p_din1                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_832_p_opcode                     |  out|    2|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_832_p_dout0                      |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_832_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_836_p_din0                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_836_p_din1                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_836_p_dout0                      |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_836_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_840_p_din0                       |  out|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_840_p_dout0                      |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_840_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_843_p_din0                       |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_843_p_dout0                      |   in|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_843_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_846_p_din0                       |  out|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_846_p_din1                       |  out|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_846_p_opcode                     |  out|    2|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_846_p_dout0                      |   in|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_846_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_850_p_din0                       |  out|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_850_p_din1                       |  out|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_850_p_dout0                      |   in|   64|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_fu_850_p_ce                         |  out|    1|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_854_p_din1   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_854_p_din2   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_854_p_dout0  |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_866_p_din1   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_866_p_din2   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_866_p_dout0  |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_878_p_din1   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_878_p_din2   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_878_p_dout0  |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_890_p_din1   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_890_p_din2   |  out|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|grp_pow_generic_float_s_fu_890_p_dout0  |   in|   32|  ap_ctrl_hs|  norm1_Pipeline_L2_L3|  return value|
|inp_image_address0                      |  out|   10|   ap_memory|             inp_image|         array|
|inp_image_ce0                           |  out|    1|   ap_memory|             inp_image|         array|
|inp_image_q0                            |   in|   32|   ap_memory|             inp_image|         array|
|inp_image_1_address0                    |  out|   10|   ap_memory|           inp_image_1|         array|
|inp_image_1_ce0                         |  out|    1|   ap_memory|           inp_image_1|         array|
|inp_image_1_q0                          |   in|   32|   ap_memory|           inp_image_1|         array|
|inp_image_2_address0                    |  out|   10|   ap_memory|           inp_image_2|         array|
|inp_image_2_ce0                         |  out|    1|   ap_memory|           inp_image_2|         array|
|inp_image_2_q0                          |   in|   32|   ap_memory|           inp_image_2|         array|
|out_img_address0                        |  out|   17|   ap_memory|               out_img|         array|
|out_img_ce0                             |  out|    1|   ap_memory|               out_img|         array|
|out_img_we0                             |  out|    1|   ap_memory|               out_img|         array|
|out_img_d0                              |  out|   32|   ap_memory|               out_img|         array|
+----------------------------------------+-----+-----+------------+----------------------+--------------+

