
library ieee;
use ieee.std_logic_1164.all;

entity combinational_circuit is
port(	x: in std_logic_vector(1 downto 0);
		y: out std_logic_vector(2 downto 0);
end entity dFlipFlop;

architecture struct of dFlipFlop is
begin

	process(clock)
	begin
		if (clock = '1' and clock' event) 
		then
			if resetn = '1' 
			then
				y <= '0';
			else
				y <= inp;
			end if;
		end if;
	end process;

end struct;