// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module NewIFU(
  input          clock,
  input          reset,
  output         io_ftqInter_fromFtq_req_ready,
  input          io_ftqInter_fromFtq_req_valid,
  input  [49:0]  io_ftqInter_fromFtq_req_bits_startAddr,
  input  [49:0]  io_ftqInter_fromFtq_req_bits_nextlineStart,
  input  [49:0]  io_ftqInter_fromFtq_req_bits_nextStartAddr,
  input          io_ftqInter_fromFtq_req_bits_ftqIdx_flag,
  input  [5:0]   io_ftqInter_fromFtq_req_bits_ftqIdx_value,
  input          io_ftqInter_fromFtq_req_bits_ftqOffset_valid,
  input  [3:0]   io_ftqInter_fromFtq_req_bits_ftqOffset_bits,
  input          io_ftqInter_fromFtq_redirect_valid,
  input          io_ftqInter_fromFtq_redirect_bits_ftqIdx_flag,
  input  [5:0]   io_ftqInter_fromFtq_redirect_bits_ftqIdx_value,
  input  [3:0]   io_ftqInter_fromFtq_redirect_bits_ftqOffset,
  input          io_ftqInter_fromFtq_redirect_bits_level,
  input          io_ftqInter_fromFtq_flushFromBpu_s2_valid,
  input          io_ftqInter_fromFtq_flushFromBpu_s2_bits_flag,
  input  [5:0]   io_ftqInter_fromFtq_flushFromBpu_s2_bits_value,
  input          io_ftqInter_fromFtq_flushFromBpu_s3_valid,
  input          io_ftqInter_fromFtq_flushFromBpu_s3_bits_flag,
  input  [5:0]   io_ftqInter_fromFtq_flushFromBpu_s3_bits_value,
  output         io_ftqInter_toFtq_pdWb_valid,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_0,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_1,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_2,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_3,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_4,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_5,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_6,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_7,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_8,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_9,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_10,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_11,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_12,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_13,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_14,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_pc_15,
  output         io_ftqInter_toFtq_pdWb_bits_pd_0_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_0_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_0_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_0_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_0_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_1_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_1_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_1_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_1_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_1_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_2_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_2_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_2_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_2_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_2_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_3_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_3_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_3_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_3_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_3_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_4_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_4_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_4_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_4_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_4_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_5_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_5_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_5_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_5_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_5_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_6_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_6_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_6_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_6_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_6_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_7_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_7_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_7_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_7_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_7_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_8_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_8_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_8_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_8_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_8_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_9_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_9_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_9_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_9_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_9_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_10_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_10_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_10_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_10_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_10_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_11_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_11_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_11_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_11_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_11_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_12_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_12_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_12_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_12_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_12_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_13_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_13_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_13_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_13_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_13_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_14_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_14_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_14_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_14_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_14_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_pd_15_valid,
  output         io_ftqInter_toFtq_pdWb_bits_pd_15_isRVC,
  output [1:0]   io_ftqInter_toFtq_pdWb_bits_pd_15_brType,
  output         io_ftqInter_toFtq_pdWb_bits_pd_15_isCall,
  output         io_ftqInter_toFtq_pdWb_bits_pd_15_isRet,
  output         io_ftqInter_toFtq_pdWb_bits_ftqIdx_flag,
  output [5:0]   io_ftqInter_toFtq_pdWb_bits_ftqIdx_value,
  output         io_ftqInter_toFtq_pdWb_bits_misOffset_valid,
  output [3:0]   io_ftqInter_toFtq_pdWb_bits_misOffset_bits,
  output         io_ftqInter_toFtq_pdWb_bits_cfiOffset_valid,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_target,
  output [49:0]  io_ftqInter_toFtq_pdWb_bits_jalTarget,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_0,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_1,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_2,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_3,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_4,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_5,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_6,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_7,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_8,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_9,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_10,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_11,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_12,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_13,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_14,
  output         io_ftqInter_toFtq_pdWb_bits_instrRange_15,
  input          io_icacheInter_icacheReady,
  input          io_icacheInter_resp_valid,
  input          io_icacheInter_resp_bits_doubleline,
  input  [49:0]  io_icacheInter_resp_bits_vaddr_0,
  input  [49:0]  io_icacheInter_resp_bits_vaddr_1,
  input  [511:0] io_icacheInter_resp_bits_data,
  input  [47:0]  io_icacheInter_resp_bits_paddr_0,
  input  [1:0]   io_icacheInter_resp_bits_exception_0,
  input  [1:0]   io_icacheInter_resp_bits_exception_1,
  input          io_icacheInter_resp_bits_pmp_mmio_0,
  input          io_icacheInter_resp_bits_pmp_mmio_1,
  input  [1:0]   io_icacheInter_resp_bits_itlb_pbmt_0,
  input  [1:0]   io_icacheInter_resp_bits_itlb_pbmt_1,
  input          io_icacheInter_resp_bits_backendException,
  input  [55:0]  io_icacheInter_resp_bits_gpaddr,
  input          io_icacheInter_resp_bits_isForVSnonLeafPTE,
  output         io_icacheStop,
  input          io_icachePerfInfo_only_0_hit,
  input          io_icachePerfInfo_only_0_miss,
  input          io_icachePerfInfo_hit_0_hit_1,
  input          io_icachePerfInfo_hit_0_miss_1,
  input          io_icachePerfInfo_miss_0_hit_1,
  input          io_icachePerfInfo_miss_0_miss_1,
  input          io_icachePerfInfo_bank_hit_1,
  input          io_icachePerfInfo_hit,
  input          io_toIbuffer_ready,
  output         io_toIbuffer_valid,
  output [31:0]  io_toIbuffer_bits_instrs_0,
  output [31:0]  io_toIbuffer_bits_instrs_1,
  output [31:0]  io_toIbuffer_bits_instrs_2,
  output [31:0]  io_toIbuffer_bits_instrs_3,
  output [31:0]  io_toIbuffer_bits_instrs_4,
  output [31:0]  io_toIbuffer_bits_instrs_5,
  output [31:0]  io_toIbuffer_bits_instrs_6,
  output [31:0]  io_toIbuffer_bits_instrs_7,
  output [31:0]  io_toIbuffer_bits_instrs_8,
  output [31:0]  io_toIbuffer_bits_instrs_9,
  output [31:0]  io_toIbuffer_bits_instrs_10,
  output [31:0]  io_toIbuffer_bits_instrs_11,
  output [31:0]  io_toIbuffer_bits_instrs_12,
  output [31:0]  io_toIbuffer_bits_instrs_13,
  output [31:0]  io_toIbuffer_bits_instrs_14,
  output [31:0]  io_toIbuffer_bits_instrs_15,
  output [15:0]  io_toIbuffer_bits_valid,
  output [15:0]  io_toIbuffer_bits_enqEnable,
  output         io_toIbuffer_bits_pd_0_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_0_brType,
  output         io_toIbuffer_bits_pd_1_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_1_brType,
  output         io_toIbuffer_bits_pd_2_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_2_brType,
  output         io_toIbuffer_bits_pd_3_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_3_brType,
  output         io_toIbuffer_bits_pd_4_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_4_brType,
  output         io_toIbuffer_bits_pd_5_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_5_brType,
  output         io_toIbuffer_bits_pd_6_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_6_brType,
  output         io_toIbuffer_bits_pd_7_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_7_brType,
  output         io_toIbuffer_bits_pd_8_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_8_brType,
  output         io_toIbuffer_bits_pd_9_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_9_brType,
  output         io_toIbuffer_bits_pd_10_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_10_brType,
  output         io_toIbuffer_bits_pd_11_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_11_brType,
  output         io_toIbuffer_bits_pd_12_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_12_brType,
  output         io_toIbuffer_bits_pd_13_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_13_brType,
  output         io_toIbuffer_bits_pd_14_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_14_brType,
  output         io_toIbuffer_bits_pd_15_isRVC,
  output [1:0]   io_toIbuffer_bits_pd_15_brType,
  output         io_toIbuffer_bits_ftqOffset_0_valid,
  output         io_toIbuffer_bits_ftqOffset_1_valid,
  output         io_toIbuffer_bits_ftqOffset_2_valid,
  output         io_toIbuffer_bits_ftqOffset_3_valid,
  output         io_toIbuffer_bits_ftqOffset_4_valid,
  output         io_toIbuffer_bits_ftqOffset_5_valid,
  output         io_toIbuffer_bits_ftqOffset_6_valid,
  output         io_toIbuffer_bits_ftqOffset_7_valid,
  output         io_toIbuffer_bits_ftqOffset_8_valid,
  output         io_toIbuffer_bits_ftqOffset_9_valid,
  output         io_toIbuffer_bits_ftqOffset_10_valid,
  output         io_toIbuffer_bits_ftqOffset_11_valid,
  output         io_toIbuffer_bits_ftqOffset_12_valid,
  output         io_toIbuffer_bits_ftqOffset_13_valid,
  output         io_toIbuffer_bits_ftqOffset_14_valid,
  output         io_toIbuffer_bits_ftqOffset_15_valid,
  output         io_toIbuffer_bits_backendException_0,
  output [1:0]   io_toIbuffer_bits_exceptionType_0,
  output [1:0]   io_toIbuffer_bits_exceptionType_1,
  output [1:0]   io_toIbuffer_bits_exceptionType_2,
  output [1:0]   io_toIbuffer_bits_exceptionType_3,
  output [1:0]   io_toIbuffer_bits_exceptionType_4,
  output [1:0]   io_toIbuffer_bits_exceptionType_5,
  output [1:0]   io_toIbuffer_bits_exceptionType_6,
  output [1:0]   io_toIbuffer_bits_exceptionType_7,
  output [1:0]   io_toIbuffer_bits_exceptionType_8,
  output [1:0]   io_toIbuffer_bits_exceptionType_9,
  output [1:0]   io_toIbuffer_bits_exceptionType_10,
  output [1:0]   io_toIbuffer_bits_exceptionType_11,
  output [1:0]   io_toIbuffer_bits_exceptionType_12,
  output [1:0]   io_toIbuffer_bits_exceptionType_13,
  output [1:0]   io_toIbuffer_bits_exceptionType_14,
  output [1:0]   io_toIbuffer_bits_exceptionType_15,
  output         io_toIbuffer_bits_crossPageIPFFix_0,
  output         io_toIbuffer_bits_crossPageIPFFix_1,
  output         io_toIbuffer_bits_crossPageIPFFix_2,
  output         io_toIbuffer_bits_crossPageIPFFix_3,
  output         io_toIbuffer_bits_crossPageIPFFix_4,
  output         io_toIbuffer_bits_crossPageIPFFix_5,
  output         io_toIbuffer_bits_crossPageIPFFix_6,
  output         io_toIbuffer_bits_crossPageIPFFix_7,
  output         io_toIbuffer_bits_crossPageIPFFix_8,
  output         io_toIbuffer_bits_crossPageIPFFix_9,
  output         io_toIbuffer_bits_crossPageIPFFix_10,
  output         io_toIbuffer_bits_crossPageIPFFix_11,
  output         io_toIbuffer_bits_crossPageIPFFix_12,
  output         io_toIbuffer_bits_crossPageIPFFix_13,
  output         io_toIbuffer_bits_crossPageIPFFix_14,
  output         io_toIbuffer_bits_crossPageIPFFix_15,
  output         io_toIbuffer_bits_illegalInstr_0,
  output         io_toIbuffer_bits_illegalInstr_1,
  output         io_toIbuffer_bits_illegalInstr_2,
  output         io_toIbuffer_bits_illegalInstr_3,
  output         io_toIbuffer_bits_illegalInstr_4,
  output         io_toIbuffer_bits_illegalInstr_5,
  output         io_toIbuffer_bits_illegalInstr_6,
  output         io_toIbuffer_bits_illegalInstr_7,
  output         io_toIbuffer_bits_illegalInstr_8,
  output         io_toIbuffer_bits_illegalInstr_9,
  output         io_toIbuffer_bits_illegalInstr_10,
  output         io_toIbuffer_bits_illegalInstr_11,
  output         io_toIbuffer_bits_illegalInstr_12,
  output         io_toIbuffer_bits_illegalInstr_13,
  output         io_toIbuffer_bits_illegalInstr_14,
  output         io_toIbuffer_bits_illegalInstr_15,
  output [3:0]   io_toIbuffer_bits_triggered_0,
  output [3:0]   io_toIbuffer_bits_triggered_1,
  output [3:0]   io_toIbuffer_bits_triggered_2,
  output [3:0]   io_toIbuffer_bits_triggered_3,
  output [3:0]   io_toIbuffer_bits_triggered_4,
  output [3:0]   io_toIbuffer_bits_triggered_5,
  output [3:0]   io_toIbuffer_bits_triggered_6,
  output [3:0]   io_toIbuffer_bits_triggered_7,
  output [3:0]   io_toIbuffer_bits_triggered_8,
  output [3:0]   io_toIbuffer_bits_triggered_9,
  output [3:0]   io_toIbuffer_bits_triggered_10,
  output [3:0]   io_toIbuffer_bits_triggered_11,
  output [3:0]   io_toIbuffer_bits_triggered_12,
  output [3:0]   io_toIbuffer_bits_triggered_13,
  output [3:0]   io_toIbuffer_bits_triggered_14,
  output [3:0]   io_toIbuffer_bits_triggered_15,
  output         io_toIbuffer_bits_isLastInFtqEntry_0,
  output         io_toIbuffer_bits_isLastInFtqEntry_1,
  output         io_toIbuffer_bits_isLastInFtqEntry_2,
  output         io_toIbuffer_bits_isLastInFtqEntry_3,
  output         io_toIbuffer_bits_isLastInFtqEntry_4,
  output         io_toIbuffer_bits_isLastInFtqEntry_5,
  output         io_toIbuffer_bits_isLastInFtqEntry_6,
  output         io_toIbuffer_bits_isLastInFtqEntry_7,
  output         io_toIbuffer_bits_isLastInFtqEntry_8,
  output         io_toIbuffer_bits_isLastInFtqEntry_9,
  output         io_toIbuffer_bits_isLastInFtqEntry_10,
  output         io_toIbuffer_bits_isLastInFtqEntry_11,
  output         io_toIbuffer_bits_isLastInFtqEntry_12,
  output         io_toIbuffer_bits_isLastInFtqEntry_13,
  output         io_toIbuffer_bits_isLastInFtqEntry_14,
  output         io_toIbuffer_bits_isLastInFtqEntry_15,
  output         io_toIbuffer_bits_ftqPtr_flag,
  output [5:0]   io_toIbuffer_bits_ftqPtr_value,
  output         io_toBackend_gpaddrMem_wen,
  output [5:0]   io_toBackend_gpaddrMem_waddr,
  output [55:0]  io_toBackend_gpaddrMem_wdata_gpaddr,
  output         io_toBackend_gpaddrMem_wdata_isForVSnonLeafPTE,
  input          io_uncacheInter_fromUncache_valid,
  input  [31:0]  io_uncacheInter_fromUncache_bits_data,
  input          io_uncacheInter_toUncache_ready,
  output         io_uncacheInter_toUncache_valid,
  output [47:0]  io_uncacheInter_toUncache_bits_addr,
  input          io_frontendTrigger_tUpdate_valid,
  input  [1:0]   io_frontendTrigger_tUpdate_bits_addr,
  input  [1:0]   io_frontendTrigger_tUpdate_bits_tdata_matchType,
  input          io_frontendTrigger_tUpdate_bits_tdata_select,
  input  [3:0]   io_frontendTrigger_tUpdate_bits_tdata_action,
  input          io_frontendTrigger_tUpdate_bits_tdata_chain,
  input  [63:0]  io_frontendTrigger_tUpdate_bits_tdata_tdata2,
  input          io_frontendTrigger_tEnableVec_0,
  input          io_frontendTrigger_tEnableVec_1,
  input          io_frontendTrigger_tEnableVec_2,
  input          io_frontendTrigger_tEnableVec_3,
  input          io_frontendTrigger_debugMode,
  input          io_frontendTrigger_triggerCanRaiseBpExp,
  input          io_rob_commits_0_valid,
  input          io_rob_commits_0_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_0_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_0_bits_ftqOffset,
  input          io_rob_commits_1_valid,
  input          io_rob_commits_1_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_1_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_1_bits_ftqOffset,
  input          io_rob_commits_2_valid,
  input          io_rob_commits_2_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_2_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_2_bits_ftqOffset,
  input          io_rob_commits_3_valid,
  input          io_rob_commits_3_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_3_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_3_bits_ftqOffset,
  input          io_rob_commits_4_valid,
  input          io_rob_commits_4_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_4_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_4_bits_ftqOffset,
  input          io_rob_commits_5_valid,
  input          io_rob_commits_5_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_5_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_5_bits_ftqOffset,
  input          io_rob_commits_6_valid,
  input          io_rob_commits_6_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_6_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_6_bits_ftqOffset,
  input          io_rob_commits_7_valid,
  input          io_rob_commits_7_bits_ftqIdx_flag,
  input  [5:0]   io_rob_commits_7_bits_ftqIdx_value,
  input  [3:0]   io_rob_commits_7_bits_ftqOffset,
  input          io_iTLBInter_req_ready,
  output         io_iTLBInter_req_valid,
  output [49:0]  io_iTLBInter_req_bits_vaddr,
  output         io_iTLBInter_resp_ready,
  input          io_iTLBInter_resp_valid,
  input  [47:0]  io_iTLBInter_resp_bits_paddr_0,
  input  [63:0]  io_iTLBInter_resp_bits_gpaddr_0,
  input  [1:0]   io_iTLBInter_resp_bits_pbmt_0,
  input          io_iTLBInter_resp_bits_isForVSnonLeafPTE,
  input          io_iTLBInter_resp_bits_excp_0_gpf_instr,
  input          io_iTLBInter_resp_bits_excp_0_pf_instr,
  input          io_iTLBInter_resp_bits_excp_0_af_instr,
  output [47:0]  io_pmp_req_bits_addr,
  input          io_pmp_resp_instr,
  input          io_pmp_resp_mmio,
  output         io_mmioCommitRead_mmioFtqPtr_flag,
  output [5:0]   io_mmioCommitRead_mmioFtqPtr_value,
  input          io_mmioCommitRead_mmioLastCommit,
  input          io_csr_fsIsOff,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value,
  output [5:0]   io_perf_9_value,
  output [5:0]   io_perf_10_value,
  output [5:0]   io_perf_11_value,
  output [5:0]   io_perf_12_value
);

  wire              wb_redirect;
  wire              f3_wb_not_flush;
  wire              mmio_redirect;
  wire [15:0]       io_toIbuffer_bits_enqEnable_0;
  wire              io_toIbuffer_valid_0;
  reg               f3_lastHalf_valid;
  wire              f3_ready;
  wire              icacheRespAllValid;
  wire              f2_ready;
  wire              f1_ready;
  wire              io_ftqInter_fromFtq_req_ready_0;
  wire [31:0]       _mmioRVCExpander_io_out_bits;
  wire              _mmioRVCExpander_io_ill;
  wire [1:0]        _f3Predecoder_io_out_pd_0_brType;
  wire              _f3Predecoder_io_out_pd_0_isCall;
  wire              _f3Predecoder_io_out_pd_0_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_1_brType;
  wire              _f3Predecoder_io_out_pd_1_isCall;
  wire              _f3Predecoder_io_out_pd_1_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_2_brType;
  wire              _f3Predecoder_io_out_pd_2_isCall;
  wire              _f3Predecoder_io_out_pd_2_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_3_brType;
  wire              _f3Predecoder_io_out_pd_3_isCall;
  wire              _f3Predecoder_io_out_pd_3_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_4_brType;
  wire              _f3Predecoder_io_out_pd_4_isCall;
  wire              _f3Predecoder_io_out_pd_4_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_5_brType;
  wire              _f3Predecoder_io_out_pd_5_isCall;
  wire              _f3Predecoder_io_out_pd_5_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_6_brType;
  wire              _f3Predecoder_io_out_pd_6_isCall;
  wire              _f3Predecoder_io_out_pd_6_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_7_brType;
  wire              _f3Predecoder_io_out_pd_7_isCall;
  wire              _f3Predecoder_io_out_pd_7_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_8_brType;
  wire              _f3Predecoder_io_out_pd_8_isCall;
  wire              _f3Predecoder_io_out_pd_8_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_9_brType;
  wire              _f3Predecoder_io_out_pd_9_isCall;
  wire              _f3Predecoder_io_out_pd_9_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_10_brType;
  wire              _f3Predecoder_io_out_pd_10_isCall;
  wire              _f3Predecoder_io_out_pd_10_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_11_brType;
  wire              _f3Predecoder_io_out_pd_11_isCall;
  wire              _f3Predecoder_io_out_pd_11_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_12_brType;
  wire              _f3Predecoder_io_out_pd_12_isCall;
  wire              _f3Predecoder_io_out_pd_12_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_13_brType;
  wire              _f3Predecoder_io_out_pd_13_isCall;
  wire              _f3Predecoder_io_out_pd_13_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_14_brType;
  wire              _f3Predecoder_io_out_pd_14_isCall;
  wire              _f3Predecoder_io_out_pd_14_isRet;
  wire [1:0]        _f3Predecoder_io_out_pd_15_brType;
  wire              _f3Predecoder_io_out_pd_15_isCall;
  wire              _f3Predecoder_io_out_pd_15_isRet;
  wire [31:0]       _expanders_15_io_out_bits;
  wire              _expanders_15_io_ill;
  wire [31:0]       _expanders_14_io_out_bits;
  wire              _expanders_14_io_ill;
  wire [31:0]       _expanders_13_io_out_bits;
  wire              _expanders_13_io_ill;
  wire [31:0]       _expanders_12_io_out_bits;
  wire              _expanders_12_io_ill;
  wire [31:0]       _expanders_11_io_out_bits;
  wire              _expanders_11_io_ill;
  wire [31:0]       _expanders_10_io_out_bits;
  wire              _expanders_10_io_ill;
  wire [31:0]       _expanders_9_io_out_bits;
  wire              _expanders_9_io_ill;
  wire [31:0]       _expanders_8_io_out_bits;
  wire              _expanders_8_io_ill;
  wire [31:0]       _expanders_7_io_out_bits;
  wire              _expanders_7_io_ill;
  wire [31:0]       _expanders_6_io_out_bits;
  wire              _expanders_6_io_ill;
  wire [31:0]       _expanders_5_io_out_bits;
  wire              _expanders_5_io_ill;
  wire [31:0]       _expanders_4_io_out_bits;
  wire              _expanders_4_io_ill;
  wire [31:0]       _expanders_3_io_out_bits;
  wire              _expanders_3_io_ill;
  wire [31:0]       _expanders_2_io_out_bits;
  wire              _expanders_2_io_ill;
  wire [31:0]       _expanders_1_io_out_bits;
  wire              _expanders_1_io_ill;
  wire [31:0]       _expanders_0_io_out_bits;
  wire              _expanders_0_io_ill;
  wire              _predChecker_io_out_stage1Out_fixedRange_0;
  wire              _predChecker_io_out_stage1Out_fixedRange_1;
  wire              _predChecker_io_out_stage1Out_fixedRange_2;
  wire              _predChecker_io_out_stage1Out_fixedRange_3;
  wire              _predChecker_io_out_stage1Out_fixedRange_4;
  wire              _predChecker_io_out_stage1Out_fixedRange_5;
  wire              _predChecker_io_out_stage1Out_fixedRange_6;
  wire              _predChecker_io_out_stage1Out_fixedRange_7;
  wire              _predChecker_io_out_stage1Out_fixedRange_8;
  wire              _predChecker_io_out_stage1Out_fixedRange_9;
  wire              _predChecker_io_out_stage1Out_fixedRange_10;
  wire              _predChecker_io_out_stage1Out_fixedRange_11;
  wire              _predChecker_io_out_stage1Out_fixedRange_12;
  wire              _predChecker_io_out_stage1Out_fixedRange_13;
  wire              _predChecker_io_out_stage1Out_fixedRange_14;
  wire              _predChecker_io_out_stage1Out_fixedRange_15;
  wire              _predChecker_io_out_stage1Out_fixedTaken_0;
  wire              _predChecker_io_out_stage1Out_fixedTaken_1;
  wire              _predChecker_io_out_stage1Out_fixedTaken_2;
  wire              _predChecker_io_out_stage1Out_fixedTaken_3;
  wire              _predChecker_io_out_stage1Out_fixedTaken_4;
  wire              _predChecker_io_out_stage1Out_fixedTaken_5;
  wire              _predChecker_io_out_stage1Out_fixedTaken_6;
  wire              _predChecker_io_out_stage1Out_fixedTaken_7;
  wire              _predChecker_io_out_stage1Out_fixedTaken_8;
  wire              _predChecker_io_out_stage1Out_fixedTaken_9;
  wire              _predChecker_io_out_stage1Out_fixedTaken_10;
  wire              _predChecker_io_out_stage1Out_fixedTaken_11;
  wire              _predChecker_io_out_stage1Out_fixedTaken_12;
  wire              _predChecker_io_out_stage1Out_fixedTaken_13;
  wire              _predChecker_io_out_stage1Out_fixedTaken_14;
  wire              _predChecker_io_out_stage1Out_fixedTaken_15;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_0;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_1;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_2;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_3;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_4;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_5;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_6;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_7;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_8;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_9;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_10;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_11;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_12;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_13;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_14;
  wire [49:0]       _predChecker_io_out_stage2Out_fixedTarget_15;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_0;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_1;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_2;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_3;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_4;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_5;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_6;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_7;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_8;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_9;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_10;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_11;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_12;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_13;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_14;
  wire [49:0]       _predChecker_io_out_stage2Out_jalTarget_15;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_0;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_1;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_2;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_3;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_4;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_5;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_6;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_7;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_8;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_9;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_10;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_11;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_12;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_13;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_14;
  wire              _predChecker_io_out_stage2Out_fixedMissPred_15;
  wire              _preDecoder_io_out_pd_0_isRVC;
  wire              _preDecoder_io_out_pd_1_valid;
  wire              _preDecoder_io_out_pd_1_isRVC;
  wire              _preDecoder_io_out_pd_2_valid;
  wire              _preDecoder_io_out_pd_2_isRVC;
  wire              _preDecoder_io_out_pd_3_valid;
  wire              _preDecoder_io_out_pd_3_isRVC;
  wire              _preDecoder_io_out_pd_4_valid;
  wire              _preDecoder_io_out_pd_4_isRVC;
  wire              _preDecoder_io_out_pd_5_valid;
  wire              _preDecoder_io_out_pd_5_isRVC;
  wire              _preDecoder_io_out_pd_6_valid;
  wire              _preDecoder_io_out_pd_6_isRVC;
  wire              _preDecoder_io_out_pd_7_valid;
  wire              _preDecoder_io_out_pd_7_isRVC;
  wire              _preDecoder_io_out_pd_8_valid;
  wire              _preDecoder_io_out_pd_8_isRVC;
  wire              _preDecoder_io_out_pd_9_valid;
  wire              _preDecoder_io_out_pd_9_isRVC;
  wire              _preDecoder_io_out_pd_10_valid;
  wire              _preDecoder_io_out_pd_10_isRVC;
  wire              _preDecoder_io_out_pd_11_valid;
  wire              _preDecoder_io_out_pd_11_isRVC;
  wire              _preDecoder_io_out_pd_12_valid;
  wire              _preDecoder_io_out_pd_12_isRVC;
  wire              _preDecoder_io_out_pd_13_valid;
  wire              _preDecoder_io_out_pd_13_isRVC;
  wire              _preDecoder_io_out_pd_14_valid;
  wire              _preDecoder_io_out_pd_14_isRVC;
  wire              _preDecoder_io_out_pd_15_valid;
  wire              _preDecoder_io_out_pd_15_isRVC;
  wire              _preDecoder_io_out_hasHalfValid_2;
  wire              _preDecoder_io_out_hasHalfValid_3;
  wire              _preDecoder_io_out_hasHalfValid_4;
  wire              _preDecoder_io_out_hasHalfValid_5;
  wire              _preDecoder_io_out_hasHalfValid_6;
  wire              _preDecoder_io_out_hasHalfValid_7;
  wire              _preDecoder_io_out_hasHalfValid_8;
  wire              _preDecoder_io_out_hasHalfValid_9;
  wire              _preDecoder_io_out_hasHalfValid_10;
  wire              _preDecoder_io_out_hasHalfValid_11;
  wire              _preDecoder_io_out_hasHalfValid_12;
  wire              _preDecoder_io_out_hasHalfValid_13;
  wire              _preDecoder_io_out_hasHalfValid_14;
  wire              _preDecoder_io_out_hasHalfValid_15;
  wire [31:0]       _preDecoder_io_out_instr_0;
  wire [31:0]       _preDecoder_io_out_instr_1;
  wire [31:0]       _preDecoder_io_out_instr_2;
  wire [31:0]       _preDecoder_io_out_instr_3;
  wire [31:0]       _preDecoder_io_out_instr_4;
  wire [31:0]       _preDecoder_io_out_instr_5;
  wire [31:0]       _preDecoder_io_out_instr_6;
  wire [31:0]       _preDecoder_io_out_instr_7;
  wire [31:0]       _preDecoder_io_out_instr_8;
  wire [31:0]       _preDecoder_io_out_instr_9;
  wire [31:0]       _preDecoder_io_out_instr_10;
  wire [31:0]       _preDecoder_io_out_instr_11;
  wire [31:0]       _preDecoder_io_out_instr_12;
  wire [31:0]       _preDecoder_io_out_instr_13;
  wire [31:0]       _preDecoder_io_out_instr_14;
  wire [31:0]       _preDecoder_io_out_instr_15;
  wire [63:0]       _preDecoder_io_out_jumpOffset_0;
  wire [63:0]       _preDecoder_io_out_jumpOffset_1;
  wire [63:0]       _preDecoder_io_out_jumpOffset_2;
  wire [63:0]       _preDecoder_io_out_jumpOffset_3;
  wire [63:0]       _preDecoder_io_out_jumpOffset_4;
  wire [63:0]       _preDecoder_io_out_jumpOffset_5;
  wire [63:0]       _preDecoder_io_out_jumpOffset_6;
  wire [63:0]       _preDecoder_io_out_jumpOffset_7;
  wire [63:0]       _preDecoder_io_out_jumpOffset_8;
  wire [63:0]       _preDecoder_io_out_jumpOffset_9;
  wire [63:0]       _preDecoder_io_out_jumpOffset_10;
  wire [63:0]       _preDecoder_io_out_jumpOffset_11;
  wire [63:0]       _preDecoder_io_out_jumpOffset_12;
  wire [63:0]       _preDecoder_io_out_jumpOffset_13;
  wire [63:0]       _preDecoder_io_out_jumpOffset_14;
  wire [63:0]       _preDecoder_io_out_jumpOffset_15;
  wire              f0_fire =
    io_ftqInter_fromFtq_req_ready_0 & io_ftqInter_fromFtq_req_valid;
  wire              f3_flush =
    io_ftqInter_fromFtq_redirect_valid | wb_redirect & ~f3_wb_not_flush;
  wire              f2_flush =
    io_ftqInter_fromFtq_redirect_valid | mmio_redirect | wb_redirect;
  assign io_ftqInter_fromFtq_req_ready_0 = f1_ready & io_icacheInter_icacheReady;
  reg               f1_valid;
  reg  [49:0]       f1_ftq_req_startAddr;
  reg  [49:0]       f1_ftq_req_nextlineStart;
  reg  [49:0]       f1_ftq_req_nextStartAddr;
  reg               f1_ftq_req_ftqIdx_flag;
  reg  [5:0]        f1_ftq_req_ftqIdx_value;
  reg               f1_ftq_req_ftqOffset_valid;
  reg  [3:0]        f1_ftq_req_ftqOffset_bits;
  reg               f1_doubleLine;
  wire              f1_fire = f1_valid & f2_ready;
  assign f1_ready = f1_fire | ~f1_valid;
  reg               f2_valid;
  reg  [49:0]       f2_ftq_req_startAddr;
  reg  [49:0]       f2_ftq_req_nextlineStart;
  reg  [49:0]       f2_ftq_req_nextStartAddr;
  reg               f2_ftq_req_ftqIdx_flag;
  reg  [5:0]        f2_ftq_req_ftqIdx_value;
  reg               f2_ftq_req_ftqOffset_valid;
  reg  [3:0]        f2_ftq_req_ftqOffset_bits;
  reg               f2_doubleLine;
  wire              f2_fire = f2_valid & f3_ready & icacheRespAllValid;
  assign f2_ready = f2_fire | ~f2_valid;
  wire              f2_icache_all_resp_wire =
    io_icacheInter_resp_valid & io_icacheInter_resp_bits_vaddr_0 == f2_ftq_req_startAddr
    & (io_icacheInter_resp_bits_doubleline
       & io_icacheInter_resp_bits_vaddr_1 == f2_ftq_req_nextlineStart | ~f2_doubleLine);
  reg               f2_icache_all_resp_reg;
  assign icacheRespAllValid = f2_icache_all_resp_reg | f2_icache_all_resp_wire;
  reg  [11:0]       f2_pc_lower_result_0;
  reg  [11:0]       f2_pc_lower_result_1;
  reg  [11:0]       f2_pc_lower_result_2;
  reg  [11:0]       f2_pc_lower_result_3;
  reg  [11:0]       f2_pc_lower_result_4;
  reg  [11:0]       f2_pc_lower_result_5;
  reg  [11:0]       f2_pc_lower_result_6;
  reg  [11:0]       f2_pc_lower_result_7;
  reg  [11:0]       f2_pc_lower_result_8;
  reg  [11:0]       f2_pc_lower_result_9;
  reg  [11:0]       f2_pc_lower_result_10;
  reg  [11:0]       f2_pc_lower_result_11;
  reg  [11:0]       f2_pc_lower_result_12;
  reg  [11:0]       f2_pc_lower_result_13;
  reg  [11:0]       f2_pc_lower_result_14;
  reg  [11:0]       f2_pc_lower_result_15;
  reg  [38:0]       f2_pc_high;
  reg  [38:0]       f2_pc_high_plus1;
  reg  [6:0]        f2_cut_ptr_0;
  reg  [6:0]        f2_cut_ptr_1;
  reg  [6:0]        f2_cut_ptr_2;
  reg  [6:0]        f2_cut_ptr_3;
  reg  [6:0]        f2_cut_ptr_4;
  reg  [6:0]        f2_cut_ptr_5;
  reg  [6:0]        f2_cut_ptr_6;
  reg  [6:0]        f2_cut_ptr_7;
  reg  [6:0]        f2_cut_ptr_8;
  reg  [6:0]        f2_cut_ptr_9;
  reg  [6:0]        f2_cut_ptr_10;
  reg  [6:0]        f2_cut_ptr_11;
  reg  [6:0]        f2_cut_ptr_12;
  reg  [6:0]        f2_cut_ptr_13;
  reg  [6:0]        f2_cut_ptr_14;
  reg  [6:0]        f2_cut_ptr_15;
  reg  [6:0]        f2_cut_ptr_16;
  reg  [49:0]       f2_resend_vaddr;
  wire [63:0][15:0] _GEN =
    {{io_icacheInter_resp_bits_data[511:496]},
     {io_icacheInter_resp_bits_data[495:480]},
     {io_icacheInter_resp_bits_data[479:464]},
     {io_icacheInter_resp_bits_data[463:448]},
     {io_icacheInter_resp_bits_data[447:432]},
     {io_icacheInter_resp_bits_data[431:416]},
     {io_icacheInter_resp_bits_data[415:400]},
     {io_icacheInter_resp_bits_data[399:384]},
     {io_icacheInter_resp_bits_data[383:368]},
     {io_icacheInter_resp_bits_data[367:352]},
     {io_icacheInter_resp_bits_data[351:336]},
     {io_icacheInter_resp_bits_data[335:320]},
     {io_icacheInter_resp_bits_data[319:304]},
     {io_icacheInter_resp_bits_data[303:288]},
     {io_icacheInter_resp_bits_data[287:272]},
     {io_icacheInter_resp_bits_data[271:256]},
     {io_icacheInter_resp_bits_data[255:240]},
     {io_icacheInter_resp_bits_data[239:224]},
     {io_icacheInter_resp_bits_data[223:208]},
     {io_icacheInter_resp_bits_data[207:192]},
     {io_icacheInter_resp_bits_data[191:176]},
     {io_icacheInter_resp_bits_data[175:160]},
     {io_icacheInter_resp_bits_data[159:144]},
     {io_icacheInter_resp_bits_data[143:128]},
     {io_icacheInter_resp_bits_data[127:112]},
     {io_icacheInter_resp_bits_data[111:96]},
     {io_icacheInter_resp_bits_data[95:80]},
     {io_icacheInter_resp_bits_data[79:64]},
     {io_icacheInter_resp_bits_data[63:48]},
     {io_icacheInter_resp_bits_data[47:32]},
     {io_icacheInter_resp_bits_data[31:16]},
     {io_icacheInter_resp_bits_data[15:0]},
     {io_icacheInter_resp_bits_data[511:496]},
     {io_icacheInter_resp_bits_data[495:480]},
     {io_icacheInter_resp_bits_data[479:464]},
     {io_icacheInter_resp_bits_data[463:448]},
     {io_icacheInter_resp_bits_data[447:432]},
     {io_icacheInter_resp_bits_data[431:416]},
     {io_icacheInter_resp_bits_data[415:400]},
     {io_icacheInter_resp_bits_data[399:384]},
     {io_icacheInter_resp_bits_data[383:368]},
     {io_icacheInter_resp_bits_data[367:352]},
     {io_icacheInter_resp_bits_data[351:336]},
     {io_icacheInter_resp_bits_data[335:320]},
     {io_icacheInter_resp_bits_data[319:304]},
     {io_icacheInter_resp_bits_data[303:288]},
     {io_icacheInter_resp_bits_data[287:272]},
     {io_icacheInter_resp_bits_data[271:256]},
     {io_icacheInter_resp_bits_data[255:240]},
     {io_icacheInter_resp_bits_data[239:224]},
     {io_icacheInter_resp_bits_data[223:208]},
     {io_icacheInter_resp_bits_data[207:192]},
     {io_icacheInter_resp_bits_data[191:176]},
     {io_icacheInter_resp_bits_data[175:160]},
     {io_icacheInter_resp_bits_data[159:144]},
     {io_icacheInter_resp_bits_data[143:128]},
     {io_icacheInter_resp_bits_data[127:112]},
     {io_icacheInter_resp_bits_data[111:96]},
     {io_icacheInter_resp_bits_data[95:80]},
     {io_icacheInter_resp_bits_data[79:64]},
     {io_icacheInter_resp_bits_data[63:48]},
     {io_icacheInter_resp_bits_data[47:32]},
     {io_icacheInter_resp_bits_data[31:16]},
     {io_icacheInter_resp_bits_data[15:0]}};
  reg               f3_valid;
  reg  [49:0]       f3_ftq_req_startAddr;
  reg  [49:0]       f3_ftq_req_nextStartAddr;
  reg               f3_ftq_req_ftqIdx_flag;
  reg  [5:0]        f3_ftq_req_ftqIdx_value;
  reg               f3_ftq_req_ftqOffset_valid;
  reg  [3:0]        f3_ftq_req_ftqOffset_bits;
  reg               f3_doubleLine;
  wire              f3_fire = io_toIbuffer_ready & io_toIbuffer_valid_0;
  reg  [1:0]        f3_exception_0;
  reg  [1:0]        f3_exception_1;
  reg               f3_pmp_mmio;
  reg  [1:0]        f3_itlb_pbmt;
  reg               f3_backendException;
  reg  [31:0]       f3_instr_0;
  reg  [31:0]       f3_instr_1;
  reg  [31:0]       f3_instr_2;
  reg  [31:0]       f3_instr_3;
  reg  [31:0]       f3_instr_4;
  reg  [31:0]       f3_instr_5;
  reg  [31:0]       f3_instr_6;
  reg  [31:0]       f3_instr_7;
  reg  [31:0]       f3_instr_8;
  reg  [31:0]       f3_instr_9;
  reg  [31:0]       f3_instr_10;
  reg  [31:0]       f3_instr_11;
  reg  [31:0]       f3_instr_12;
  reg  [31:0]       f3_instr_13;
  reg  [31:0]       f3_instr_14;
  reg  [31:0]       f3_instr_15;
  reg               f3_pd_wire_0_isRVC;
  reg               f3_pd_wire_1_valid;
  reg               f3_pd_wire_1_isRVC;
  reg               f3_pd_wire_2_valid;
  reg               f3_pd_wire_2_isRVC;
  reg               f3_pd_wire_3_valid;
  reg               f3_pd_wire_3_isRVC;
  reg               f3_pd_wire_4_valid;
  reg               f3_pd_wire_4_isRVC;
  reg               f3_pd_wire_5_valid;
  reg               f3_pd_wire_5_isRVC;
  reg               f3_pd_wire_6_valid;
  reg               f3_pd_wire_6_isRVC;
  reg               f3_pd_wire_7_valid;
  reg               f3_pd_wire_7_isRVC;
  reg               f3_pd_wire_8_valid;
  reg               f3_pd_wire_8_isRVC;
  reg               f3_pd_wire_9_valid;
  reg               f3_pd_wire_9_isRVC;
  reg               f3_pd_wire_10_valid;
  reg               f3_pd_wire_10_isRVC;
  reg               f3_pd_wire_11_valid;
  reg               f3_pd_wire_11_isRVC;
  reg               f3_pd_wire_12_valid;
  reg               f3_pd_wire_12_isRVC;
  reg               f3_pd_wire_13_valid;
  reg               f3_pd_wire_13_isRVC;
  reg               f3_pd_wire_14_valid;
  reg               f3_pd_wire_14_isRVC;
  reg               f3_pd_wire_15_valid;
  reg               f3_pd_wire_15_isRVC;
  reg  [63:0]       f3_jump_offset_0;
  reg  [63:0]       f3_jump_offset_1;
  reg  [63:0]       f3_jump_offset_2;
  reg  [63:0]       f3_jump_offset_3;
  reg  [63:0]       f3_jump_offset_4;
  reg  [63:0]       f3_jump_offset_5;
  reg  [63:0]       f3_jump_offset_6;
  reg  [63:0]       f3_jump_offset_7;
  reg  [63:0]       f3_jump_offset_8;
  reg  [63:0]       f3_jump_offset_9;
  reg  [63:0]       f3_jump_offset_10;
  reg  [63:0]       f3_jump_offset_11;
  reg  [63:0]       f3_jump_offset_12;
  reg  [63:0]       f3_jump_offset_13;
  reg  [63:0]       f3_jump_offset_14;
  reg  [63:0]       f3_jump_offset_15;
  reg  [1:0]        f3_exception_vec_0;
  reg  [1:0]        f3_exception_vec_1;
  reg  [1:0]        f3_exception_vec_2;
  reg  [1:0]        f3_exception_vec_3;
  reg  [1:0]        f3_exception_vec_4;
  reg  [1:0]        f3_exception_vec_5;
  reg  [1:0]        f3_exception_vec_6;
  reg  [1:0]        f3_exception_vec_7;
  reg  [1:0]        f3_exception_vec_8;
  reg  [1:0]        f3_exception_vec_9;
  reg  [1:0]        f3_exception_vec_10;
  reg  [1:0]        f3_exception_vec_11;
  reg  [1:0]        f3_exception_vec_12;
  reg  [1:0]        f3_exception_vec_13;
  reg  [1:0]        f3_exception_vec_14;
  reg  [1:0]        f3_exception_vec_15;
  reg  [1:0]        f3_crossPage_exception_vec_0;
  reg  [1:0]        f3_crossPage_exception_vec_1;
  reg  [1:0]        f3_crossPage_exception_vec_2;
  reg  [1:0]        f3_crossPage_exception_vec_3;
  reg  [1:0]        f3_crossPage_exception_vec_4;
  reg  [1:0]        f3_crossPage_exception_vec_5;
  reg  [1:0]        f3_crossPage_exception_vec_6;
  reg  [1:0]        f3_crossPage_exception_vec_7;
  reg  [1:0]        f3_crossPage_exception_vec_8;
  reg  [1:0]        f3_crossPage_exception_vec_9;
  reg  [1:0]        f3_crossPage_exception_vec_10;
  reg  [1:0]        f3_crossPage_exception_vec_11;
  reg  [1:0]        f3_crossPage_exception_vec_12;
  reg  [1:0]        f3_crossPage_exception_vec_13;
  reg  [1:0]        f3_crossPage_exception_vec_14;
  reg  [1:0]        f3_crossPage_exception_vec_15;
  reg  [11:0]       f3_pc_lower_result_0;
  reg  [11:0]       f3_pc_lower_result_1;
  reg  [11:0]       f3_pc_lower_result_2;
  reg  [11:0]       f3_pc_lower_result_3;
  reg  [11:0]       f3_pc_lower_result_4;
  reg  [11:0]       f3_pc_lower_result_5;
  reg  [11:0]       f3_pc_lower_result_6;
  reg  [11:0]       f3_pc_lower_result_7;
  reg  [11:0]       f3_pc_lower_result_8;
  reg  [11:0]       f3_pc_lower_result_9;
  reg  [11:0]       f3_pc_lower_result_10;
  reg  [11:0]       f3_pc_lower_result_11;
  reg  [11:0]       f3_pc_lower_result_12;
  reg  [11:0]       f3_pc_lower_result_13;
  reg  [11:0]       f3_pc_lower_result_14;
  reg  [11:0]       f3_pc_lower_result_15;
  reg  [38:0]       f3_pc_high;
  reg  [38:0]       f3_pc_high_plus1;
  wire [49:0]       f3_pc_0 =
    {f3_pc_lower_result_0[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_0[10:0]};
  wire [49:0]       f3_pc_1 =
    {f3_pc_lower_result_1[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_1[10:0]};
  wire [49:0]       f3_pc_2 =
    {f3_pc_lower_result_2[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_2[10:0]};
  wire [49:0]       f3_pc_3 =
    {f3_pc_lower_result_3[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_3[10:0]};
  wire [49:0]       f3_pc_4 =
    {f3_pc_lower_result_4[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_4[10:0]};
  wire [49:0]       f3_pc_5 =
    {f3_pc_lower_result_5[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_5[10:0]};
  wire [49:0]       f3_pc_6 =
    {f3_pc_lower_result_6[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_6[10:0]};
  wire [49:0]       f3_pc_7 =
    {f3_pc_lower_result_7[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_7[10:0]};
  wire [49:0]       f3_pc_8 =
    {f3_pc_lower_result_8[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_8[10:0]};
  wire [49:0]       f3_pc_9 =
    {f3_pc_lower_result_9[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_9[10:0]};
  wire [49:0]       f3_pc_10 =
    {f3_pc_lower_result_10[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_10[10:0]};
  wire [49:0]       f3_pc_11 =
    {f3_pc_lower_result_11[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_11[10:0]};
  wire [49:0]       f3_pc_12 =
    {f3_pc_lower_result_12[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_12[10:0]};
  wire [49:0]       f3_pc_13 =
    {f3_pc_lower_result_13[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_13[10:0]};
  wire [49:0]       f3_pc_14 =
    {f3_pc_lower_result_14[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_14[10:0]};
  wire [49:0]       f3_pc_15 =
    {f3_pc_lower_result_15[11] ? f3_pc_high_plus1 : f3_pc_high,
     f3_pc_lower_result_15[10:0]};
  reg  [11:0]       f3_pc_last_lower_result_plus2;
  reg  [11:0]       f3_pc_last_lower_result_plus4;
  reg  [15:0]       f3_instr_range;
  reg               f3_hasHalfValid_2;
  reg               f3_hasHalfValid_3;
  reg               f3_hasHalfValid_4;
  reg               f3_hasHalfValid_5;
  reg               f3_hasHalfValid_6;
  reg               f3_hasHalfValid_7;
  reg               f3_hasHalfValid_8;
  reg               f3_hasHalfValid_9;
  reg               f3_hasHalfValid_10;
  reg               f3_hasHalfValid_11;
  reg               f3_hasHalfValid_12;
  reg               f3_hasHalfValid_13;
  reg               f3_hasHalfValid_14;
  reg               f3_hasHalfValid_15;
  reg  [47:0]       f3_paddrs_0;
  reg  [55:0]       f3_gpaddr;
  reg               f3_isForVSnonLeafPTE;
  reg  [49:0]       f3_resend_vaddr;
  reg  [15:0]       f3_mmio_data_0;
  reg  [15:0]       f3_mmio_data_1;
  reg               mmio_is_RVC;
  reg  [47:0]       mmio_resend_addr;
  reg  [1:0]        mmio_resend_exception;
  reg  [55:0]       mmio_resend_gpaddr;
  reg               mmio_resend_isForVSnonLeafPTE;
  reg               is_first_instr;
  wire [6:0]        _f3_wb_not_flush_T_1 =
    {f3_ftq_req_ftqIdx_flag, f3_ftq_req_ftqIdx_value};
  reg               io_mmioCommitRead_mmioFtqPtr_REG_flag;
  reg  [5:0]        io_mmioCommitRead_mmioFtqPtr_REG_value;
  reg  [3:0]        mmio_state;
  wire              _mmio_state_T_14 = f3_itlb_pbmt == 2'h1;
  wire              f3_req_is_mmio =
    f3_valid & (f3_pmp_mmio | _mmio_state_T_14 | f3_itlb_pbmt == 2'h2)
    & ~((|f3_exception_0) | (|f3_exception_1));
  wire              f3_mmio_req_commit = f3_req_is_mmio & mmio_state == 4'hA;
  wire              _mmio_redirect_T = mmio_state == 4'h9;
  wire              f3_mmio_to_commit = f3_req_is_mmio & _mmio_redirect_T;
  reg               f3_mmio_to_commit_next;
  reg               fromFtqRedirectReg_bits_r_ftqIdx_flag;
  reg  [5:0]        fromFtqRedirectReg_bits_r_ftqIdx_value;
  reg  [3:0]        fromFtqRedirectReg_bits_r_ftqOffset;
  reg               fromFtqRedirectReg_bits_r_level;
  reg               fromFtqRedirectReg_valid_REG;
  reg               mmioF3Flush;
  wire              f3_ftq_flush_self =
    fromFtqRedirectReg_valid_REG & fromFtqRedirectReg_bits_r_level;
  wire              f3_ftq_flush_by_older =
    fromFtqRedirectReg_valid_REG
    & (fromFtqRedirectReg_bits_r_ftqIdx_flag ^ f3_ftq_req_ftqIdx_flag
       ^ fromFtqRedirectReg_bits_r_ftqIdx_value < f3_ftq_req_ftqIdx_value);
  reg               f3_mmio_use_seq_pc;
  reg               REG;
  assign f3_ready =
    io_toIbuffer_ready & (f3_mmio_req_commit | ~f3_req_is_mmio) | ~f3_valid;
  wire              _GEN_0 = mmio_state == 4'h0;
  wire              _GEN_1 = mmio_state == 4'h1;
  wire              _GEN_2 = mmio_state == 4'h2;
  wire              _GEN_3 = mmio_state == 4'h3;
  wire              _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;
  wire              _GEN_5 = mmio_state == 4'h4;
  wire              _GEN_6 = mmio_state == 4'h5;
  wire              _GEN_7 = mmio_state == 4'h6;
  wire              _GEN_8 = mmio_state == 4'h7;
  wire              _GEN_9 = mmio_state == 4'h8;
  wire              _GEN_10 = f3_ftq_flush_self | f3_ftq_flush_by_older;
  wire              _io_uncacheInter_toUncache_bits_addr_T = mmio_state == 4'h7;
  wire              io_uncacheInter_toUncache_valid_0 =
    (mmio_state == 4'h2 | _io_uncacheInter_toUncache_bits_addr_T) & f3_req_is_mmio;
  wire              io_iTLBInter_req_valid_0 = mmio_state == 4'h4 & f3_req_is_mmio;
  wire              io_iTLBInter_resp_ready_0 = mmio_state == 4'h5 & f3_req_is_mmio;
  reg               predChecker_io_in_fire_in_REG;
  reg               f3_lastHalf_disable;
  wire              f3_instr_valid_1 = f3_lastHalf_valid | f3_pd_wire_1_valid;
  wire              f3_instr_valid_2 =
    f3_lastHalf_valid ? f3_hasHalfValid_2 : f3_pd_wire_2_valid;
  wire              f3_instr_valid_3 =
    f3_lastHalf_valid ? f3_hasHalfValid_3 : f3_pd_wire_3_valid;
  wire              f3_instr_valid_4 =
    f3_lastHalf_valid ? f3_hasHalfValid_4 : f3_pd_wire_4_valid;
  wire              f3_instr_valid_5 =
    f3_lastHalf_valid ? f3_hasHalfValid_5 : f3_pd_wire_5_valid;
  wire              f3_instr_valid_6 =
    f3_lastHalf_valid ? f3_hasHalfValid_6 : f3_pd_wire_6_valid;
  wire              f3_instr_valid_7 =
    f3_lastHalf_valid ? f3_hasHalfValid_7 : f3_pd_wire_7_valid;
  wire              f3_instr_valid_8 =
    f3_lastHalf_valid ? f3_hasHalfValid_8 : f3_pd_wire_8_valid;
  wire              f3_instr_valid_9 =
    f3_lastHalf_valid ? f3_hasHalfValid_9 : f3_pd_wire_9_valid;
  wire              f3_instr_valid_10 =
    f3_lastHalf_valid ? f3_hasHalfValid_10 : f3_pd_wire_10_valid;
  wire              f3_instr_valid_11 =
    f3_lastHalf_valid ? f3_hasHalfValid_11 : f3_pd_wire_11_valid;
  wire              f3_instr_valid_12 =
    f3_lastHalf_valid ? f3_hasHalfValid_12 : f3_pd_wire_12_valid;
  wire              f3_instr_valid_13 =
    f3_lastHalf_valid ? f3_hasHalfValid_13 : f3_pd_wire_13_valid;
  wire              f3_instr_valid_14 =
    f3_lastHalf_valid ? f3_hasHalfValid_14 : f3_pd_wire_14_valid;
  wire              f3_instr_valid_15 =
    f3_lastHalf_valid ? f3_hasHalfValid_15 : f3_pd_wire_15_valid;
  assign io_toIbuffer_valid_0 =
    f3_valid & (~f3_req_is_mmio | f3_mmio_to_commit & ~f3_mmio_to_commit_next)
    & ~f3_flush;
  wire [3:0]        _GEN_11 =
    {{io_toIbuffer_bits_enqEnable_0[5:4], io_toIbuffer_bits_enqEnable_0[7]} & 3'h5, 1'h0}
    | {io_toIbuffer_bits_enqEnable_0[7:6], io_toIbuffer_bits_enqEnable_0[9:8]} & 4'h5;
  wire [15:0]       _GEN_12 =
    io_toIbuffer_bits_enqEnable_0[15]
      ? 16'h1
      : io_toIbuffer_bits_enqEnable_0[14]
          ? 16'h2
          : io_toIbuffer_bits_enqEnable_0[13]
              ? 16'h4
              : io_toIbuffer_bits_enqEnable_0[12]
                  ? 16'h8
                  : io_toIbuffer_bits_enqEnable_0[11]
                      ? 16'h10
                      : io_toIbuffer_bits_enqEnable_0[10]
                          ? 16'h20
                          : io_toIbuffer_bits_enqEnable_0[9]
                              ? 16'h40
                              : _GEN_11[0]
                                  ? 16'h80
                                  : _GEN_11[1]
                                      ? 16'h100
                                      : _GEN_11[2]
                                          ? 16'h200
                                          : _GEN_11[3]
                                              ? 16'h400
                                              : io_toIbuffer_bits_enqEnable_0[4]
                                                  ? 16'h800
                                                  : io_toIbuffer_bits_enqEnable_0[3]
                                                      ? 16'h1000
                                                      : io_toIbuffer_bits_enqEnable_0[2]
                                                          ? 16'h2000
                                                          : io_toIbuffer_bits_enqEnable_0[1]
                                                              ? 16'h4000
                                                              : {io_toIbuffer_bits_enqEnable_0[0],
                                                                 15'h0};
  wire [3:0]        _GEN_13 =
    {{_GEN_12[5:4], _GEN_12[7]} & 3'h5, 1'h0} | {_GEN_12[7:6], _GEN_12[9:8]} & 4'h5;
  reg               mmioFlushWb_valid_REG;
  wire [31:0]       _mmioRVCExpander_io_in_T_1 =
    f3_req_is_mmio ? {f3_mmio_data_1, f3_mmio_data_0} : 32'h0;
  wire [1:0]        brType =
    {f3_mmio_data_0[15:13], f3_mmio_data_0[11:0]} == 15'h4002
      ? 2'h0
      : {f3_mmio_data_0[15:13], f3_mmio_data_0[1:0]} == 5'h15
          ? 2'h2
          : {f3_mmio_data_0[15:13], f3_mmio_data_0[6:0]} == 10'h202
              ? 2'h3
              : {f3_mmio_data_0[15:14], f3_mmio_data_0[1:0]} == 4'hD
                  ? 2'h1
                  : f3_mmio_data_0[6:0] == 7'h6F
                      ? 2'h2
                      : {f3_mmio_data_0[14:12], f3_mmio_data_0[6:0]} == 10'h67
                          ? 2'h3
                          : {1'h0, f3_mmio_data_0[6:0] == 7'h63};
  wire [4:0]        rd =
    (&(f3_mmio_data_0[1:0])) ? f3_mmio_data_0[11:7] : {4'h0, f3_mmio_data_0[12]};
  wire              _isCall_T = brType == 2'h2;
  wire [4:0]        rs =
    (&(f3_mmio_data_0[1:0]))
      ? {f3_mmio_data_1[3:0], f3_mmio_data_0[15]}
      : _isCall_T ? 5'h0 : f3_mmio_data_0[11:7];
  wire              isCall =
    (_isCall_T & (&(f3_mmio_data_0[1:0])) | (&brType)) & (rd == 5'h1 | rd == 5'h5);
  wire              mmioFlushWb_bits_pd_0_isRVC =
    f3_req_is_mmio ? ~(&(f3_mmio_data_0[1:0])) : f3_pd_wire_0_isRVC;
  wire [1:0]        mmioFlushWb_bits_pd_0_brType =
    f3_req_is_mmio ? brType : _f3Predecoder_io_out_pd_0_brType;
  assign io_toIbuffer_bits_enqEnable_0 =
    f3_req_is_mmio
      ? 16'h1
      : f3_lastHalf_valid
          ? {_predChecker_io_out_stage1Out_fixedRange_15,
             _predChecker_io_out_stage1Out_fixedRange_14,
             _predChecker_io_out_stage1Out_fixedRange_13,
             _predChecker_io_out_stage1Out_fixedRange_12,
             _predChecker_io_out_stage1Out_fixedRange_11,
             _predChecker_io_out_stage1Out_fixedRange_10,
             _predChecker_io_out_stage1Out_fixedRange_9,
             _predChecker_io_out_stage1Out_fixedRange_8,
             _predChecker_io_out_stage1Out_fixedRange_7,
             _predChecker_io_out_stage1Out_fixedRange_6,
             _predChecker_io_out_stage1Out_fixedRange_5,
             _predChecker_io_out_stage1Out_fixedRange_4,
             _predChecker_io_out_stage1Out_fixedRange_3,
             _predChecker_io_out_stage1Out_fixedRange_2,
             _predChecker_io_out_stage1Out_fixedRange_1,
             _predChecker_io_out_stage1Out_fixedRange_0}
            & {f3_instr_valid_15,
               f3_instr_valid_14,
               f3_instr_valid_13,
               f3_instr_valid_12,
               f3_instr_valid_11,
               f3_instr_valid_10,
               f3_instr_valid_9,
               f3_instr_valid_8,
               f3_instr_valid_7,
               f3_instr_valid_6,
               f3_instr_valid_5,
               f3_instr_valid_4,
               f3_instr_valid_3,
               f3_instr_valid_2,
               f3_instr_valid_1,
               ~f3_lastHalf_valid} & 16'hFFFE
          : {_predChecker_io_out_stage1Out_fixedRange_15,
             _predChecker_io_out_stage1Out_fixedRange_14,
             _predChecker_io_out_stage1Out_fixedRange_13,
             _predChecker_io_out_stage1Out_fixedRange_12,
             _predChecker_io_out_stage1Out_fixedRange_11,
             _predChecker_io_out_stage1Out_fixedRange_10,
             _predChecker_io_out_stage1Out_fixedRange_9,
             _predChecker_io_out_stage1Out_fixedRange_8,
             _predChecker_io_out_stage1Out_fixedRange_7,
             _predChecker_io_out_stage1Out_fixedRange_6,
             _predChecker_io_out_stage1Out_fixedRange_5,
             _predChecker_io_out_stage1Out_fixedRange_4,
             _predChecker_io_out_stage1Out_fixedRange_3,
             _predChecker_io_out_stage1Out_fixedRange_2,
             _predChecker_io_out_stage1Out_fixedRange_1,
             _predChecker_io_out_stage1Out_fixedRange_0}
            & {f3_instr_valid_15,
               f3_instr_valid_14,
               f3_instr_valid_13,
               f3_instr_valid_12,
               f3_instr_valid_11,
               f3_instr_valid_10,
               f3_instr_valid_9,
               f3_instr_valid_8,
               f3_instr_valid_7,
               f3_instr_valid_6,
               f3_instr_valid_5,
               f3_instr_valid_4,
               f3_instr_valid_3,
               f3_instr_valid_2,
               f3_instr_valid_1,
               ~f3_lastHalf_valid};
  reg               mmio_redirect_REG;
  assign mmio_redirect =
    f3_req_is_mmio & _mmio_redirect_T & mmio_redirect_REG & f3_mmio_use_seq_pc;
  reg               wb_enable_REG;
  wire              wb_enable = wb_enable_REG & ~f3_req_is_mmio & ~f3_flush;
  reg               wb_valid;
  reg               wb_ftq_req_ftqIdx_flag;
  reg  [5:0]        wb_ftq_req_ftqIdx_value;
  reg               wb_check_result_stage1_fixedTaken_0;
  reg               wb_check_result_stage1_fixedTaken_1;
  reg               wb_check_result_stage1_fixedTaken_2;
  reg               wb_check_result_stage1_fixedTaken_3;
  reg               wb_check_result_stage1_fixedTaken_4;
  reg               wb_check_result_stage1_fixedTaken_5;
  reg               wb_check_result_stage1_fixedTaken_6;
  reg               wb_check_result_stage1_fixedTaken_7;
  reg               wb_check_result_stage1_fixedTaken_8;
  reg               wb_check_result_stage1_fixedTaken_9;
  reg               wb_check_result_stage1_fixedTaken_10;
  reg               wb_check_result_stage1_fixedTaken_11;
  reg               wb_check_result_stage1_fixedTaken_12;
  reg               wb_check_result_stage1_fixedTaken_13;
  reg               wb_check_result_stage1_fixedTaken_14;
  reg               wb_check_result_stage1_fixedTaken_15;
  reg  [15:0]       wb_instr_range;
  reg  [11:0]       wb_pc_lower_result_0;
  reg  [11:0]       wb_pc_lower_result_1;
  reg  [11:0]       wb_pc_lower_result_2;
  reg  [11:0]       wb_pc_lower_result_3;
  reg  [11:0]       wb_pc_lower_result_4;
  reg  [11:0]       wb_pc_lower_result_5;
  reg  [11:0]       wb_pc_lower_result_6;
  reg  [11:0]       wb_pc_lower_result_7;
  reg  [11:0]       wb_pc_lower_result_8;
  reg  [11:0]       wb_pc_lower_result_9;
  reg  [11:0]       wb_pc_lower_result_10;
  reg  [11:0]       wb_pc_lower_result_11;
  reg  [11:0]       wb_pc_lower_result_12;
  reg  [11:0]       wb_pc_lower_result_13;
  reg  [11:0]       wb_pc_lower_result_14;
  reg  [11:0]       wb_pc_lower_result_15;
  reg  [38:0]       wb_pc_high;
  reg  [38:0]       wb_pc_high_plus1;
  reg               wb_pd_0_isRVC;
  reg  [1:0]        wb_pd_0_brType;
  reg               wb_pd_0_isCall;
  reg               wb_pd_0_isRet;
  reg               wb_pd_1_isRVC;
  reg  [1:0]        wb_pd_1_brType;
  reg               wb_pd_1_isCall;
  reg               wb_pd_1_isRet;
  reg               wb_pd_2_isRVC;
  reg  [1:0]        wb_pd_2_brType;
  reg               wb_pd_2_isCall;
  reg               wb_pd_2_isRet;
  reg               wb_pd_3_isRVC;
  reg  [1:0]        wb_pd_3_brType;
  reg               wb_pd_3_isCall;
  reg               wb_pd_3_isRet;
  reg               wb_pd_4_isRVC;
  reg  [1:0]        wb_pd_4_brType;
  reg               wb_pd_4_isCall;
  reg               wb_pd_4_isRet;
  reg               wb_pd_5_isRVC;
  reg  [1:0]        wb_pd_5_brType;
  reg               wb_pd_5_isCall;
  reg               wb_pd_5_isRet;
  reg               wb_pd_6_isRVC;
  reg  [1:0]        wb_pd_6_brType;
  reg               wb_pd_6_isCall;
  reg               wb_pd_6_isRet;
  reg               wb_pd_7_isRVC;
  reg  [1:0]        wb_pd_7_brType;
  reg               wb_pd_7_isCall;
  reg               wb_pd_7_isRet;
  reg               wb_pd_8_isRVC;
  reg  [1:0]        wb_pd_8_brType;
  reg               wb_pd_8_isCall;
  reg               wb_pd_8_isRet;
  reg               wb_pd_9_isRVC;
  reg  [1:0]        wb_pd_9_brType;
  reg               wb_pd_9_isCall;
  reg               wb_pd_9_isRet;
  reg               wb_pd_10_isRVC;
  reg  [1:0]        wb_pd_10_brType;
  reg               wb_pd_10_isCall;
  reg               wb_pd_10_isRet;
  reg               wb_pd_11_isRVC;
  reg  [1:0]        wb_pd_11_brType;
  reg               wb_pd_11_isCall;
  reg               wb_pd_11_isRet;
  reg               wb_pd_12_isRVC;
  reg  [1:0]        wb_pd_12_brType;
  reg               wb_pd_12_isCall;
  reg               wb_pd_12_isRet;
  reg               wb_pd_13_isRVC;
  reg  [1:0]        wb_pd_13_brType;
  reg               wb_pd_13_isCall;
  reg               wb_pd_13_isRet;
  reg               wb_pd_14_isRVC;
  reg  [1:0]        wb_pd_14_brType;
  reg               wb_pd_14_isCall;
  reg               wb_pd_14_isRet;
  reg               wb_pd_15_isRVC;
  reg  [1:0]        wb_pd_15_brType;
  reg               wb_pd_15_isCall;
  reg               wb_pd_15_isRet;
  reg               wb_instr_valid_0;
  reg               wb_instr_valid_1;
  reg               wb_instr_valid_2;
  reg               wb_instr_valid_3;
  reg               wb_instr_valid_4;
  reg               wb_instr_valid_5;
  reg               wb_instr_valid_6;
  reg               wb_instr_valid_7;
  reg               wb_instr_valid_8;
  reg               wb_instr_valid_9;
  reg               wb_instr_valid_10;
  reg               wb_instr_valid_11;
  reg               wb_instr_valid_12;
  reg               wb_instr_valid_13;
  reg               wb_instr_valid_14;
  reg               wb_instr_valid_15;
  reg  [3:0]        wb_lastIdx;
  reg               wb_false_lastHalf_r;
  wire              wb_false_lastHalf = wb_false_lastHalf_r & wb_lastIdx != 4'hF;
  reg  [49:0]       wb_false_target;
  assign f3_wb_not_flush =
    {wb_ftq_req_ftqIdx_flag, wb_ftq_req_ftqIdx_value} == _f3_wb_not_flush_T_1 & f3_valid
    & wb_valid;
  reg               REG_1;
  reg               REG_2;
  reg               REG_3;
  wire              _checkFlushWbjalTargetIdx_T_1 =
    wb_instr_valid_0 & wb_pd_0_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_5 =
    wb_instr_valid_2 & wb_pd_2_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_9 =
    wb_instr_valid_4 & wb_pd_4_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_13 =
    wb_instr_valid_6 & wb_pd_6_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_17 =
    wb_instr_valid_8 & wb_pd_8_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_21 =
    wb_instr_valid_10 & wb_pd_10_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_25 =
    wb_instr_valid_12 & wb_pd_12_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_32 =
    _checkFlushWbjalTargetIdx_T_1 | wb_instr_valid_1 & wb_pd_1_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_36 =
    _checkFlushWbjalTargetIdx_T_32 | _checkFlushWbjalTargetIdx_T_5 | wb_instr_valid_3
    & wb_pd_3_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_38 =
    _checkFlushWbjalTargetIdx_T_9 | wb_instr_valid_5 & wb_pd_5_brType == 2'h2;
  wire              _checkFlushWbjalTargetIdx_T_46 =
    _checkFlushWbjalTargetIdx_T_17 | wb_instr_valid_9 & wb_pd_9_brType == 2'h2;
  wire              _checkFlushWb_bits_misOffset_bits_T =
    _predChecker_io_out_stage2Out_fixedMissPred_0
    | _predChecker_io_out_stage2Out_fixedMissPred_1;
  wire              _checkFlushWb_bits_misOffset_bits_T_2 =
    _predChecker_io_out_stage2Out_fixedMissPred_2
    | _predChecker_io_out_stage2Out_fixedMissPred_3;
  wire [1:0]        _checkFlushWb_bits_misOffset_bits_T_3 =
    {1'h1, ~_predChecker_io_out_stage2Out_fixedMissPred_2};
  wire              _checkFlushWbTargetIdx_T_4 =
    _checkFlushWb_bits_misOffset_bits_T | _checkFlushWb_bits_misOffset_bits_T_2;
  wire [1:0]        _GEN_14 = {1'h0, ~_predChecker_io_out_stage2Out_fixedMissPred_0};
  wire              _checkFlushWb_bits_misOffset_bits_T_6 =
    _predChecker_io_out_stage2Out_fixedMissPred_4
    | _predChecker_io_out_stage2Out_fixedMissPred_5;
  wire [2:0]        _checkFlushWb_bits_misOffset_bits_T_7 =
    {2'h2, ~_predChecker_io_out_stage2Out_fixedMissPred_4};
  wire              _checkFlushWb_bits_misOffset_bits_T_8 =
    _predChecker_io_out_stage2Out_fixedMissPred_6
    | _predChecker_io_out_stage2Out_fixedMissPred_7;
  wire [2:0]        _checkFlushWb_bits_misOffset_bits_T_9 =
    {2'h3, ~_predChecker_io_out_stage2Out_fixedMissPred_6};
  wire              _checkFlushWb_bits_misOffset_bits_T_14 =
    _predChecker_io_out_stage2Out_fixedMissPred_8
    | _predChecker_io_out_stage2Out_fixedMissPred_9;
  wire [3:0]        _checkFlushWb_bits_misOffset_bits_T_15 =
    {3'h4, ~_predChecker_io_out_stage2Out_fixedMissPred_8};
  wire              _checkFlushWb_bits_misOffset_bits_T_16 =
    _predChecker_io_out_stage2Out_fixedMissPred_10
    | _predChecker_io_out_stage2Out_fixedMissPred_11;
  wire [3:0]        _checkFlushWb_bits_misOffset_bits_T_17 =
    {3'h5, ~_predChecker_io_out_stage2Out_fixedMissPred_10};
  wire              _checkFlushWb_bits_misOffset_bits_T_20 =
    _predChecker_io_out_stage2Out_fixedMissPred_12
    | _predChecker_io_out_stage2Out_fixedMissPred_13;
  wire [3:0]        _checkFlushWb_bits_misOffset_bits_T_21 =
    {3'h6, ~_predChecker_io_out_stage2Out_fixedMissPred_12};
  wire [3:0]        _checkFlushWb_bits_misOffset_bits_T_23 =
    {3'h7, ~_predChecker_io_out_stage2Out_fixedMissPred_14};
  wire              checkFlushWb_bits_misOffset_valid =
    _checkFlushWb_bits_misOffset_bits_T | _checkFlushWb_bits_misOffset_bits_T_2
    | _checkFlushWb_bits_misOffset_bits_T_6 | _checkFlushWb_bits_misOffset_bits_T_8
    | _checkFlushWb_bits_misOffset_bits_T_14 | _checkFlushWb_bits_misOffset_bits_T_16
    | _checkFlushWb_bits_misOffset_bits_T_20
    | _predChecker_io_out_stage2Out_fixedMissPred_14
    | _predChecker_io_out_stage2Out_fixedMissPred_15 | wb_false_lastHalf;
  wire              _checkFlushWb_bits_misOffset_bits_T_4 =
    _checkFlushWb_bits_misOffset_bits_T | _checkFlushWb_bits_misOffset_bits_T_2;
  wire [15:0][49:0] _GEN_15 =
    {{_predChecker_io_out_stage2Out_fixedTarget_15},
     {_predChecker_io_out_stage2Out_fixedTarget_14},
     {_predChecker_io_out_stage2Out_fixedTarget_13},
     {_predChecker_io_out_stage2Out_fixedTarget_12},
     {_predChecker_io_out_stage2Out_fixedTarget_11},
     {_predChecker_io_out_stage2Out_fixedTarget_10},
     {_predChecker_io_out_stage2Out_fixedTarget_9},
     {_predChecker_io_out_stage2Out_fixedTarget_8},
     {_predChecker_io_out_stage2Out_fixedTarget_7},
     {_predChecker_io_out_stage2Out_fixedTarget_6},
     {_predChecker_io_out_stage2Out_fixedTarget_5},
     {_predChecker_io_out_stage2Out_fixedTarget_4},
     {_predChecker_io_out_stage2Out_fixedTarget_3},
     {_predChecker_io_out_stage2Out_fixedTarget_2},
     {_predChecker_io_out_stage2Out_fixedTarget_1},
     {_predChecker_io_out_stage2Out_fixedTarget_0}};
  wire [15:0][49:0] _GEN_16 =
    {{_predChecker_io_out_stage2Out_jalTarget_15},
     {_predChecker_io_out_stage2Out_jalTarget_14},
     {_predChecker_io_out_stage2Out_jalTarget_13},
     {_predChecker_io_out_stage2Out_jalTarget_12},
     {_predChecker_io_out_stage2Out_jalTarget_11},
     {_predChecker_io_out_stage2Out_jalTarget_10},
     {_predChecker_io_out_stage2Out_jalTarget_9},
     {_predChecker_io_out_stage2Out_jalTarget_8},
     {_predChecker_io_out_stage2Out_jalTarget_7},
     {_predChecker_io_out_stage2Out_jalTarget_6},
     {_predChecker_io_out_stage2Out_jalTarget_5},
     {_predChecker_io_out_stage2Out_jalTarget_4},
     {_predChecker_io_out_stage2Out_jalTarget_3},
     {_predChecker_io_out_stage2Out_jalTarget_2},
     {_predChecker_io_out_stage2Out_jalTarget_1},
     {_predChecker_io_out_stage2Out_jalTarget_0}};
  assign wb_redirect = checkFlushWb_bits_misOffset_valid & wb_valid;
  reg               f3_perf_info_only_0_hit;
  reg               f3_perf_info_only_0_miss;
  reg               f3_perf_info_hit_0_hit_1;
  reg               f3_perf_info_hit_0_miss_1;
  reg               f3_perf_info_miss_0_hit_1;
  reg               f3_perf_info_miss_0_miss_1;
  reg               f3_perf_info_bank_hit_1;
  reg               f3_perf_info_hit;
  reg               io_perf_0_value_REG;
  reg               io_perf_0_value_REG_1;
  reg               io_perf_1_value_REG;
  reg               io_perf_1_value_REG_1;
  reg               io_perf_2_value_REG;
  reg               io_perf_2_value_REG_1;
  reg               io_perf_3_value_REG;
  reg               io_perf_3_value_REG_1;
  reg               io_perf_4_value_REG;
  reg               io_perf_4_value_REG_1;
  reg               io_perf_5_value_REG;
  reg               io_perf_5_value_REG_1;
  reg               io_perf_6_value_REG;
  reg               io_perf_6_value_REG_1;
  reg               io_perf_7_value_REG;
  reg               io_perf_7_value_REG_1;
  reg               io_perf_8_value_REG;
  reg               io_perf_8_value_REG_1;
  reg               io_perf_9_value_REG;
  reg               io_perf_9_value_REG_1;
  reg               io_perf_10_value_REG;
  reg               io_perf_10_value_REG_1;
  reg               io_perf_11_value_REG;
  reg               io_perf_11_value_REG_1;
  reg               io_perf_12_value_REG;
  reg               io_perf_12_value_REG_1;
  wire [1:0]        tlb_exception =
    io_iTLBInter_resp_bits_excp_0_pf_instr
      ? 2'h1
      : io_iTLBInter_resp_bits_excp_0_gpf_instr
          ? 2'h2
          : {2{io_iTLBInter_resp_bits_excp_0_af_instr}};
  wire [1:0]        exception =
    (|tlb_exception)
      ? tlb_exception
      : io_iTLBInter_resp_bits_pbmt_0 == f3_itlb_pbmt ? 2'h0 : 2'h3;
  wire [1:0]        exception_1 =
    io_pmp_resp_instr
      ? {2{io_pmp_resp_instr}}
      : io_pmp_resp_mmio == f3_pmp_mmio ? 2'h0 : 2'h3;
  wire              _GEN_17 = io_iTLBInter_resp_ready_0 & io_iTLBInter_resp_valid;
  wire              _GEN_18 = mmio_state != 4'hA;
  wire              _GEN_19 = _GEN_8 | _GEN_9 | mmio_state == 4'h9;
  wire              _GEN_20 = _GEN_7 | _GEN_19;
  wire              _GEN_21 = _GEN_20 | _GEN_18;
  wire              _GEN_22 = _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;
  wire              f3_hasLastHalf =
    ~f3_pd_wire_15_isRVC & _predChecker_io_out_stage1Out_fixedRange_15 & f3_instr_valid_15
    & ~_predChecker_io_out_stage1Out_fixedTaken_15 & ~f3_req_is_mmio;
  wire [15:0][3:0]  _GEN_23 =
    {{mmio_state},
     {mmio_state},
     {mmio_state},
     {mmio_state},
     {mmio_state},
     {4'h0},
     {(|{io_rob_commits_7_valid
           & {io_rob_commits_7_bits_ftqIdx_flag,
              io_rob_commits_7_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_7_bits_ftqOffset == 4'h0,
         io_rob_commits_6_valid
           & {io_rob_commits_6_bits_ftqIdx_flag,
              io_rob_commits_6_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_6_bits_ftqOffset == 4'h0,
         io_rob_commits_5_valid
           & {io_rob_commits_5_bits_ftqIdx_flag,
              io_rob_commits_5_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_5_bits_ftqOffset == 4'h0,
         io_rob_commits_4_valid
           & {io_rob_commits_4_bits_ftqIdx_flag,
              io_rob_commits_4_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_4_bits_ftqOffset == 4'h0,
         io_rob_commits_3_valid
           & {io_rob_commits_3_bits_ftqIdx_flag,
              io_rob_commits_3_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_3_bits_ftqOffset == 4'h0,
         io_rob_commits_2_valid
           & {io_rob_commits_2_bits_ftqIdx_flag,
              io_rob_commits_2_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_2_bits_ftqOffset == 4'h0,
         io_rob_commits_1_valid
           & {io_rob_commits_1_bits_ftqIdx_flag,
              io_rob_commits_1_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_1_bits_ftqOffset == 4'h0,
         io_rob_commits_0_valid
           & {io_rob_commits_0_bits_ftqIdx_flag,
              io_rob_commits_0_bits_ftqIdx_value} == _f3_wb_not_flush_T_1
           & io_rob_commits_0_bits_ftqOffset == 4'h0}) | _mmio_state_T_14
        ? 4'hA
        : 4'h9},
     {io_uncacheInter_fromUncache_valid ? 4'h9 : mmio_state},
     {io_uncacheInter_toUncache_ready & io_uncacheInter_toUncache_valid_0 ? 4'h8 : 4'h7},
     {(|exception_1) ? 4'h9 : 4'h7},
     {_GEN_17 ? ((|exception) ? 4'h9 : 4'h6) : mmio_state},
     {{3'h2, io_iTLBInter_req_ready & io_iTLBInter_req_valid_0}},
     {io_uncacheInter_fromUncache_valid
        ? ((&(io_uncacheInter_fromUncache_bits_data[1:0])) & (&(f3_paddrs_0[2:1]))
             ? 4'h4
             : 4'h9)
        : mmio_state},
     {{3'h1, io_uncacheInter_toUncache_ready & io_uncacheInter_toUncache_valid_0}},
     {is_first_instr | io_mmioCommitRead_mmioLastCommit ? 4'h2 : 4'h1},
     {f3_req_is_mmio ? (_mmio_state_T_14 ? 4'h2 : 4'h1) : mmio_state}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      f1_valid <= 1'h0;
      f2_valid <= 1'h0;
      f2_icache_all_resp_reg <= 1'h0;
      f3_valid <= 1'h0;
      mmio_is_RVC <= 1'h0;
      mmio_resend_addr <= 48'h0;
      mmio_resend_exception <= 2'h0;
      mmio_resend_gpaddr <= 56'h0;
      mmio_resend_isForVSnonLeafPTE <= 1'h0;
      is_first_instr <= 1'h1;
      mmio_state <= 4'h0;
      fromFtqRedirectReg_bits_r_ftqIdx_flag <= 1'h0;
      fromFtqRedirectReg_bits_r_ftqIdx_value <= 6'h0;
      fromFtqRedirectReg_bits_r_ftqOffset <= 4'h0;
      fromFtqRedirectReg_bits_r_level <= 1'h0;
      fromFtqRedirectReg_valid_REG <= 1'h0;
      mmioF3Flush <= 1'h0;
      f3_mmio_use_seq_pc <= 1'h0;
      f3_lastHalf_valid <= 1'h0;
      predChecker_io_in_fire_in_REG <= 1'h0;
      f3_lastHalf_disable <= 1'h0;
      wb_valid <= 1'h0;
      REG_1 <= 1'h0;
      REG_2 <= 1'h0;
      REG_3 <= 1'h0;
    end
    else begin
      f1_valid <=
        ~f2_flush
        & (f0_fire
           & ~(f2_flush | io_ftqInter_fromFtq_flushFromBpu_s2_valid
               & (io_ftqInter_fromFtq_flushFromBpu_s2_bits_flag
                  ^ io_ftqInter_fromFtq_req_bits_ftqIdx_flag
                  ^ io_ftqInter_fromFtq_flushFromBpu_s2_bits_value <= io_ftqInter_fromFtq_req_bits_ftqIdx_value)
               | io_ftqInter_fromFtq_flushFromBpu_s3_valid
               & (io_ftqInter_fromFtq_flushFromBpu_s3_bits_flag
                  ^ io_ftqInter_fromFtq_req_bits_ftqIdx_flag
                  ^ io_ftqInter_fromFtq_flushFromBpu_s3_bits_value <= io_ftqInter_fromFtq_req_bits_ftqIdx_value))
           | ~f1_fire & f1_valid);
      f2_valid <= ~f2_flush & (f1_fire & ~f2_flush | ~f2_fire & f2_valid);
      f2_icache_all_resp_reg <=
        ~f2_flush
        & (f2_valid & f2_icache_all_resp_wire & ~f3_ready
           | ~(f2_fire & f2_icache_all_resp_reg) & f2_icache_all_resp_reg);
      f3_valid <=
        ~(f3_flush & ~f3_req_is_mmio | mmioF3Flush & f3_req_is_mmio
          & ~(f3_req_is_mmio & fromFtqRedirectReg_valid_REG & ~f3_ftq_flush_self
              & ~f3_ftq_flush_by_older))
        & (f2_fire & ~f2_flush
           | ~(f3_fire & ~f3_req_is_mmio | f3_req_is_mmio & f3_mmio_req_commit)
           & f3_valid);
      mmio_is_RVC <=
        ~_GEN_10
        & (_GEN_4
             ? mmio_is_RVC
             : _GEN_3
                 ? (io_uncacheInter_fromUncache_valid
                      ? ~(&(io_uncacheInter_fromUncache_bits_data[1:0]))
                      : mmio_is_RVC)
                 : (_GEN_5 | _GEN_6 | _GEN_20 | _GEN_18) & mmio_is_RVC);
      if (_GEN_10) begin
        mmio_resend_addr <= 48'h0;
        mmio_resend_exception <= 2'h0;
        mmio_resend_gpaddr <= 56'h0;
        mmio_state <= 4'h0;
      end
      else begin
        if (~_GEN_22) begin
          if (_GEN_6) begin
            if (_GEN_17) begin
              mmio_resend_addr <= io_iTLBInter_resp_bits_paddr_0;
              mmio_resend_exception <= exception;
              mmio_resend_gpaddr <= io_iTLBInter_resp_bits_gpaddr_0[55:0];
            end
          end
          else begin
            if (_GEN_21) begin
            end
            else
              mmio_resend_addr <= 48'h0;
            if (_GEN_7)
              mmio_resend_exception <= exception_1;
            else if (_GEN_19 | _GEN_18) begin
            end
            else
              mmio_resend_exception <= 2'h0;
            if (_GEN_21) begin
            end
            else
              mmio_resend_gpaddr <= 56'h0;
          end
        end
        mmio_state <= _GEN_23[mmio_state];
      end
      mmio_resend_isForVSnonLeafPTE <=
        ~_GEN_10
        & (_GEN_22
             ? mmio_resend_isForVSnonLeafPTE
             : _GEN_6
                 ? (_GEN_17
                      ? io_iTLBInter_resp_bits_isForVSnonLeafPTE
                      : mmio_resend_isForVSnonLeafPTE)
                 : _GEN_21 & mmio_resend_isForVSnonLeafPTE);
      is_first_instr <= ~(is_first_instr & f3_fire) & is_first_instr;
      if (io_ftqInter_fromFtq_redirect_valid) begin
        fromFtqRedirectReg_bits_r_ftqIdx_flag <=
          io_ftqInter_fromFtq_redirect_bits_ftqIdx_flag;
        fromFtqRedirectReg_bits_r_ftqIdx_value <=
          io_ftqInter_fromFtq_redirect_bits_ftqIdx_value;
        fromFtqRedirectReg_bits_r_ftqOffset <=
          io_ftqInter_fromFtq_redirect_bits_ftqOffset;
        fromFtqRedirectReg_bits_r_level <= io_ftqInter_fromFtq_redirect_bits_level;
      end
      fromFtqRedirectReg_valid_REG <= io_ftqInter_fromFtq_redirect_valid;
      mmioF3Flush <= f3_flush;
      f3_mmio_use_seq_pc <=
        REG & f3_req_is_mmio
        | ~(fromFtqRedirectReg_valid_REG
            & {fromFtqRedirectReg_bits_r_ftqIdx_flag,
               fromFtqRedirectReg_bits_r_ftqIdx_value} == _f3_wb_not_flush_T_1
            & fromFtqRedirectReg_bits_r_ftqOffset == 4'h0) & f3_mmio_use_seq_pc;
      f3_lastHalf_valid <=
        ~(wb_valid & REG_3 & _predChecker_io_out_stage2Out_fixedMissPred_15 & f3_fire
          | f3_flush)
        & (f3_fire ? f3_hasLastHalf & ~f3_lastHalf_disable : f3_lastHalf_valid);
      predChecker_io_in_fire_in_REG <= f2_fire;
      f3_lastHalf_disable <=
        wb_valid & REG_1 & _predChecker_io_out_stage2Out_fixedMissPred_15 & ~f3_fire
        & ~REG_2 & ~f3_flush | ~(f3_flush | f3_fire & f3_lastHalf_disable)
        & f3_lastHalf_disable;
      wb_valid <= wb_enable;
      REG_1 <= f3_hasLastHalf;
      REG_2 <= f3_fire;
      REG_3 <= f3_hasLastHalf;
    end
  end // always @(posedge, posedge)
  wire [11:0]       _GEN_24 = {1'h0, f1_ftq_req_startAddr[10:0]};
  wire [6:0]        _GEN_25 = {2'h0, f1_ftq_req_startAddr[5:1]};
  wire [1:0]        f2_exception_0 =
    (|io_icacheInter_resp_bits_exception_0) ? io_icacheInter_resp_bits_exception_0 : 2'h0;
  wire [1:0]        f2_exception_1 =
    (|io_icacheInter_resp_bits_exception_1)
      ? io_icacheInter_resp_bits_exception_1
      : ~io_icacheInter_resp_bits_doubleline
        | io_icacheInter_resp_bits_pmp_mmio_0 == io_icacheInter_resp_bits_pmp_mmio_1
        & io_icacheInter_resp_bits_itlb_pbmt_0 == io_icacheInter_resp_bits_itlb_pbmt_1
          ? 2'h0
          : 2'h3;
  wire [4:0]        _f2_ftr_range_T_2 =
    5'(5'(f2_ftq_req_nextStartAddr[4:0] - f2_ftq_req_startAddr[4:0]) - 5'h2);
  wire              _f3_last_validIdx_T_8 =
    _predChecker_io_out_stage1Out_fixedRange_6
    | _predChecker_io_out_stage1Out_fixedRange_7;
  wire              _f3_last_validIdx_T_16 =
    _predChecker_io_out_stage1Out_fixedRange_10
    | _predChecker_io_out_stage1Out_fixedRange_11;
  wire              _f3_last_validIdx_T_22 =
    _predChecker_io_out_stage1Out_fixedRange_14
    | _predChecker_io_out_stage1Out_fixedRange_15;
  wire              _f3_last_validIdx_T_24 =
    _predChecker_io_out_stage1Out_fixedRange_12
    | _predChecker_io_out_stage1Out_fixedRange_13 | _f3_last_validIdx_T_22;
  wire [3:0]        f3_last_validIdx =
    _predChecker_io_out_stage1Out_fixedRange_8
    | _predChecker_io_out_stage1Out_fixedRange_9 | _f3_last_validIdx_T_16
    | _f3_last_validIdx_T_24
      ? (_f3_last_validIdx_T_24
           ? (_f3_last_validIdx_T_22
                ? {3'h7, _predChecker_io_out_stage1Out_fixedRange_15}
                : {3'h6, _predChecker_io_out_stage1Out_fixedRange_13})
           : _f3_last_validIdx_T_16
               ? {3'h5, _predChecker_io_out_stage1Out_fixedRange_11}
               : {3'h4, _predChecker_io_out_stage1Out_fixedRange_9})
      : {1'h0,
         _predChecker_io_out_stage1Out_fixedRange_4
         | _predChecker_io_out_stage1Out_fixedRange_5 | _f3_last_validIdx_T_8
           ? (_f3_last_validIdx_T_8
                ? {2'h3, _predChecker_io_out_stage1Out_fixedRange_7}
                : {2'h2, _predChecker_io_out_stage1Out_fixedRange_5})
           : {1'h0,
              _predChecker_io_out_stage1Out_fixedRange_2
              | _predChecker_io_out_stage1Out_fixedRange_3
                ? {1'h1, _predChecker_io_out_stage1Out_fixedRange_3}
                : {1'h0, _predChecker_io_out_stage1Out_fixedRange_1}}};
  wire [15:0]       _GEN_26 =
    {{_predChecker_io_out_stage1Out_fixedTaken_15},
     {_predChecker_io_out_stage1Out_fixedTaken_14},
     {_predChecker_io_out_stage1Out_fixedTaken_13},
     {_predChecker_io_out_stage1Out_fixedTaken_12},
     {_predChecker_io_out_stage1Out_fixedTaken_11},
     {_predChecker_io_out_stage1Out_fixedTaken_10},
     {_predChecker_io_out_stage1Out_fixedTaken_9},
     {_predChecker_io_out_stage1Out_fixedTaken_8},
     {_predChecker_io_out_stage1Out_fixedTaken_7},
     {_predChecker_io_out_stage1Out_fixedTaken_6},
     {_predChecker_io_out_stage1Out_fixedTaken_5},
     {_predChecker_io_out_stage1Out_fixedTaken_4},
     {_predChecker_io_out_stage1Out_fixedTaken_3},
     {_predChecker_io_out_stage1Out_fixedTaken_2},
     {_predChecker_io_out_stage1Out_fixedTaken_1},
     {_predChecker_io_out_stage1Out_fixedTaken_0}};
  wire [15:0]       _GEN_27 =
    {{f3_instr_valid_15},
     {f3_instr_valid_14},
     {f3_instr_valid_13},
     {f3_instr_valid_12},
     {f3_instr_valid_11},
     {f3_instr_valid_10},
     {f3_instr_valid_9},
     {f3_instr_valid_8},
     {f3_instr_valid_7},
     {f3_instr_valid_6},
     {f3_instr_valid_5},
     {f3_instr_valid_4},
     {f3_instr_valid_3},
     {f3_instr_valid_2},
     {f3_instr_valid_1},
     {~f3_lastHalf_valid}};
  wire [15:0]       _GEN_28 =
    {{_predChecker_io_out_stage1Out_fixedRange_15},
     {_predChecker_io_out_stage1Out_fixedRange_14},
     {_predChecker_io_out_stage1Out_fixedRange_13},
     {_predChecker_io_out_stage1Out_fixedRange_12},
     {_predChecker_io_out_stage1Out_fixedRange_11},
     {_predChecker_io_out_stage1Out_fixedRange_10},
     {_predChecker_io_out_stage1Out_fixedRange_9},
     {_predChecker_io_out_stage1Out_fixedRange_8},
     {_predChecker_io_out_stage1Out_fixedRange_7},
     {_predChecker_io_out_stage1Out_fixedRange_6},
     {_predChecker_io_out_stage1Out_fixedRange_5},
     {_predChecker_io_out_stage1Out_fixedRange_4},
     {_predChecker_io_out_stage1Out_fixedRange_3},
     {_predChecker_io_out_stage1Out_fixedRange_2},
     {_predChecker_io_out_stage1Out_fixedRange_1},
     {_predChecker_io_out_stage1Out_fixedRange_0}};
  wire [15:0]       _GEN_29 =
    {{f3_pd_wire_15_isRVC},
     {f3_pd_wire_14_isRVC},
     {f3_pd_wire_13_isRVC},
     {f3_pd_wire_12_isRVC},
     {f3_pd_wire_11_isRVC},
     {f3_pd_wire_10_isRVC},
     {f3_pd_wire_9_isRVC},
     {f3_pd_wire_8_isRVC},
     {f3_pd_wire_7_isRVC},
     {f3_pd_wire_6_isRVC},
     {f3_pd_wire_5_isRVC},
     {f3_pd_wire_4_isRVC},
     {f3_pd_wire_3_isRVC},
     {f3_pd_wire_2_isRVC},
     {f3_pd_wire_1_isRVC},
     {f3_pd_wire_0_isRVC}};
  wire [15:0][49:0] _GEN_30 =
    {{{f3_pc_last_lower_result_plus4[11] ? f3_pc_high_plus1 : f3_pc_high,
       f3_pc_last_lower_result_plus4[10:0]}},
     {{f3_pc_last_lower_result_plus2[11] ? f3_pc_high_plus1 : f3_pc_high,
       f3_pc_last_lower_result_plus2[10:0]}},
     {f3_pc_15},
     {f3_pc_14},
     {f3_pc_13},
     {f3_pc_12},
     {f3_pc_11},
     {f3_pc_10},
     {f3_pc_9},
     {f3_pc_8},
     {f3_pc_7},
     {f3_pc_6},
     {f3_pc_5},
     {f3_pc_4},
     {f3_pc_3},
     {f3_pc_2}};
  wire [6:0]        _io_mmioCommitRead_mmioFtqPtr_flipped_new_ptr_new_ptr_T_1 =
    7'({f3_ftq_req_ftqIdx_flag, f3_ftq_req_ftqIdx_value} + 7'h3F);
  wire              f3_hit_1 = f3_fire & f3_doubleLine & f3_perf_info_bank_hit_1;
  always @(posedge clock) begin
    if (f0_fire) begin
      f1_ftq_req_startAddr <= io_ftqInter_fromFtq_req_bits_startAddr;
      f1_ftq_req_nextlineStart <= io_ftqInter_fromFtq_req_bits_nextlineStart;
      f1_ftq_req_nextStartAddr <= io_ftqInter_fromFtq_req_bits_nextStartAddr;
      f1_ftq_req_ftqIdx_flag <= io_ftqInter_fromFtq_req_bits_ftqIdx_flag;
      f1_ftq_req_ftqIdx_value <= io_ftqInter_fromFtq_req_bits_ftqIdx_value;
      f1_ftq_req_ftqOffset_valid <= io_ftqInter_fromFtq_req_bits_ftqOffset_valid;
      f1_ftq_req_ftqOffset_bits <= io_ftqInter_fromFtq_req_bits_ftqOffset_bits;
      f1_doubleLine <= io_ftqInter_fromFtq_req_bits_startAddr[5];
    end
    if (f1_fire) begin
      f2_ftq_req_startAddr <= f1_ftq_req_startAddr;
      f2_ftq_req_nextlineStart <= f1_ftq_req_nextlineStart;
      f2_ftq_req_nextStartAddr <= f1_ftq_req_nextStartAddr;
      f2_ftq_req_ftqIdx_flag <= f1_ftq_req_ftqIdx_flag;
      f2_ftq_req_ftqIdx_value <= f1_ftq_req_ftqIdx_value;
      f2_ftq_req_ftqOffset_valid <= f1_ftq_req_ftqOffset_valid;
      f2_ftq_req_ftqOffset_bits <= f1_ftq_req_ftqOffset_bits;
      f2_doubleLine <= f1_doubleLine;
      f2_pc_lower_result_0 <= {1'h0, f1_ftq_req_startAddr[10:0]};
      f2_pc_lower_result_1 <= 12'(_GEN_24 + 12'h2);
      f2_pc_lower_result_2 <= 12'(_GEN_24 + 12'h4);
      f2_pc_lower_result_3 <= 12'(_GEN_24 + 12'h6);
      f2_pc_lower_result_4 <= 12'(_GEN_24 + 12'h8);
      f2_pc_lower_result_5 <= 12'(_GEN_24 + 12'hA);
      f2_pc_lower_result_6 <= 12'(_GEN_24 + 12'hC);
      f2_pc_lower_result_7 <= 12'(_GEN_24 + 12'hE);
      f2_pc_lower_result_8 <= 12'(_GEN_24 + 12'h10);
      f2_pc_lower_result_9 <= 12'(_GEN_24 + 12'h12);
      f2_pc_lower_result_10 <= 12'(_GEN_24 + 12'h14);
      f2_pc_lower_result_11 <= 12'(_GEN_24 + 12'h16);
      f2_pc_lower_result_12 <= 12'(_GEN_24 + 12'h18);
      f2_pc_lower_result_13 <= 12'(_GEN_24 + 12'h1A);
      f2_pc_lower_result_14 <= 12'(_GEN_24 + 12'h1C);
      f2_pc_lower_result_15 <= 12'(_GEN_24 + 12'h1E);
      f2_pc_high <= f1_ftq_req_startAddr[49:11];
      f2_pc_high_plus1 <= 39'(f1_ftq_req_startAddr[49:11] + 39'h1);
      f2_cut_ptr_0 <= {2'h0, f1_ftq_req_startAddr[5:1]};
      f2_cut_ptr_1 <= 7'(_GEN_25 + 7'h1);
      f2_cut_ptr_2 <= 7'(_GEN_25 + 7'h2);
      f2_cut_ptr_3 <= 7'(_GEN_25 + 7'h3);
      f2_cut_ptr_4 <= 7'(_GEN_25 + 7'h4);
      f2_cut_ptr_5 <= 7'(_GEN_25 + 7'h5);
      f2_cut_ptr_6 <= 7'(_GEN_25 + 7'h6);
      f2_cut_ptr_7 <= 7'(_GEN_25 + 7'h7);
      f2_cut_ptr_8 <= 7'(_GEN_25 + 7'h8);
      f2_cut_ptr_9 <= 7'(_GEN_25 + 7'h9);
      f2_cut_ptr_10 <= 7'(_GEN_25 + 7'hA);
      f2_cut_ptr_11 <= 7'(_GEN_25 + 7'hB);
      f2_cut_ptr_12 <= 7'(_GEN_25 + 7'hC);
      f2_cut_ptr_13 <= 7'(_GEN_25 + 7'hD);
      f2_cut_ptr_14 <= 7'(_GEN_25 + 7'hE);
      f2_cut_ptr_15 <= 7'(_GEN_25 + 7'hF);
      f2_cut_ptr_16 <= 7'(_GEN_25 + 7'h10);
      f2_resend_vaddr <= 50'(f1_ftq_req_startAddr + 50'h2);
    end
    if (f2_fire) begin
      f3_ftq_req_startAddr <= f2_ftq_req_startAddr;
      f3_ftq_req_nextStartAddr <= f2_ftq_req_nextStartAddr;
      f3_ftq_req_ftqIdx_flag <= f2_ftq_req_ftqIdx_flag;
      f3_ftq_req_ftqIdx_value <= f2_ftq_req_ftqIdx_value;
      f3_ftq_req_ftqOffset_valid <= f2_ftq_req_ftqOffset_valid;
      f3_ftq_req_ftqOffset_bits <= f2_ftq_req_ftqOffset_bits;
      f3_doubleLine <= f2_doubleLine;
      f3_exception_0 <= f2_exception_0;
      f3_exception_1 <= f2_exception_1;
      f3_pmp_mmio <= io_icacheInter_resp_bits_pmp_mmio_0;
      f3_itlb_pbmt <= io_icacheInter_resp_bits_itlb_pbmt_0;
      f3_backendException <= io_icacheInter_resp_bits_backendException;
      f3_instr_0 <= _preDecoder_io_out_instr_0;
      f3_instr_1 <= _preDecoder_io_out_instr_1;
      f3_instr_2 <= _preDecoder_io_out_instr_2;
      f3_instr_3 <= _preDecoder_io_out_instr_3;
      f3_instr_4 <= _preDecoder_io_out_instr_4;
      f3_instr_5 <= _preDecoder_io_out_instr_5;
      f3_instr_6 <= _preDecoder_io_out_instr_6;
      f3_instr_7 <= _preDecoder_io_out_instr_7;
      f3_instr_8 <= _preDecoder_io_out_instr_8;
      f3_instr_9 <= _preDecoder_io_out_instr_9;
      f3_instr_10 <= _preDecoder_io_out_instr_10;
      f3_instr_11 <= _preDecoder_io_out_instr_11;
      f3_instr_12 <= _preDecoder_io_out_instr_12;
      f3_instr_13 <= _preDecoder_io_out_instr_13;
      f3_instr_14 <= _preDecoder_io_out_instr_14;
      f3_instr_15 <= _preDecoder_io_out_instr_15;
      f3_pd_wire_0_isRVC <= _preDecoder_io_out_pd_0_isRVC;
      f3_pd_wire_1_valid <= _preDecoder_io_out_pd_1_valid;
      f3_pd_wire_1_isRVC <= _preDecoder_io_out_pd_1_isRVC;
      f3_pd_wire_2_valid <= _preDecoder_io_out_pd_2_valid;
      f3_pd_wire_2_isRVC <= _preDecoder_io_out_pd_2_isRVC;
      f3_pd_wire_3_valid <= _preDecoder_io_out_pd_3_valid;
      f3_pd_wire_3_isRVC <= _preDecoder_io_out_pd_3_isRVC;
      f3_pd_wire_4_valid <= _preDecoder_io_out_pd_4_valid;
      f3_pd_wire_4_isRVC <= _preDecoder_io_out_pd_4_isRVC;
      f3_pd_wire_5_valid <= _preDecoder_io_out_pd_5_valid;
      f3_pd_wire_5_isRVC <= _preDecoder_io_out_pd_5_isRVC;
      f3_pd_wire_6_valid <= _preDecoder_io_out_pd_6_valid;
      f3_pd_wire_6_isRVC <= _preDecoder_io_out_pd_6_isRVC;
      f3_pd_wire_7_valid <= _preDecoder_io_out_pd_7_valid;
      f3_pd_wire_7_isRVC <= _preDecoder_io_out_pd_7_isRVC;
      f3_pd_wire_8_valid <= _preDecoder_io_out_pd_8_valid;
      f3_pd_wire_8_isRVC <= _preDecoder_io_out_pd_8_isRVC;
      f3_pd_wire_9_valid <= _preDecoder_io_out_pd_9_valid;
      f3_pd_wire_9_isRVC <= _preDecoder_io_out_pd_9_isRVC;
      f3_pd_wire_10_valid <= _preDecoder_io_out_pd_10_valid;
      f3_pd_wire_10_isRVC <= _preDecoder_io_out_pd_10_isRVC;
      f3_pd_wire_11_valid <= _preDecoder_io_out_pd_11_valid;
      f3_pd_wire_11_isRVC <= _preDecoder_io_out_pd_11_isRVC;
      f3_pd_wire_12_valid <= _preDecoder_io_out_pd_12_valid;
      f3_pd_wire_12_isRVC <= _preDecoder_io_out_pd_12_isRVC;
      f3_pd_wire_13_valid <= _preDecoder_io_out_pd_13_valid;
      f3_pd_wire_13_isRVC <= _preDecoder_io_out_pd_13_isRVC;
      f3_pd_wire_14_valid <= _preDecoder_io_out_pd_14_valid;
      f3_pd_wire_14_isRVC <= _preDecoder_io_out_pd_14_isRVC;
      f3_pd_wire_15_valid <= _preDecoder_io_out_pd_15_valid;
      f3_pd_wire_15_isRVC <= _preDecoder_io_out_pd_15_isRVC;
      f3_jump_offset_0 <= _preDecoder_io_out_jumpOffset_0;
      f3_jump_offset_1 <= _preDecoder_io_out_jumpOffset_1;
      f3_jump_offset_2 <= _preDecoder_io_out_jumpOffset_2;
      f3_jump_offset_3 <= _preDecoder_io_out_jumpOffset_3;
      f3_jump_offset_4 <= _preDecoder_io_out_jumpOffset_4;
      f3_jump_offset_5 <= _preDecoder_io_out_jumpOffset_5;
      f3_jump_offset_6 <= _preDecoder_io_out_jumpOffset_6;
      f3_jump_offset_7 <= _preDecoder_io_out_jumpOffset_7;
      f3_jump_offset_8 <= _preDecoder_io_out_jumpOffset_8;
      f3_jump_offset_9 <= _preDecoder_io_out_jumpOffset_9;
      f3_jump_offset_10 <= _preDecoder_io_out_jumpOffset_10;
      f3_jump_offset_11 <= _preDecoder_io_out_jumpOffset_11;
      f3_jump_offset_12 <= _preDecoder_io_out_jumpOffset_12;
      f3_jump_offset_13 <= _preDecoder_io_out_jumpOffset_13;
      f3_jump_offset_14 <= _preDecoder_io_out_jumpOffset_14;
      f3_jump_offset_15 <= _preDecoder_io_out_jumpOffset_15;
      f3_exception_vec_0 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_0[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_0[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_1 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_1[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_1[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_2 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_2[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_2[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_3 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_3[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_3[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_4 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_4[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_4[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_5 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_5[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_5[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_6 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_6[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_6[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_7 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_7[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_7[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_8 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_8[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_8[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_9 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_9[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_9[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_10 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_10[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_10[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_11 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_11[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_11[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_12 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_12[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_12[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_13 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_13[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_13[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_14 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_14[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_14[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_exception_vec_15 <=
        f2_ftq_req_startAddr[6] ^ ~(f2_pc_lower_result_15[6])
          ? f2_exception_0
          : (f2_ftq_req_startAddr[6] ^ f2_pc_lower_result_15[6]) & f2_doubleLine
              ? f2_exception_1
              : 2'h0;
      f3_crossPage_exception_vec_0 <=
        f2_pc_lower_result_0[5:0] == 6'h3E & ~_preDecoder_io_out_pd_0_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_1 <=
        f2_pc_lower_result_1[5:0] == 6'h3E & ~_preDecoder_io_out_pd_1_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_2 <=
        f2_pc_lower_result_2[5:0] == 6'h3E & ~_preDecoder_io_out_pd_2_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_3 <=
        f2_pc_lower_result_3[5:0] == 6'h3E & ~_preDecoder_io_out_pd_3_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_4 <=
        f2_pc_lower_result_4[5:0] == 6'h3E & ~_preDecoder_io_out_pd_4_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_5 <=
        f2_pc_lower_result_5[5:0] == 6'h3E & ~_preDecoder_io_out_pd_5_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_6 <=
        f2_pc_lower_result_6[5:0] == 6'h3E & ~_preDecoder_io_out_pd_6_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_7 <=
        f2_pc_lower_result_7[5:0] == 6'h3E & ~_preDecoder_io_out_pd_7_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_8 <=
        f2_pc_lower_result_8[5:0] == 6'h3E & ~_preDecoder_io_out_pd_8_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_9 <=
        f2_pc_lower_result_9[5:0] == 6'h3E & ~_preDecoder_io_out_pd_9_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_10 <=
        f2_pc_lower_result_10[5:0] == 6'h3E & ~_preDecoder_io_out_pd_10_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_11 <=
        f2_pc_lower_result_11[5:0] == 6'h3E & ~_preDecoder_io_out_pd_11_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_12 <=
        f2_pc_lower_result_12[5:0] == 6'h3E & ~_preDecoder_io_out_pd_12_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_13 <=
        f2_pc_lower_result_13[5:0] == 6'h3E & ~_preDecoder_io_out_pd_13_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_14 <=
        f2_pc_lower_result_14[5:0] == 6'h3E & ~_preDecoder_io_out_pd_14_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_crossPage_exception_vec_15 <=
        f2_pc_lower_result_15[5:0] == 6'h3E & ~_preDecoder_io_out_pd_15_isRVC
        & f2_doubleLine & ~(|f2_exception_0)
          ? f2_exception_1
          : 2'h0;
      f3_pc_lower_result_0 <= f2_pc_lower_result_0;
      f3_pc_lower_result_1 <= f2_pc_lower_result_1;
      f3_pc_lower_result_2 <= f2_pc_lower_result_2;
      f3_pc_lower_result_3 <= f2_pc_lower_result_3;
      f3_pc_lower_result_4 <= f2_pc_lower_result_4;
      f3_pc_lower_result_5 <= f2_pc_lower_result_5;
      f3_pc_lower_result_6 <= f2_pc_lower_result_6;
      f3_pc_lower_result_7 <= f2_pc_lower_result_7;
      f3_pc_lower_result_8 <= f2_pc_lower_result_8;
      f3_pc_lower_result_9 <= f2_pc_lower_result_9;
      f3_pc_lower_result_10 <= f2_pc_lower_result_10;
      f3_pc_lower_result_11 <= f2_pc_lower_result_11;
      f3_pc_lower_result_12 <= f2_pc_lower_result_12;
      f3_pc_lower_result_13 <= f2_pc_lower_result_13;
      f3_pc_lower_result_14 <= f2_pc_lower_result_14;
      f3_pc_lower_result_15 <= f2_pc_lower_result_15;
      f3_pc_high <= f2_pc_high;
      f3_pc_high_plus1 <= f2_pc_high_plus1;
      f3_pc_last_lower_result_plus2 <= 12'(f2_pc_lower_result_15 + 12'h2);
      f3_pc_last_lower_result_plus4 <= 12'(f2_pc_lower_result_15 + 12'h4);
      f3_instr_range <=
        ({16{~f2_ftq_req_ftqOffset_valid}} | 16'hFFFF >> ~f2_ftq_req_ftqOffset_bits)
        & ({16{f2_ftq_req_ftqOffset_valid}} | 16'hFFFF >> ~(_f2_ftr_range_T_2[4:1]));
      f3_hasHalfValid_2 <= _preDecoder_io_out_hasHalfValid_2;
      f3_hasHalfValid_3 <= _preDecoder_io_out_hasHalfValid_3;
      f3_hasHalfValid_4 <= _preDecoder_io_out_hasHalfValid_4;
      f3_hasHalfValid_5 <= _preDecoder_io_out_hasHalfValid_5;
      f3_hasHalfValid_6 <= _preDecoder_io_out_hasHalfValid_6;
      f3_hasHalfValid_7 <= _preDecoder_io_out_hasHalfValid_7;
      f3_hasHalfValid_8 <= _preDecoder_io_out_hasHalfValid_8;
      f3_hasHalfValid_9 <= _preDecoder_io_out_hasHalfValid_9;
      f3_hasHalfValid_10 <= _preDecoder_io_out_hasHalfValid_10;
      f3_hasHalfValid_11 <= _preDecoder_io_out_hasHalfValid_11;
      f3_hasHalfValid_12 <= _preDecoder_io_out_hasHalfValid_12;
      f3_hasHalfValid_13 <= _preDecoder_io_out_hasHalfValid_13;
      f3_hasHalfValid_14 <= _preDecoder_io_out_hasHalfValid_14;
      f3_hasHalfValid_15 <= _preDecoder_io_out_hasHalfValid_15;
      f3_paddrs_0 <= io_icacheInter_resp_bits_paddr_0;
      f3_gpaddr <= io_icacheInter_resp_bits_gpaddr;
      f3_isForVSnonLeafPTE <= io_icacheInter_resp_bits_isForVSnonLeafPTE;
      f3_resend_vaddr <= f2_resend_vaddr;
      f3_perf_info_only_0_hit <= io_icachePerfInfo_only_0_hit;
      f3_perf_info_only_0_miss <= io_icachePerfInfo_only_0_miss;
      f3_perf_info_hit_0_hit_1 <= io_icachePerfInfo_hit_0_hit_1;
      f3_perf_info_hit_0_miss_1 <= io_icachePerfInfo_hit_0_miss_1;
      f3_perf_info_miss_0_hit_1 <= io_icachePerfInfo_miss_0_hit_1;
      f3_perf_info_miss_0_miss_1 <= io_icachePerfInfo_miss_0_miss_1;
      f3_perf_info_bank_hit_1 <= io_icachePerfInfo_bank_hit_1;
      f3_perf_info_hit <= io_icachePerfInfo_hit;
    end
    if (_GEN_10) begin
      f3_mmio_data_0 <= 16'h0;
      f3_mmio_data_1 <= 16'h0;
    end
    else begin
      if (_GEN_4 | ~(_GEN_3 & io_uncacheInter_fromUncache_valid)) begin
      end
      else
        f3_mmio_data_0 <= io_uncacheInter_fromUncache_bits_data[15:0];
      if (~_GEN_4) begin
        if (_GEN_3) begin
          if (io_uncacheInter_fromUncache_valid)
            f3_mmio_data_1 <= io_uncacheInter_fromUncache_bits_data[31:16];
        end
        else if (_GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
                 | ~(_GEN_9 & io_uncacheInter_fromUncache_valid)) begin
        end
        else
          f3_mmio_data_1 <= io_uncacheInter_fromUncache_bits_data[15:0];
      end
    end
    io_mmioCommitRead_mmioFtqPtr_REG_flag <=
      ~(_io_mmioCommitRead_mmioFtqPtr_flipped_new_ptr_new_ptr_T_1[6]);
    io_mmioCommitRead_mmioFtqPtr_REG_value <=
      _io_mmioCommitRead_mmioFtqPtr_flipped_new_ptr_new_ptr_T_1[5:0];
    f3_mmio_to_commit_next <= f3_mmio_to_commit;
    REG <= f2_fire & ~f2_flush;
    mmioFlushWb_valid_REG <= io_uncacheInter_fromUncache_valid;
    mmio_redirect_REG <= io_uncacheInter_fromUncache_valid;
    wb_enable_REG <= f2_fire & ~f2_flush;
    if (wb_enable) begin
      wb_ftq_req_ftqIdx_flag <= f3_ftq_req_ftqIdx_flag;
      wb_ftq_req_ftqIdx_value <= f3_ftq_req_ftqIdx_value;
      wb_check_result_stage1_fixedTaken_0 <= _predChecker_io_out_stage1Out_fixedTaken_0;
      wb_check_result_stage1_fixedTaken_1 <= _predChecker_io_out_stage1Out_fixedTaken_1;
      wb_check_result_stage1_fixedTaken_2 <= _predChecker_io_out_stage1Out_fixedTaken_2;
      wb_check_result_stage1_fixedTaken_3 <= _predChecker_io_out_stage1Out_fixedTaken_3;
      wb_check_result_stage1_fixedTaken_4 <= _predChecker_io_out_stage1Out_fixedTaken_4;
      wb_check_result_stage1_fixedTaken_5 <= _predChecker_io_out_stage1Out_fixedTaken_5;
      wb_check_result_stage1_fixedTaken_6 <= _predChecker_io_out_stage1Out_fixedTaken_6;
      wb_check_result_stage1_fixedTaken_7 <= _predChecker_io_out_stage1Out_fixedTaken_7;
      wb_check_result_stage1_fixedTaken_8 <= _predChecker_io_out_stage1Out_fixedTaken_8;
      wb_check_result_stage1_fixedTaken_9 <= _predChecker_io_out_stage1Out_fixedTaken_9;
      wb_check_result_stage1_fixedTaken_10 <= _predChecker_io_out_stage1Out_fixedTaken_10;
      wb_check_result_stage1_fixedTaken_11 <= _predChecker_io_out_stage1Out_fixedTaken_11;
      wb_check_result_stage1_fixedTaken_12 <= _predChecker_io_out_stage1Out_fixedTaken_12;
      wb_check_result_stage1_fixedTaken_13 <= _predChecker_io_out_stage1Out_fixedTaken_13;
      wb_check_result_stage1_fixedTaken_14 <= _predChecker_io_out_stage1Out_fixedTaken_14;
      wb_check_result_stage1_fixedTaken_15 <= _predChecker_io_out_stage1Out_fixedTaken_15;
      wb_instr_range <= io_toIbuffer_bits_enqEnable_0;
      wb_pc_lower_result_0 <= f3_pc_lower_result_0;
      wb_pc_lower_result_1 <= f3_pc_lower_result_1;
      wb_pc_lower_result_2 <= f3_pc_lower_result_2;
      wb_pc_lower_result_3 <= f3_pc_lower_result_3;
      wb_pc_lower_result_4 <= f3_pc_lower_result_4;
      wb_pc_lower_result_5 <= f3_pc_lower_result_5;
      wb_pc_lower_result_6 <= f3_pc_lower_result_6;
      wb_pc_lower_result_7 <= f3_pc_lower_result_7;
      wb_pc_lower_result_8 <= f3_pc_lower_result_8;
      wb_pc_lower_result_9 <= f3_pc_lower_result_9;
      wb_pc_lower_result_10 <= f3_pc_lower_result_10;
      wb_pc_lower_result_11 <= f3_pc_lower_result_11;
      wb_pc_lower_result_12 <= f3_pc_lower_result_12;
      wb_pc_lower_result_13 <= f3_pc_lower_result_13;
      wb_pc_lower_result_14 <= f3_pc_lower_result_14;
      wb_pc_lower_result_15 <= f3_pc_lower_result_15;
      wb_pc_high <= f3_pc_high;
      wb_pc_high_plus1 <= f3_pc_high_plus1;
      wb_pd_0_isRVC <= f3_pd_wire_0_isRVC;
      wb_pd_0_brType <= _f3Predecoder_io_out_pd_0_brType;
      wb_pd_0_isCall <= _f3Predecoder_io_out_pd_0_isCall;
      wb_pd_0_isRet <= _f3Predecoder_io_out_pd_0_isRet;
      wb_pd_1_isRVC <= f3_pd_wire_1_isRVC;
      wb_pd_1_brType <= _f3Predecoder_io_out_pd_1_brType;
      wb_pd_1_isCall <= _f3Predecoder_io_out_pd_1_isCall;
      wb_pd_1_isRet <= _f3Predecoder_io_out_pd_1_isRet;
      wb_pd_2_isRVC <= f3_pd_wire_2_isRVC;
      wb_pd_2_brType <= _f3Predecoder_io_out_pd_2_brType;
      wb_pd_2_isCall <= _f3Predecoder_io_out_pd_2_isCall;
      wb_pd_2_isRet <= _f3Predecoder_io_out_pd_2_isRet;
      wb_pd_3_isRVC <= f3_pd_wire_3_isRVC;
      wb_pd_3_brType <= _f3Predecoder_io_out_pd_3_brType;
      wb_pd_3_isCall <= _f3Predecoder_io_out_pd_3_isCall;
      wb_pd_3_isRet <= _f3Predecoder_io_out_pd_3_isRet;
      wb_pd_4_isRVC <= f3_pd_wire_4_isRVC;
      wb_pd_4_brType <= _f3Predecoder_io_out_pd_4_brType;
      wb_pd_4_isCall <= _f3Predecoder_io_out_pd_4_isCall;
      wb_pd_4_isRet <= _f3Predecoder_io_out_pd_4_isRet;
      wb_pd_5_isRVC <= f3_pd_wire_5_isRVC;
      wb_pd_5_brType <= _f3Predecoder_io_out_pd_5_brType;
      wb_pd_5_isCall <= _f3Predecoder_io_out_pd_5_isCall;
      wb_pd_5_isRet <= _f3Predecoder_io_out_pd_5_isRet;
      wb_pd_6_isRVC <= f3_pd_wire_6_isRVC;
      wb_pd_6_brType <= _f3Predecoder_io_out_pd_6_brType;
      wb_pd_6_isCall <= _f3Predecoder_io_out_pd_6_isCall;
      wb_pd_6_isRet <= _f3Predecoder_io_out_pd_6_isRet;
      wb_pd_7_isRVC <= f3_pd_wire_7_isRVC;
      wb_pd_7_brType <= _f3Predecoder_io_out_pd_7_brType;
      wb_pd_7_isCall <= _f3Predecoder_io_out_pd_7_isCall;
      wb_pd_7_isRet <= _f3Predecoder_io_out_pd_7_isRet;
      wb_pd_8_isRVC <= f3_pd_wire_8_isRVC;
      wb_pd_8_brType <= _f3Predecoder_io_out_pd_8_brType;
      wb_pd_8_isCall <= _f3Predecoder_io_out_pd_8_isCall;
      wb_pd_8_isRet <= _f3Predecoder_io_out_pd_8_isRet;
      wb_pd_9_isRVC <= f3_pd_wire_9_isRVC;
      wb_pd_9_brType <= _f3Predecoder_io_out_pd_9_brType;
      wb_pd_9_isCall <= _f3Predecoder_io_out_pd_9_isCall;
      wb_pd_9_isRet <= _f3Predecoder_io_out_pd_9_isRet;
      wb_pd_10_isRVC <= f3_pd_wire_10_isRVC;
      wb_pd_10_brType <= _f3Predecoder_io_out_pd_10_brType;
      wb_pd_10_isCall <= _f3Predecoder_io_out_pd_10_isCall;
      wb_pd_10_isRet <= _f3Predecoder_io_out_pd_10_isRet;
      wb_pd_11_isRVC <= f3_pd_wire_11_isRVC;
      wb_pd_11_brType <= _f3Predecoder_io_out_pd_11_brType;
      wb_pd_11_isCall <= _f3Predecoder_io_out_pd_11_isCall;
      wb_pd_11_isRet <= _f3Predecoder_io_out_pd_11_isRet;
      wb_pd_12_isRVC <= f3_pd_wire_12_isRVC;
      wb_pd_12_brType <= _f3Predecoder_io_out_pd_12_brType;
      wb_pd_12_isCall <= _f3Predecoder_io_out_pd_12_isCall;
      wb_pd_12_isRet <= _f3Predecoder_io_out_pd_12_isRet;
      wb_pd_13_isRVC <= f3_pd_wire_13_isRVC;
      wb_pd_13_brType <= _f3Predecoder_io_out_pd_13_brType;
      wb_pd_13_isCall <= _f3Predecoder_io_out_pd_13_isCall;
      wb_pd_13_isRet <= _f3Predecoder_io_out_pd_13_isRet;
      wb_pd_14_isRVC <= f3_pd_wire_14_isRVC;
      wb_pd_14_brType <= _f3Predecoder_io_out_pd_14_brType;
      wb_pd_14_isCall <= _f3Predecoder_io_out_pd_14_isCall;
      wb_pd_14_isRet <= _f3Predecoder_io_out_pd_14_isRet;
      wb_pd_15_isRVC <= f3_pd_wire_15_isRVC;
      wb_pd_15_brType <= _f3Predecoder_io_out_pd_15_brType;
      wb_pd_15_isCall <= _f3Predecoder_io_out_pd_15_isCall;
      wb_pd_15_isRet <= _f3Predecoder_io_out_pd_15_isRet;
      wb_instr_valid_0 <= ~f3_lastHalf_valid;
      wb_instr_valid_1 <= f3_instr_valid_1;
      wb_instr_valid_2 <= f3_instr_valid_2;
      wb_instr_valid_3 <= f3_instr_valid_3;
      wb_instr_valid_4 <= f3_instr_valid_4;
      wb_instr_valid_5 <= f3_instr_valid_5;
      wb_instr_valid_6 <= f3_instr_valid_6;
      wb_instr_valid_7 <= f3_instr_valid_7;
      wb_instr_valid_8 <= f3_instr_valid_8;
      wb_instr_valid_9 <= f3_instr_valid_9;
      wb_instr_valid_10 <= f3_instr_valid_10;
      wb_instr_valid_11 <= f3_instr_valid_11;
      wb_instr_valid_12 <= f3_instr_valid_12;
      wb_instr_valid_13 <= f3_instr_valid_13;
      wb_instr_valid_14 <= f3_instr_valid_14;
      wb_instr_valid_15 <= f3_instr_valid_15;
      wb_lastIdx <= f3_last_validIdx;
      wb_false_lastHalf_r <=
        ~_GEN_29[f3_last_validIdx] & _GEN_28[f3_last_validIdx] & _GEN_27[f3_last_validIdx]
        & ~_GEN_26[f3_last_validIdx] & ~f3_req_is_mmio;
      wb_false_target <= _GEN_30[f3_last_validIdx];
    end
    io_perf_0_value_REG <= wb_redirect;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= f3_fire;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= f3_fire & ~f3_perf_info_hit;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= f3_fire;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= f3_fire & f3_doubleLine;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <= f3_hit_1;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <= f3_hit_1;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <= f3_perf_info_only_0_hit & f3_fire;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <= f3_perf_info_only_0_miss & f3_fire;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
    io_perf_9_value_REG <= f3_perf_info_hit_0_hit_1 & f3_fire;
    io_perf_9_value_REG_1 <= io_perf_9_value_REG;
    io_perf_10_value_REG <= f3_perf_info_hit_0_miss_1 & f3_fire;
    io_perf_10_value_REG_1 <= io_perf_10_value_REG;
    io_perf_11_value_REG <= f3_perf_info_miss_0_hit_1 & f3_fire;
    io_perf_11_value_REG_1 <= io_perf_11_value_REG;
    io_perf_12_value_REG <= f3_perf_info_miss_0_miss_1 & f3_fire;
    io_perf_12_value_REG_1 <= io_perf_12_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:169];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hAA; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        f1_valid = _RANDOM[8'h4][7];
        f1_ftq_req_startAddr = {_RANDOM[8'h4][31:8], _RANDOM[8'h5][25:0]};
        f1_ftq_req_nextlineStart =
          {_RANDOM[8'h5][31:26], _RANDOM[8'h6], _RANDOM[8'h7][11:0]};
        f1_ftq_req_nextStartAddr = {_RANDOM[8'h7][31:12], _RANDOM[8'h8][29:0]};
        f1_ftq_req_ftqIdx_flag = _RANDOM[8'h8][30];
        f1_ftq_req_ftqIdx_value = {_RANDOM[8'h8][31], _RANDOM[8'h9][4:0]};
        f1_ftq_req_ftqOffset_valid = _RANDOM[8'h9][5];
        f1_ftq_req_ftqOffset_bits = _RANDOM[8'h9][9:6];
        f1_doubleLine = _RANDOM[8'hA][23];
        f2_valid = _RANDOM[8'hB][8];
        f2_ftq_req_startAddr = {_RANDOM[8'hB][31:9], _RANDOM[8'hC][26:0]};
        f2_ftq_req_nextlineStart =
          {_RANDOM[8'hC][31:27], _RANDOM[8'hD], _RANDOM[8'hE][12:0]};
        f2_ftq_req_nextStartAddr = {_RANDOM[8'hE][31:13], _RANDOM[8'hF][30:0]};
        f2_ftq_req_ftqIdx_flag = _RANDOM[8'hF][31];
        f2_ftq_req_ftqIdx_value = _RANDOM[8'h10][5:0];
        f2_ftq_req_ftqOffset_valid = _RANDOM[8'h10][6];
        f2_ftq_req_ftqOffset_bits = _RANDOM[8'h10][10:7];
        f2_doubleLine = _RANDOM[8'h11][24];
        f2_icache_all_resp_reg = _RANDOM[8'h12][9];
        f2_pc_lower_result_0 = _RANDOM[8'h12][21:10];
        f2_pc_lower_result_1 = {_RANDOM[8'h12][31:22], _RANDOM[8'h13][1:0]};
        f2_pc_lower_result_2 = _RANDOM[8'h13][13:2];
        f2_pc_lower_result_3 = _RANDOM[8'h13][25:14];
        f2_pc_lower_result_4 = {_RANDOM[8'h13][31:26], _RANDOM[8'h14][5:0]};
        f2_pc_lower_result_5 = _RANDOM[8'h14][17:6];
        f2_pc_lower_result_6 = _RANDOM[8'h14][29:18];
        f2_pc_lower_result_7 = {_RANDOM[8'h14][31:30], _RANDOM[8'h15][9:0]};
        f2_pc_lower_result_8 = _RANDOM[8'h15][21:10];
        f2_pc_lower_result_9 = {_RANDOM[8'h15][31:22], _RANDOM[8'h16][1:0]};
        f2_pc_lower_result_10 = _RANDOM[8'h16][13:2];
        f2_pc_lower_result_11 = _RANDOM[8'h16][25:14];
        f2_pc_lower_result_12 = {_RANDOM[8'h16][31:26], _RANDOM[8'h17][5:0]};
        f2_pc_lower_result_13 = _RANDOM[8'h17][17:6];
        f2_pc_lower_result_14 = _RANDOM[8'h17][29:18];
        f2_pc_lower_result_15 = {_RANDOM[8'h17][31:30], _RANDOM[8'h18][9:0]};
        f2_pc_high = {_RANDOM[8'h18][31:10], _RANDOM[8'h19][16:0]};
        f2_pc_high_plus1 = {_RANDOM[8'h19][31:17], _RANDOM[8'h1A][23:0]};
        f2_cut_ptr_0 = _RANDOM[8'h1A][30:24];
        f2_cut_ptr_1 = {_RANDOM[8'h1A][31], _RANDOM[8'h1B][5:0]};
        f2_cut_ptr_2 = _RANDOM[8'h1B][12:6];
        f2_cut_ptr_3 = _RANDOM[8'h1B][19:13];
        f2_cut_ptr_4 = _RANDOM[8'h1B][26:20];
        f2_cut_ptr_5 = {_RANDOM[8'h1B][31:27], _RANDOM[8'h1C][1:0]};
        f2_cut_ptr_6 = _RANDOM[8'h1C][8:2];
        f2_cut_ptr_7 = _RANDOM[8'h1C][15:9];
        f2_cut_ptr_8 = _RANDOM[8'h1C][22:16];
        f2_cut_ptr_9 = _RANDOM[8'h1C][29:23];
        f2_cut_ptr_10 = {_RANDOM[8'h1C][31:30], _RANDOM[8'h1D][4:0]};
        f2_cut_ptr_11 = _RANDOM[8'h1D][11:5];
        f2_cut_ptr_12 = _RANDOM[8'h1D][18:12];
        f2_cut_ptr_13 = _RANDOM[8'h1D][25:19];
        f2_cut_ptr_14 = {_RANDOM[8'h1D][31:26], _RANDOM[8'h1E][0]};
        f2_cut_ptr_15 = _RANDOM[8'h1E][7:1];
        f2_cut_ptr_16 = _RANDOM[8'h1E][14:8];
        f2_resend_vaddr = {_RANDOM[8'h1E][31:15], _RANDOM[8'h1F], _RANDOM[8'h20][0]};
        f3_valid = _RANDOM[8'h20][1];
        f3_ftq_req_startAddr = {_RANDOM[8'h20][31:2], _RANDOM[8'h21][19:0]};
        f3_ftq_req_nextStartAddr = {_RANDOM[8'h23][31:6], _RANDOM[8'h24][23:0]};
        f3_ftq_req_ftqIdx_flag = _RANDOM[8'h24][24];
        f3_ftq_req_ftqIdx_value = _RANDOM[8'h24][30:25];
        f3_ftq_req_ftqOffset_valid = _RANDOM[8'h24][31];
        f3_ftq_req_ftqOffset_bits = _RANDOM[8'h25][3:0];
        f3_doubleLine = _RANDOM[8'h26][17];
        f3_exception_0 = _RANDOM[8'h2F][3:2];
        f3_exception_1 = _RANDOM[8'h2F][5:4];
        f3_pmp_mmio = _RANDOM[8'h2F][6];
        f3_itlb_pbmt = _RANDOM[8'h2F][8:7];
        f3_backendException = _RANDOM[8'h2F][9];
        f3_instr_0 = {_RANDOM[8'h2F][31:10], _RANDOM[8'h30][9:0]};
        f3_instr_1 = {_RANDOM[8'h30][31:10], _RANDOM[8'h31][9:0]};
        f3_instr_2 = {_RANDOM[8'h31][31:10], _RANDOM[8'h32][9:0]};
        f3_instr_3 = {_RANDOM[8'h32][31:10], _RANDOM[8'h33][9:0]};
        f3_instr_4 = {_RANDOM[8'h33][31:10], _RANDOM[8'h34][9:0]};
        f3_instr_5 = {_RANDOM[8'h34][31:10], _RANDOM[8'h35][9:0]};
        f3_instr_6 = {_RANDOM[8'h35][31:10], _RANDOM[8'h36][9:0]};
        f3_instr_7 = {_RANDOM[8'h36][31:10], _RANDOM[8'h37][9:0]};
        f3_instr_8 = {_RANDOM[8'h37][31:10], _RANDOM[8'h38][9:0]};
        f3_instr_9 = {_RANDOM[8'h38][31:10], _RANDOM[8'h39][9:0]};
        f3_instr_10 = {_RANDOM[8'h39][31:10], _RANDOM[8'h3A][9:0]};
        f3_instr_11 = {_RANDOM[8'h3A][31:10], _RANDOM[8'h3B][9:0]};
        f3_instr_12 = {_RANDOM[8'h3B][31:10], _RANDOM[8'h3C][9:0]};
        f3_instr_13 = {_RANDOM[8'h3C][31:10], _RANDOM[8'h3D][9:0]};
        f3_instr_14 = {_RANDOM[8'h3D][31:10], _RANDOM[8'h3E][9:0]};
        f3_instr_15 = {_RANDOM[8'h3E][31:10], _RANDOM[8'h3F][9:0]};
        f3_pd_wire_0_isRVC = _RANDOM[8'h3F][11];
        f3_pd_wire_1_valid = _RANDOM[8'h3F][16];
        f3_pd_wire_1_isRVC = _RANDOM[8'h3F][17];
        f3_pd_wire_2_valid = _RANDOM[8'h3F][22];
        f3_pd_wire_2_isRVC = _RANDOM[8'h3F][23];
        f3_pd_wire_3_valid = _RANDOM[8'h3F][28];
        f3_pd_wire_3_isRVC = _RANDOM[8'h3F][29];
        f3_pd_wire_4_valid = _RANDOM[8'h40][2];
        f3_pd_wire_4_isRVC = _RANDOM[8'h40][3];
        f3_pd_wire_5_valid = _RANDOM[8'h40][8];
        f3_pd_wire_5_isRVC = _RANDOM[8'h40][9];
        f3_pd_wire_6_valid = _RANDOM[8'h40][14];
        f3_pd_wire_6_isRVC = _RANDOM[8'h40][15];
        f3_pd_wire_7_valid = _RANDOM[8'h40][20];
        f3_pd_wire_7_isRVC = _RANDOM[8'h40][21];
        f3_pd_wire_8_valid = _RANDOM[8'h40][26];
        f3_pd_wire_8_isRVC = _RANDOM[8'h40][27];
        f3_pd_wire_9_valid = _RANDOM[8'h41][0];
        f3_pd_wire_9_isRVC = _RANDOM[8'h41][1];
        f3_pd_wire_10_valid = _RANDOM[8'h41][6];
        f3_pd_wire_10_isRVC = _RANDOM[8'h41][7];
        f3_pd_wire_11_valid = _RANDOM[8'h41][12];
        f3_pd_wire_11_isRVC = _RANDOM[8'h41][13];
        f3_pd_wire_12_valid = _RANDOM[8'h41][18];
        f3_pd_wire_12_isRVC = _RANDOM[8'h41][19];
        f3_pd_wire_13_valid = _RANDOM[8'h41][24];
        f3_pd_wire_13_isRVC = _RANDOM[8'h41][25];
        f3_pd_wire_14_valid = _RANDOM[8'h41][30];
        f3_pd_wire_14_isRVC = _RANDOM[8'h41][31];
        f3_pd_wire_15_valid = _RANDOM[8'h42][4];
        f3_pd_wire_15_isRVC = _RANDOM[8'h42][5];
        f3_jump_offset_0 = {_RANDOM[8'h42][31:10], _RANDOM[8'h43], _RANDOM[8'h44][9:0]};
        f3_jump_offset_1 = {_RANDOM[8'h44][31:10], _RANDOM[8'h45], _RANDOM[8'h46][9:0]};
        f3_jump_offset_2 = {_RANDOM[8'h46][31:10], _RANDOM[8'h47], _RANDOM[8'h48][9:0]};
        f3_jump_offset_3 = {_RANDOM[8'h48][31:10], _RANDOM[8'h49], _RANDOM[8'h4A][9:0]};
        f3_jump_offset_4 = {_RANDOM[8'h4A][31:10], _RANDOM[8'h4B], _RANDOM[8'h4C][9:0]};
        f3_jump_offset_5 = {_RANDOM[8'h4C][31:10], _RANDOM[8'h4D], _RANDOM[8'h4E][9:0]};
        f3_jump_offset_6 = {_RANDOM[8'h4E][31:10], _RANDOM[8'h4F], _RANDOM[8'h50][9:0]};
        f3_jump_offset_7 = {_RANDOM[8'h50][31:10], _RANDOM[8'h51], _RANDOM[8'h52][9:0]};
        f3_jump_offset_8 = {_RANDOM[8'h52][31:10], _RANDOM[8'h53], _RANDOM[8'h54][9:0]};
        f3_jump_offset_9 = {_RANDOM[8'h54][31:10], _RANDOM[8'h55], _RANDOM[8'h56][9:0]};
        f3_jump_offset_10 = {_RANDOM[8'h56][31:10], _RANDOM[8'h57], _RANDOM[8'h58][9:0]};
        f3_jump_offset_11 = {_RANDOM[8'h58][31:10], _RANDOM[8'h59], _RANDOM[8'h5A][9:0]};
        f3_jump_offset_12 = {_RANDOM[8'h5A][31:10], _RANDOM[8'h5B], _RANDOM[8'h5C][9:0]};
        f3_jump_offset_13 = {_RANDOM[8'h5C][31:10], _RANDOM[8'h5D], _RANDOM[8'h5E][9:0]};
        f3_jump_offset_14 = {_RANDOM[8'h5E][31:10], _RANDOM[8'h5F], _RANDOM[8'h60][9:0]};
        f3_jump_offset_15 = {_RANDOM[8'h60][31:10], _RANDOM[8'h61], _RANDOM[8'h62][9:0]};
        f3_exception_vec_0 = _RANDOM[8'h62][11:10];
        f3_exception_vec_1 = _RANDOM[8'h62][13:12];
        f3_exception_vec_2 = _RANDOM[8'h62][15:14];
        f3_exception_vec_3 = _RANDOM[8'h62][17:16];
        f3_exception_vec_4 = _RANDOM[8'h62][19:18];
        f3_exception_vec_5 = _RANDOM[8'h62][21:20];
        f3_exception_vec_6 = _RANDOM[8'h62][23:22];
        f3_exception_vec_7 = _RANDOM[8'h62][25:24];
        f3_exception_vec_8 = _RANDOM[8'h62][27:26];
        f3_exception_vec_9 = _RANDOM[8'h62][29:28];
        f3_exception_vec_10 = _RANDOM[8'h62][31:30];
        f3_exception_vec_11 = _RANDOM[8'h63][1:0];
        f3_exception_vec_12 = _RANDOM[8'h63][3:2];
        f3_exception_vec_13 = _RANDOM[8'h63][5:4];
        f3_exception_vec_14 = _RANDOM[8'h63][7:6];
        f3_exception_vec_15 = _RANDOM[8'h63][9:8];
        f3_crossPage_exception_vec_0 = _RANDOM[8'h63][11:10];
        f3_crossPage_exception_vec_1 = _RANDOM[8'h63][13:12];
        f3_crossPage_exception_vec_2 = _RANDOM[8'h63][15:14];
        f3_crossPage_exception_vec_3 = _RANDOM[8'h63][17:16];
        f3_crossPage_exception_vec_4 = _RANDOM[8'h63][19:18];
        f3_crossPage_exception_vec_5 = _RANDOM[8'h63][21:20];
        f3_crossPage_exception_vec_6 = _RANDOM[8'h63][23:22];
        f3_crossPage_exception_vec_7 = _RANDOM[8'h63][25:24];
        f3_crossPage_exception_vec_8 = _RANDOM[8'h63][27:26];
        f3_crossPage_exception_vec_9 = _RANDOM[8'h63][29:28];
        f3_crossPage_exception_vec_10 = _RANDOM[8'h63][31:30];
        f3_crossPage_exception_vec_11 = _RANDOM[8'h64][1:0];
        f3_crossPage_exception_vec_12 = _RANDOM[8'h64][3:2];
        f3_crossPage_exception_vec_13 = _RANDOM[8'h64][5:4];
        f3_crossPage_exception_vec_14 = _RANDOM[8'h64][7:6];
        f3_crossPage_exception_vec_15 = _RANDOM[8'h64][9:8];
        f3_pc_lower_result_0 = _RANDOM[8'h64][21:10];
        f3_pc_lower_result_1 = {_RANDOM[8'h64][31:22], _RANDOM[8'h65][1:0]};
        f3_pc_lower_result_2 = _RANDOM[8'h65][13:2];
        f3_pc_lower_result_3 = _RANDOM[8'h65][25:14];
        f3_pc_lower_result_4 = {_RANDOM[8'h65][31:26], _RANDOM[8'h66][5:0]};
        f3_pc_lower_result_5 = _RANDOM[8'h66][17:6];
        f3_pc_lower_result_6 = _RANDOM[8'h66][29:18];
        f3_pc_lower_result_7 = {_RANDOM[8'h66][31:30], _RANDOM[8'h67][9:0]};
        f3_pc_lower_result_8 = _RANDOM[8'h67][21:10];
        f3_pc_lower_result_9 = {_RANDOM[8'h67][31:22], _RANDOM[8'h68][1:0]};
        f3_pc_lower_result_10 = _RANDOM[8'h68][13:2];
        f3_pc_lower_result_11 = _RANDOM[8'h68][25:14];
        f3_pc_lower_result_12 = {_RANDOM[8'h68][31:26], _RANDOM[8'h69][5:0]};
        f3_pc_lower_result_13 = _RANDOM[8'h69][17:6];
        f3_pc_lower_result_14 = _RANDOM[8'h69][29:18];
        f3_pc_lower_result_15 = {_RANDOM[8'h69][31:30], _RANDOM[8'h6A][9:0]};
        f3_pc_high = {_RANDOM[8'h6A][31:10], _RANDOM[8'h6B][16:0]};
        f3_pc_high_plus1 = {_RANDOM[8'h6B][31:17], _RANDOM[8'h6C][23:0]};
        f3_pc_last_lower_result_plus2 = {_RANDOM[8'h6C][31:24], _RANDOM[8'h6D][3:0]};
        f3_pc_last_lower_result_plus4 = _RANDOM[8'h6D][15:4];
        f3_instr_range = _RANDOM[8'h6D][31:16];
        f3_hasHalfValid_2 = _RANDOM[8'h73][2];
        f3_hasHalfValid_3 = _RANDOM[8'h73][3];
        f3_hasHalfValid_4 = _RANDOM[8'h73][4];
        f3_hasHalfValid_5 = _RANDOM[8'h73][5];
        f3_hasHalfValid_6 = _RANDOM[8'h73][6];
        f3_hasHalfValid_7 = _RANDOM[8'h73][7];
        f3_hasHalfValid_8 = _RANDOM[8'h73][8];
        f3_hasHalfValid_9 = _RANDOM[8'h73][9];
        f3_hasHalfValid_10 = _RANDOM[8'h73][10];
        f3_hasHalfValid_11 = _RANDOM[8'h73][11];
        f3_hasHalfValid_12 = _RANDOM[8'h73][12];
        f3_hasHalfValid_13 = _RANDOM[8'h73][13];
        f3_hasHalfValid_14 = _RANDOM[8'h73][14];
        f3_hasHalfValid_15 = _RANDOM[8'h73][15];
        f3_paddrs_0 = {_RANDOM[8'h73][31:16], _RANDOM[8'h74]};
        f3_gpaddr = {_RANDOM[8'h76][31:16], _RANDOM[8'h77], _RANDOM[8'h78][7:0]};
        f3_isForVSnonLeafPTE = _RANDOM[8'h78][8];
        f3_resend_vaddr = {_RANDOM[8'h78][31:9], _RANDOM[8'h79][26:0]};
        f3_mmio_data_0 = {_RANDOM[8'h79][31:27], _RANDOM[8'h7A][10:0]};
        f3_mmio_data_1 = _RANDOM[8'h7A][26:11];
        mmio_is_RVC = _RANDOM[8'h7A][27];
        mmio_resend_addr = {_RANDOM[8'h7A][31:28], _RANDOM[8'h7B], _RANDOM[8'h7C][11:0]};
        mmio_resend_exception = _RANDOM[8'h7C][13:12];
        mmio_resend_gpaddr = {_RANDOM[8'h7C][31:14], _RANDOM[8'h7D], _RANDOM[8'h7E][5:0]};
        mmio_resend_isForVSnonLeafPTE = _RANDOM[8'h7E][6];
        is_first_instr = _RANDOM[8'h7E][7];
        io_mmioCommitRead_mmioFtqPtr_REG_flag = _RANDOM[8'h7E][8];
        io_mmioCommitRead_mmioFtqPtr_REG_value = _RANDOM[8'h7E][14:9];
        mmio_state = _RANDOM[8'h7E][18:15];
        f3_mmio_to_commit_next = _RANDOM[8'h7E][19];
        fromFtqRedirectReg_bits_r_ftqIdx_flag = _RANDOM[8'h7E][30];
        fromFtqRedirectReg_bits_r_ftqIdx_value =
          {_RANDOM[8'h7E][31], _RANDOM[8'h7F][4:0]};
        fromFtqRedirectReg_bits_r_ftqOffset = _RANDOM[8'h7F][8:5];
        fromFtqRedirectReg_bits_r_level = _RANDOM[8'h7F][9];
        fromFtqRedirectReg_valid_REG = _RANDOM[8'h90][10];
        mmioF3Flush = _RANDOM[8'h90][11];
        f3_mmio_use_seq_pc = _RANDOM[8'h90][12];
        REG = _RANDOM[8'h90][13];
        f3_lastHalf_valid = _RANDOM[8'h90][14];
        predChecker_io_in_fire_in_REG = _RANDOM[8'h92][1];
        f3_lastHalf_disable = _RANDOM[8'h92][2];
        mmioFlushWb_valid_REG = _RANDOM[8'h92][4];
        mmio_redirect_REG = _RANDOM[8'h92][5];
        wb_enable_REG = _RANDOM[8'h92][6];
        wb_valid = _RANDOM[8'h92][7];
        wb_ftq_req_ftqIdx_flag = _RANDOM[8'h96][30];
        wb_ftq_req_ftqIdx_value = {_RANDOM[8'h96][31], _RANDOM[8'h97][4:0]};
        wb_check_result_stage1_fixedTaken_0 = _RANDOM[8'h99][7];
        wb_check_result_stage1_fixedTaken_1 = _RANDOM[8'h99][8];
        wb_check_result_stage1_fixedTaken_2 = _RANDOM[8'h99][9];
        wb_check_result_stage1_fixedTaken_3 = _RANDOM[8'h99][10];
        wb_check_result_stage1_fixedTaken_4 = _RANDOM[8'h99][11];
        wb_check_result_stage1_fixedTaken_5 = _RANDOM[8'h99][12];
        wb_check_result_stage1_fixedTaken_6 = _RANDOM[8'h99][13];
        wb_check_result_stage1_fixedTaken_7 = _RANDOM[8'h99][14];
        wb_check_result_stage1_fixedTaken_8 = _RANDOM[8'h99][15];
        wb_check_result_stage1_fixedTaken_9 = _RANDOM[8'h99][16];
        wb_check_result_stage1_fixedTaken_10 = _RANDOM[8'h99][17];
        wb_check_result_stage1_fixedTaken_11 = _RANDOM[8'h99][18];
        wb_check_result_stage1_fixedTaken_12 = _RANDOM[8'h99][19];
        wb_check_result_stage1_fixedTaken_13 = _RANDOM[8'h99][20];
        wb_check_result_stage1_fixedTaken_14 = _RANDOM[8'h99][21];
        wb_check_result_stage1_fixedTaken_15 = _RANDOM[8'h99][22];
        wb_instr_range = {_RANDOM[8'h99][31:23], _RANDOM[8'h9A][6:0]};
        wb_pc_lower_result_0 = _RANDOM[8'h9A][18:7];
        wb_pc_lower_result_1 = _RANDOM[8'h9A][30:19];
        wb_pc_lower_result_2 = {_RANDOM[8'h9A][31], _RANDOM[8'h9B][10:0]};
        wb_pc_lower_result_3 = _RANDOM[8'h9B][22:11];
        wb_pc_lower_result_4 = {_RANDOM[8'h9B][31:23], _RANDOM[8'h9C][2:0]};
        wb_pc_lower_result_5 = _RANDOM[8'h9C][14:3];
        wb_pc_lower_result_6 = _RANDOM[8'h9C][26:15];
        wb_pc_lower_result_7 = {_RANDOM[8'h9C][31:27], _RANDOM[8'h9D][6:0]};
        wb_pc_lower_result_8 = _RANDOM[8'h9D][18:7];
        wb_pc_lower_result_9 = _RANDOM[8'h9D][30:19];
        wb_pc_lower_result_10 = {_RANDOM[8'h9D][31], _RANDOM[8'h9E][10:0]};
        wb_pc_lower_result_11 = _RANDOM[8'h9E][22:11];
        wb_pc_lower_result_12 = {_RANDOM[8'h9E][31:23], _RANDOM[8'h9F][2:0]};
        wb_pc_lower_result_13 = _RANDOM[8'h9F][14:3];
        wb_pc_lower_result_14 = _RANDOM[8'h9F][26:15];
        wb_pc_lower_result_15 = {_RANDOM[8'h9F][31:27], _RANDOM[8'hA0][6:0]};
        wb_pc_high = {_RANDOM[8'hA0][31:7], _RANDOM[8'hA1][13:0]};
        wb_pc_high_plus1 = {_RANDOM[8'hA1][31:14], _RANDOM[8'hA2][20:0]};
        wb_pd_0_isRVC = _RANDOM[8'hA2][22];
        wb_pd_0_brType = _RANDOM[8'hA2][24:23];
        wb_pd_0_isCall = _RANDOM[8'hA2][25];
        wb_pd_0_isRet = _RANDOM[8'hA2][26];
        wb_pd_1_isRVC = _RANDOM[8'hA2][28];
        wb_pd_1_brType = _RANDOM[8'hA2][30:29];
        wb_pd_1_isCall = _RANDOM[8'hA2][31];
        wb_pd_1_isRet = _RANDOM[8'hA3][0];
        wb_pd_2_isRVC = _RANDOM[8'hA3][2];
        wb_pd_2_brType = _RANDOM[8'hA3][4:3];
        wb_pd_2_isCall = _RANDOM[8'hA3][5];
        wb_pd_2_isRet = _RANDOM[8'hA3][6];
        wb_pd_3_isRVC = _RANDOM[8'hA3][8];
        wb_pd_3_brType = _RANDOM[8'hA3][10:9];
        wb_pd_3_isCall = _RANDOM[8'hA3][11];
        wb_pd_3_isRet = _RANDOM[8'hA3][12];
        wb_pd_4_isRVC = _RANDOM[8'hA3][14];
        wb_pd_4_brType = _RANDOM[8'hA3][16:15];
        wb_pd_4_isCall = _RANDOM[8'hA3][17];
        wb_pd_4_isRet = _RANDOM[8'hA3][18];
        wb_pd_5_isRVC = _RANDOM[8'hA3][20];
        wb_pd_5_brType = _RANDOM[8'hA3][22:21];
        wb_pd_5_isCall = _RANDOM[8'hA3][23];
        wb_pd_5_isRet = _RANDOM[8'hA3][24];
        wb_pd_6_isRVC = _RANDOM[8'hA3][26];
        wb_pd_6_brType = _RANDOM[8'hA3][28:27];
        wb_pd_6_isCall = _RANDOM[8'hA3][29];
        wb_pd_6_isRet = _RANDOM[8'hA3][30];
        wb_pd_7_isRVC = _RANDOM[8'hA4][0];
        wb_pd_7_brType = _RANDOM[8'hA4][2:1];
        wb_pd_7_isCall = _RANDOM[8'hA4][3];
        wb_pd_7_isRet = _RANDOM[8'hA4][4];
        wb_pd_8_isRVC = _RANDOM[8'hA4][6];
        wb_pd_8_brType = _RANDOM[8'hA4][8:7];
        wb_pd_8_isCall = _RANDOM[8'hA4][9];
        wb_pd_8_isRet = _RANDOM[8'hA4][10];
        wb_pd_9_isRVC = _RANDOM[8'hA4][12];
        wb_pd_9_brType = _RANDOM[8'hA4][14:13];
        wb_pd_9_isCall = _RANDOM[8'hA4][15];
        wb_pd_9_isRet = _RANDOM[8'hA4][16];
        wb_pd_10_isRVC = _RANDOM[8'hA4][18];
        wb_pd_10_brType = _RANDOM[8'hA4][20:19];
        wb_pd_10_isCall = _RANDOM[8'hA4][21];
        wb_pd_10_isRet = _RANDOM[8'hA4][22];
        wb_pd_11_isRVC = _RANDOM[8'hA4][24];
        wb_pd_11_brType = _RANDOM[8'hA4][26:25];
        wb_pd_11_isCall = _RANDOM[8'hA4][27];
        wb_pd_11_isRet = _RANDOM[8'hA4][28];
        wb_pd_12_isRVC = _RANDOM[8'hA4][30];
        wb_pd_12_brType = {_RANDOM[8'hA4][31], _RANDOM[8'hA5][0]};
        wb_pd_12_isCall = _RANDOM[8'hA5][1];
        wb_pd_12_isRet = _RANDOM[8'hA5][2];
        wb_pd_13_isRVC = _RANDOM[8'hA5][4];
        wb_pd_13_brType = _RANDOM[8'hA5][6:5];
        wb_pd_13_isCall = _RANDOM[8'hA5][7];
        wb_pd_13_isRet = _RANDOM[8'hA5][8];
        wb_pd_14_isRVC = _RANDOM[8'hA5][10];
        wb_pd_14_brType = _RANDOM[8'hA5][12:11];
        wb_pd_14_isCall = _RANDOM[8'hA5][13];
        wb_pd_14_isRet = _RANDOM[8'hA5][14];
        wb_pd_15_isRVC = _RANDOM[8'hA5][16];
        wb_pd_15_brType = _RANDOM[8'hA5][18:17];
        wb_pd_15_isCall = _RANDOM[8'hA5][19];
        wb_pd_15_isRet = _RANDOM[8'hA5][20];
        wb_instr_valid_0 = _RANDOM[8'hA5][21];
        wb_instr_valid_1 = _RANDOM[8'hA5][22];
        wb_instr_valid_2 = _RANDOM[8'hA5][23];
        wb_instr_valid_3 = _RANDOM[8'hA5][24];
        wb_instr_valid_4 = _RANDOM[8'hA5][25];
        wb_instr_valid_5 = _RANDOM[8'hA5][26];
        wb_instr_valid_6 = _RANDOM[8'hA5][27];
        wb_instr_valid_7 = _RANDOM[8'hA5][28];
        wb_instr_valid_8 = _RANDOM[8'hA5][29];
        wb_instr_valid_9 = _RANDOM[8'hA5][30];
        wb_instr_valid_10 = _RANDOM[8'hA5][31];
        wb_instr_valid_11 = _RANDOM[8'hA6][0];
        wb_instr_valid_12 = _RANDOM[8'hA6][1];
        wb_instr_valid_13 = _RANDOM[8'hA6][2];
        wb_instr_valid_14 = _RANDOM[8'hA6][3];
        wb_instr_valid_15 = _RANDOM[8'hA6][4];
        wb_lastIdx = _RANDOM[8'hA6][8:5];
        wb_false_lastHalf_r = _RANDOM[8'hA6][9];
        wb_false_target = {_RANDOM[8'hA6][31:10], _RANDOM[8'hA7][27:0]};
        REG_1 = _RANDOM[8'hA7][28];
        REG_2 = _RANDOM[8'hA7][29];
        REG_3 = _RANDOM[8'hA7][30];
        f3_perf_info_only_0_hit = _RANDOM[8'hA7][31];
        f3_perf_info_only_0_miss = _RANDOM[8'hA8][0];
        f3_perf_info_hit_0_hit_1 = _RANDOM[8'hA8][1];
        f3_perf_info_hit_0_miss_1 = _RANDOM[8'hA8][2];
        f3_perf_info_miss_0_hit_1 = _RANDOM[8'hA8][3];
        f3_perf_info_miss_0_miss_1 = _RANDOM[8'hA8][4];
        f3_perf_info_bank_hit_1 = _RANDOM[8'hA8][9];
        f3_perf_info_hit = _RANDOM[8'hA8][10];
        io_perf_0_value_REG = _RANDOM[8'hA8][11];
        io_perf_0_value_REG_1 = _RANDOM[8'hA8][12];
        io_perf_1_value_REG = _RANDOM[8'hA8][13];
        io_perf_1_value_REG_1 = _RANDOM[8'hA8][14];
        io_perf_2_value_REG = _RANDOM[8'hA8][15];
        io_perf_2_value_REG_1 = _RANDOM[8'hA8][16];
        io_perf_3_value_REG = _RANDOM[8'hA8][17];
        io_perf_3_value_REG_1 = _RANDOM[8'hA8][18];
        io_perf_4_value_REG = _RANDOM[8'hA8][19];
        io_perf_4_value_REG_1 = _RANDOM[8'hA8][20];
        io_perf_5_value_REG = _RANDOM[8'hA8][21];
        io_perf_5_value_REG_1 = _RANDOM[8'hA8][22];
        io_perf_6_value_REG = _RANDOM[8'hA8][23];
        io_perf_6_value_REG_1 = _RANDOM[8'hA8][24];
        io_perf_7_value_REG = _RANDOM[8'hA8][25];
        io_perf_7_value_REG_1 = _RANDOM[8'hA8][26];
        io_perf_8_value_REG = _RANDOM[8'hA8][27];
        io_perf_8_value_REG_1 = _RANDOM[8'hA8][28];
        io_perf_9_value_REG = _RANDOM[8'hA8][29];
        io_perf_9_value_REG_1 = _RANDOM[8'hA8][30];
        io_perf_10_value_REG = _RANDOM[8'hA8][31];
        io_perf_10_value_REG_1 = _RANDOM[8'hA9][0];
        io_perf_11_value_REG = _RANDOM[8'hA9][1];
        io_perf_11_value_REG_1 = _RANDOM[8'hA9][2];
        io_perf_12_value_REG = _RANDOM[8'hA9][3];
        io_perf_12_value_REG_1 = _RANDOM[8'hA9][4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        f1_valid = 1'h0;
        f2_valid = 1'h0;
        f2_icache_all_resp_reg = 1'h0;
        f3_valid = 1'h0;
        mmio_is_RVC = 1'h0;
        mmio_resend_addr = 48'h0;
        mmio_resend_exception = 2'h0;
        mmio_resend_gpaddr = 56'h0;
        mmio_resend_isForVSnonLeafPTE = 1'h0;
        is_first_instr = 1'h1;
        mmio_state = 4'h0;
        fromFtqRedirectReg_bits_r_ftqIdx_flag = 1'h0;
        fromFtqRedirectReg_bits_r_ftqIdx_value = 6'h0;
        fromFtqRedirectReg_bits_r_ftqOffset = 4'h0;
        fromFtqRedirectReg_bits_r_level = 1'h0;
        fromFtqRedirectReg_valid_REG = 1'h0;
        mmioF3Flush = 1'h0;
        f3_mmio_use_seq_pc = 1'h0;
        f3_lastHalf_valid = 1'h0;
        predChecker_io_in_fire_in_REG = 1'h0;
        f3_lastHalf_disable = 1'h0;
        wb_valid = 1'h0;
        REG_1 = 1'h0;
        REG_2 = 1'h0;
        REG_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PreDecode preDecoder (
    .io_in_bits_data_0      (_GEN[f2_cut_ptr_0[5:0]]),
    .io_in_bits_data_1      (_GEN[f2_cut_ptr_1[5:0]]),
    .io_in_bits_data_2      (_GEN[f2_cut_ptr_2[5:0]]),
    .io_in_bits_data_3      (_GEN[f2_cut_ptr_3[5:0]]),
    .io_in_bits_data_4      (_GEN[f2_cut_ptr_4[5:0]]),
    .io_in_bits_data_5      (_GEN[f2_cut_ptr_5[5:0]]),
    .io_in_bits_data_6      (_GEN[f2_cut_ptr_6[5:0]]),
    .io_in_bits_data_7      (_GEN[f2_cut_ptr_7[5:0]]),
    .io_in_bits_data_8      (_GEN[f2_cut_ptr_8[5:0]]),
    .io_in_bits_data_9      (_GEN[f2_cut_ptr_9[5:0]]),
    .io_in_bits_data_10     (_GEN[f2_cut_ptr_10[5:0]]),
    .io_in_bits_data_11     (_GEN[f2_cut_ptr_11[5:0]]),
    .io_in_bits_data_12     (_GEN[f2_cut_ptr_12[5:0]]),
    .io_in_bits_data_13     (_GEN[f2_cut_ptr_13[5:0]]),
    .io_in_bits_data_14     (_GEN[f2_cut_ptr_14[5:0]]),
    .io_in_bits_data_15     (_GEN[f2_cut_ptr_15[5:0]]),
    .io_in_bits_data_16     (_GEN[f2_cut_ptr_16[5:0]]),
    .io_out_pd_0_isRVC      (_preDecoder_io_out_pd_0_isRVC),
    .io_out_pd_1_valid      (_preDecoder_io_out_pd_1_valid),
    .io_out_pd_1_isRVC      (_preDecoder_io_out_pd_1_isRVC),
    .io_out_pd_2_valid      (_preDecoder_io_out_pd_2_valid),
    .io_out_pd_2_isRVC      (_preDecoder_io_out_pd_2_isRVC),
    .io_out_pd_3_valid      (_preDecoder_io_out_pd_3_valid),
    .io_out_pd_3_isRVC      (_preDecoder_io_out_pd_3_isRVC),
    .io_out_pd_4_valid      (_preDecoder_io_out_pd_4_valid),
    .io_out_pd_4_isRVC      (_preDecoder_io_out_pd_4_isRVC),
    .io_out_pd_5_valid      (_preDecoder_io_out_pd_5_valid),
    .io_out_pd_5_isRVC      (_preDecoder_io_out_pd_5_isRVC),
    .io_out_pd_6_valid      (_preDecoder_io_out_pd_6_valid),
    .io_out_pd_6_isRVC      (_preDecoder_io_out_pd_6_isRVC),
    .io_out_pd_7_valid      (_preDecoder_io_out_pd_7_valid),
    .io_out_pd_7_isRVC      (_preDecoder_io_out_pd_7_isRVC),
    .io_out_pd_8_valid      (_preDecoder_io_out_pd_8_valid),
    .io_out_pd_8_isRVC      (_preDecoder_io_out_pd_8_isRVC),
    .io_out_pd_9_valid      (_preDecoder_io_out_pd_9_valid),
    .io_out_pd_9_isRVC      (_preDecoder_io_out_pd_9_isRVC),
    .io_out_pd_10_valid     (_preDecoder_io_out_pd_10_valid),
    .io_out_pd_10_isRVC     (_preDecoder_io_out_pd_10_isRVC),
    .io_out_pd_11_valid     (_preDecoder_io_out_pd_11_valid),
    .io_out_pd_11_isRVC     (_preDecoder_io_out_pd_11_isRVC),
    .io_out_pd_12_valid     (_preDecoder_io_out_pd_12_valid),
    .io_out_pd_12_isRVC     (_preDecoder_io_out_pd_12_isRVC),
    .io_out_pd_13_valid     (_preDecoder_io_out_pd_13_valid),
    .io_out_pd_13_isRVC     (_preDecoder_io_out_pd_13_isRVC),
    .io_out_pd_14_valid     (_preDecoder_io_out_pd_14_valid),
    .io_out_pd_14_isRVC     (_preDecoder_io_out_pd_14_isRVC),
    .io_out_pd_15_valid     (_preDecoder_io_out_pd_15_valid),
    .io_out_pd_15_isRVC     (_preDecoder_io_out_pd_15_isRVC),
    .io_out_hasHalfValid_2  (_preDecoder_io_out_hasHalfValid_2),
    .io_out_hasHalfValid_3  (_preDecoder_io_out_hasHalfValid_3),
    .io_out_hasHalfValid_4  (_preDecoder_io_out_hasHalfValid_4),
    .io_out_hasHalfValid_5  (_preDecoder_io_out_hasHalfValid_5),
    .io_out_hasHalfValid_6  (_preDecoder_io_out_hasHalfValid_6),
    .io_out_hasHalfValid_7  (_preDecoder_io_out_hasHalfValid_7),
    .io_out_hasHalfValid_8  (_preDecoder_io_out_hasHalfValid_8),
    .io_out_hasHalfValid_9  (_preDecoder_io_out_hasHalfValid_9),
    .io_out_hasHalfValid_10 (_preDecoder_io_out_hasHalfValid_10),
    .io_out_hasHalfValid_11 (_preDecoder_io_out_hasHalfValid_11),
    .io_out_hasHalfValid_12 (_preDecoder_io_out_hasHalfValid_12),
    .io_out_hasHalfValid_13 (_preDecoder_io_out_hasHalfValid_13),
    .io_out_hasHalfValid_14 (_preDecoder_io_out_hasHalfValid_14),
    .io_out_hasHalfValid_15 (_preDecoder_io_out_hasHalfValid_15),
    .io_out_instr_0         (_preDecoder_io_out_instr_0),
    .io_out_instr_1         (_preDecoder_io_out_instr_1),
    .io_out_instr_2         (_preDecoder_io_out_instr_2),
    .io_out_instr_3         (_preDecoder_io_out_instr_3),
    .io_out_instr_4         (_preDecoder_io_out_instr_4),
    .io_out_instr_5         (_preDecoder_io_out_instr_5),
    .io_out_instr_6         (_preDecoder_io_out_instr_6),
    .io_out_instr_7         (_preDecoder_io_out_instr_7),
    .io_out_instr_8         (_preDecoder_io_out_instr_8),
    .io_out_instr_9         (_preDecoder_io_out_instr_9),
    .io_out_instr_10        (_preDecoder_io_out_instr_10),
    .io_out_instr_11        (_preDecoder_io_out_instr_11),
    .io_out_instr_12        (_preDecoder_io_out_instr_12),
    .io_out_instr_13        (_preDecoder_io_out_instr_13),
    .io_out_instr_14        (_preDecoder_io_out_instr_14),
    .io_out_instr_15        (_preDecoder_io_out_instr_15),
    .io_out_jumpOffset_0    (_preDecoder_io_out_jumpOffset_0),
    .io_out_jumpOffset_1    (_preDecoder_io_out_jumpOffset_1),
    .io_out_jumpOffset_2    (_preDecoder_io_out_jumpOffset_2),
    .io_out_jumpOffset_3    (_preDecoder_io_out_jumpOffset_3),
    .io_out_jumpOffset_4    (_preDecoder_io_out_jumpOffset_4),
    .io_out_jumpOffset_5    (_preDecoder_io_out_jumpOffset_5),
    .io_out_jumpOffset_6    (_preDecoder_io_out_jumpOffset_6),
    .io_out_jumpOffset_7    (_preDecoder_io_out_jumpOffset_7),
    .io_out_jumpOffset_8    (_preDecoder_io_out_jumpOffset_8),
    .io_out_jumpOffset_9    (_preDecoder_io_out_jumpOffset_9),
    .io_out_jumpOffset_10   (_preDecoder_io_out_jumpOffset_10),
    .io_out_jumpOffset_11   (_preDecoder_io_out_jumpOffset_11),
    .io_out_jumpOffset_12   (_preDecoder_io_out_jumpOffset_12),
    .io_out_jumpOffset_13   (_preDecoder_io_out_jumpOffset_13),
    .io_out_jumpOffset_14   (_preDecoder_io_out_jumpOffset_14),
    .io_out_jumpOffset_15   (_preDecoder_io_out_jumpOffset_15)
  );
  PredChecker predChecker (
    .clock                             (clock),
    .io_in_ftqOffset_valid             (f3_ftq_req_ftqOffset_valid),
    .io_in_ftqOffset_bits              (f3_ftq_req_ftqOffset_bits),
    .io_in_jumpOffset_0                (f3_jump_offset_0),
    .io_in_jumpOffset_1                (f3_jump_offset_1),
    .io_in_jumpOffset_2                (f3_jump_offset_2),
    .io_in_jumpOffset_3                (f3_jump_offset_3),
    .io_in_jumpOffset_4                (f3_jump_offset_4),
    .io_in_jumpOffset_5                (f3_jump_offset_5),
    .io_in_jumpOffset_6                (f3_jump_offset_6),
    .io_in_jumpOffset_7                (f3_jump_offset_7),
    .io_in_jumpOffset_8                (f3_jump_offset_8),
    .io_in_jumpOffset_9                (f3_jump_offset_9),
    .io_in_jumpOffset_10               (f3_jump_offset_10),
    .io_in_jumpOffset_11               (f3_jump_offset_11),
    .io_in_jumpOffset_12               (f3_jump_offset_12),
    .io_in_jumpOffset_13               (f3_jump_offset_13),
    .io_in_jumpOffset_14               (f3_jump_offset_14),
    .io_in_jumpOffset_15               (f3_jump_offset_15),
    .io_in_target                      (f3_ftq_req_nextStartAddr),
    .io_in_instrRange_0                (f3_instr_range[0]),
    .io_in_instrRange_1                (f3_instr_range[1]),
    .io_in_instrRange_2                (f3_instr_range[2]),
    .io_in_instrRange_3                (f3_instr_range[3]),
    .io_in_instrRange_4                (f3_instr_range[4]),
    .io_in_instrRange_5                (f3_instr_range[5]),
    .io_in_instrRange_6                (f3_instr_range[6]),
    .io_in_instrRange_7                (f3_instr_range[7]),
    .io_in_instrRange_8                (f3_instr_range[8]),
    .io_in_instrRange_9                (f3_instr_range[9]),
    .io_in_instrRange_10               (f3_instr_range[10]),
    .io_in_instrRange_11               (f3_instr_range[11]),
    .io_in_instrRange_12               (f3_instr_range[12]),
    .io_in_instrRange_13               (f3_instr_range[13]),
    .io_in_instrRange_14               (f3_instr_range[14]),
    .io_in_instrRange_15               (f3_instr_range[15]),
    .io_in_instrValid_0                (~f3_lastHalf_valid),
    .io_in_instrValid_1                (f3_instr_valid_1),
    .io_in_instrValid_2                (f3_instr_valid_2),
    .io_in_instrValid_3                (f3_instr_valid_3),
    .io_in_instrValid_4                (f3_instr_valid_4),
    .io_in_instrValid_5                (f3_instr_valid_5),
    .io_in_instrValid_6                (f3_instr_valid_6),
    .io_in_instrValid_7                (f3_instr_valid_7),
    .io_in_instrValid_8                (f3_instr_valid_8),
    .io_in_instrValid_9                (f3_instr_valid_9),
    .io_in_instrValid_10               (f3_instr_valid_10),
    .io_in_instrValid_11               (f3_instr_valid_11),
    .io_in_instrValid_12               (f3_instr_valid_12),
    .io_in_instrValid_13               (f3_instr_valid_13),
    .io_in_instrValid_14               (f3_instr_valid_14),
    .io_in_instrValid_15               (f3_instr_valid_15),
    .io_in_pds_0_isRVC                 (f3_pd_wire_0_isRVC),
    .io_in_pds_0_brType                (_f3Predecoder_io_out_pd_0_brType),
    .io_in_pds_0_isRet                 (_f3Predecoder_io_out_pd_0_isRet),
    .io_in_pds_1_isRVC                 (f3_pd_wire_1_isRVC),
    .io_in_pds_1_brType                (_f3Predecoder_io_out_pd_1_brType),
    .io_in_pds_1_isRet                 (_f3Predecoder_io_out_pd_1_isRet),
    .io_in_pds_2_isRVC                 (f3_pd_wire_2_isRVC),
    .io_in_pds_2_brType                (_f3Predecoder_io_out_pd_2_brType),
    .io_in_pds_2_isRet                 (_f3Predecoder_io_out_pd_2_isRet),
    .io_in_pds_3_isRVC                 (f3_pd_wire_3_isRVC),
    .io_in_pds_3_brType                (_f3Predecoder_io_out_pd_3_brType),
    .io_in_pds_3_isRet                 (_f3Predecoder_io_out_pd_3_isRet),
    .io_in_pds_4_isRVC                 (f3_pd_wire_4_isRVC),
    .io_in_pds_4_brType                (_f3Predecoder_io_out_pd_4_brType),
    .io_in_pds_4_isRet                 (_f3Predecoder_io_out_pd_4_isRet),
    .io_in_pds_5_isRVC                 (f3_pd_wire_5_isRVC),
    .io_in_pds_5_brType                (_f3Predecoder_io_out_pd_5_brType),
    .io_in_pds_5_isRet                 (_f3Predecoder_io_out_pd_5_isRet),
    .io_in_pds_6_isRVC                 (f3_pd_wire_6_isRVC),
    .io_in_pds_6_brType                (_f3Predecoder_io_out_pd_6_brType),
    .io_in_pds_6_isRet                 (_f3Predecoder_io_out_pd_6_isRet),
    .io_in_pds_7_isRVC                 (f3_pd_wire_7_isRVC),
    .io_in_pds_7_brType                (_f3Predecoder_io_out_pd_7_brType),
    .io_in_pds_7_isRet                 (_f3Predecoder_io_out_pd_7_isRet),
    .io_in_pds_8_isRVC                 (f3_pd_wire_8_isRVC),
    .io_in_pds_8_brType                (_f3Predecoder_io_out_pd_8_brType),
    .io_in_pds_8_isRet                 (_f3Predecoder_io_out_pd_8_isRet),
    .io_in_pds_9_isRVC                 (f3_pd_wire_9_isRVC),
    .io_in_pds_9_brType                (_f3Predecoder_io_out_pd_9_brType),
    .io_in_pds_9_isRet                 (_f3Predecoder_io_out_pd_9_isRet),
    .io_in_pds_10_isRVC                (f3_pd_wire_10_isRVC),
    .io_in_pds_10_brType               (_f3Predecoder_io_out_pd_10_brType),
    .io_in_pds_10_isRet                (_f3Predecoder_io_out_pd_10_isRet),
    .io_in_pds_11_isRVC                (f3_pd_wire_11_isRVC),
    .io_in_pds_11_brType               (_f3Predecoder_io_out_pd_11_brType),
    .io_in_pds_11_isRet                (_f3Predecoder_io_out_pd_11_isRet),
    .io_in_pds_12_isRVC                (f3_pd_wire_12_isRVC),
    .io_in_pds_12_brType               (_f3Predecoder_io_out_pd_12_brType),
    .io_in_pds_12_isRet                (_f3Predecoder_io_out_pd_12_isRet),
    .io_in_pds_13_isRVC                (f3_pd_wire_13_isRVC),
    .io_in_pds_13_brType               (_f3Predecoder_io_out_pd_13_brType),
    .io_in_pds_13_isRet                (_f3Predecoder_io_out_pd_13_isRet),
    .io_in_pds_14_isRVC                (f3_pd_wire_14_isRVC),
    .io_in_pds_14_brType               (_f3Predecoder_io_out_pd_14_brType),
    .io_in_pds_14_isRet                (_f3Predecoder_io_out_pd_14_isRet),
    .io_in_pds_15_isRVC                (f3_pd_wire_15_isRVC),
    .io_in_pds_15_brType               (_f3Predecoder_io_out_pd_15_brType),
    .io_in_pds_15_isRet                (_f3Predecoder_io_out_pd_15_isRet),
    .io_in_pc_0                        (f3_pc_0),
    .io_in_pc_1                        (f3_pc_1),
    .io_in_pc_2                        (f3_pc_2),
    .io_in_pc_3                        (f3_pc_3),
    .io_in_pc_4                        (f3_pc_4),
    .io_in_pc_5                        (f3_pc_5),
    .io_in_pc_6                        (f3_pc_6),
    .io_in_pc_7                        (f3_pc_7),
    .io_in_pc_8                        (f3_pc_8),
    .io_in_pc_9                        (f3_pc_9),
    .io_in_pc_10                       (f3_pc_10),
    .io_in_pc_11                       (f3_pc_11),
    .io_in_pc_12                       (f3_pc_12),
    .io_in_pc_13                       (f3_pc_13),
    .io_in_pc_14                       (f3_pc_14),
    .io_in_pc_15                       (f3_pc_15),
    .io_in_fire_in                     (predChecker_io_in_fire_in_REG),
    .io_out_stage1Out_fixedRange_0     (_predChecker_io_out_stage1Out_fixedRange_0),
    .io_out_stage1Out_fixedRange_1     (_predChecker_io_out_stage1Out_fixedRange_1),
    .io_out_stage1Out_fixedRange_2     (_predChecker_io_out_stage1Out_fixedRange_2),
    .io_out_stage1Out_fixedRange_3     (_predChecker_io_out_stage1Out_fixedRange_3),
    .io_out_stage1Out_fixedRange_4     (_predChecker_io_out_stage1Out_fixedRange_4),
    .io_out_stage1Out_fixedRange_5     (_predChecker_io_out_stage1Out_fixedRange_5),
    .io_out_stage1Out_fixedRange_6     (_predChecker_io_out_stage1Out_fixedRange_6),
    .io_out_stage1Out_fixedRange_7     (_predChecker_io_out_stage1Out_fixedRange_7),
    .io_out_stage1Out_fixedRange_8     (_predChecker_io_out_stage1Out_fixedRange_8),
    .io_out_stage1Out_fixedRange_9     (_predChecker_io_out_stage1Out_fixedRange_9),
    .io_out_stage1Out_fixedRange_10    (_predChecker_io_out_stage1Out_fixedRange_10),
    .io_out_stage1Out_fixedRange_11    (_predChecker_io_out_stage1Out_fixedRange_11),
    .io_out_stage1Out_fixedRange_12    (_predChecker_io_out_stage1Out_fixedRange_12),
    .io_out_stage1Out_fixedRange_13    (_predChecker_io_out_stage1Out_fixedRange_13),
    .io_out_stage1Out_fixedRange_14    (_predChecker_io_out_stage1Out_fixedRange_14),
    .io_out_stage1Out_fixedRange_15    (_predChecker_io_out_stage1Out_fixedRange_15),
    .io_out_stage1Out_fixedTaken_0     (_predChecker_io_out_stage1Out_fixedTaken_0),
    .io_out_stage1Out_fixedTaken_1     (_predChecker_io_out_stage1Out_fixedTaken_1),
    .io_out_stage1Out_fixedTaken_2     (_predChecker_io_out_stage1Out_fixedTaken_2),
    .io_out_stage1Out_fixedTaken_3     (_predChecker_io_out_stage1Out_fixedTaken_3),
    .io_out_stage1Out_fixedTaken_4     (_predChecker_io_out_stage1Out_fixedTaken_4),
    .io_out_stage1Out_fixedTaken_5     (_predChecker_io_out_stage1Out_fixedTaken_5),
    .io_out_stage1Out_fixedTaken_6     (_predChecker_io_out_stage1Out_fixedTaken_6),
    .io_out_stage1Out_fixedTaken_7     (_predChecker_io_out_stage1Out_fixedTaken_7),
    .io_out_stage1Out_fixedTaken_8     (_predChecker_io_out_stage1Out_fixedTaken_8),
    .io_out_stage1Out_fixedTaken_9     (_predChecker_io_out_stage1Out_fixedTaken_9),
    .io_out_stage1Out_fixedTaken_10    (_predChecker_io_out_stage1Out_fixedTaken_10),
    .io_out_stage1Out_fixedTaken_11    (_predChecker_io_out_stage1Out_fixedTaken_11),
    .io_out_stage1Out_fixedTaken_12    (_predChecker_io_out_stage1Out_fixedTaken_12),
    .io_out_stage1Out_fixedTaken_13    (_predChecker_io_out_stage1Out_fixedTaken_13),
    .io_out_stage1Out_fixedTaken_14    (_predChecker_io_out_stage1Out_fixedTaken_14),
    .io_out_stage1Out_fixedTaken_15    (_predChecker_io_out_stage1Out_fixedTaken_15),
    .io_out_stage2Out_fixedTarget_0    (_predChecker_io_out_stage2Out_fixedTarget_0),
    .io_out_stage2Out_fixedTarget_1    (_predChecker_io_out_stage2Out_fixedTarget_1),
    .io_out_stage2Out_fixedTarget_2    (_predChecker_io_out_stage2Out_fixedTarget_2),
    .io_out_stage2Out_fixedTarget_3    (_predChecker_io_out_stage2Out_fixedTarget_3),
    .io_out_stage2Out_fixedTarget_4    (_predChecker_io_out_stage2Out_fixedTarget_4),
    .io_out_stage2Out_fixedTarget_5    (_predChecker_io_out_stage2Out_fixedTarget_5),
    .io_out_stage2Out_fixedTarget_6    (_predChecker_io_out_stage2Out_fixedTarget_6),
    .io_out_stage2Out_fixedTarget_7    (_predChecker_io_out_stage2Out_fixedTarget_7),
    .io_out_stage2Out_fixedTarget_8    (_predChecker_io_out_stage2Out_fixedTarget_8),
    .io_out_stage2Out_fixedTarget_9    (_predChecker_io_out_stage2Out_fixedTarget_9),
    .io_out_stage2Out_fixedTarget_10   (_predChecker_io_out_stage2Out_fixedTarget_10),
    .io_out_stage2Out_fixedTarget_11   (_predChecker_io_out_stage2Out_fixedTarget_11),
    .io_out_stage2Out_fixedTarget_12   (_predChecker_io_out_stage2Out_fixedTarget_12),
    .io_out_stage2Out_fixedTarget_13   (_predChecker_io_out_stage2Out_fixedTarget_13),
    .io_out_stage2Out_fixedTarget_14   (_predChecker_io_out_stage2Out_fixedTarget_14),
    .io_out_stage2Out_fixedTarget_15   (_predChecker_io_out_stage2Out_fixedTarget_15),
    .io_out_stage2Out_jalTarget_0      (_predChecker_io_out_stage2Out_jalTarget_0),
    .io_out_stage2Out_jalTarget_1      (_predChecker_io_out_stage2Out_jalTarget_1),
    .io_out_stage2Out_jalTarget_2      (_predChecker_io_out_stage2Out_jalTarget_2),
    .io_out_stage2Out_jalTarget_3      (_predChecker_io_out_stage2Out_jalTarget_3),
    .io_out_stage2Out_jalTarget_4      (_predChecker_io_out_stage2Out_jalTarget_4),
    .io_out_stage2Out_jalTarget_5      (_predChecker_io_out_stage2Out_jalTarget_5),
    .io_out_stage2Out_jalTarget_6      (_predChecker_io_out_stage2Out_jalTarget_6),
    .io_out_stage2Out_jalTarget_7      (_predChecker_io_out_stage2Out_jalTarget_7),
    .io_out_stage2Out_jalTarget_8      (_predChecker_io_out_stage2Out_jalTarget_8),
    .io_out_stage2Out_jalTarget_9      (_predChecker_io_out_stage2Out_jalTarget_9),
    .io_out_stage2Out_jalTarget_10     (_predChecker_io_out_stage2Out_jalTarget_10),
    .io_out_stage2Out_jalTarget_11     (_predChecker_io_out_stage2Out_jalTarget_11),
    .io_out_stage2Out_jalTarget_12     (_predChecker_io_out_stage2Out_jalTarget_12),
    .io_out_stage2Out_jalTarget_13     (_predChecker_io_out_stage2Out_jalTarget_13),
    .io_out_stage2Out_jalTarget_14     (_predChecker_io_out_stage2Out_jalTarget_14),
    .io_out_stage2Out_jalTarget_15     (_predChecker_io_out_stage2Out_jalTarget_15),
    .io_out_stage2Out_fixedMissPred_0  (_predChecker_io_out_stage2Out_fixedMissPred_0),
    .io_out_stage2Out_fixedMissPred_1  (_predChecker_io_out_stage2Out_fixedMissPred_1),
    .io_out_stage2Out_fixedMissPred_2  (_predChecker_io_out_stage2Out_fixedMissPred_2),
    .io_out_stage2Out_fixedMissPred_3  (_predChecker_io_out_stage2Out_fixedMissPred_3),
    .io_out_stage2Out_fixedMissPred_4  (_predChecker_io_out_stage2Out_fixedMissPred_4),
    .io_out_stage2Out_fixedMissPred_5  (_predChecker_io_out_stage2Out_fixedMissPred_5),
    .io_out_stage2Out_fixedMissPred_6  (_predChecker_io_out_stage2Out_fixedMissPred_6),
    .io_out_stage2Out_fixedMissPred_7  (_predChecker_io_out_stage2Out_fixedMissPred_7),
    .io_out_stage2Out_fixedMissPred_8  (_predChecker_io_out_stage2Out_fixedMissPred_8),
    .io_out_stage2Out_fixedMissPred_9  (_predChecker_io_out_stage2Out_fixedMissPred_9),
    .io_out_stage2Out_fixedMissPred_10 (_predChecker_io_out_stage2Out_fixedMissPred_10),
    .io_out_stage2Out_fixedMissPred_11 (_predChecker_io_out_stage2Out_fixedMissPred_11),
    .io_out_stage2Out_fixedMissPred_12 (_predChecker_io_out_stage2Out_fixedMissPred_12),
    .io_out_stage2Out_fixedMissPred_13 (_predChecker_io_out_stage2Out_fixedMissPred_13),
    .io_out_stage2Out_fixedMissPred_14 (_predChecker_io_out_stage2Out_fixedMissPred_14),
    .io_out_stage2Out_fixedMissPred_15 (_predChecker_io_out_stage2Out_fixedMissPred_15)
  );
  FrontendTrigger frontendTrigger (
    .clock                                           (clock),
    .reset                                           (reset),
    .io_frontendTrigger_tUpdate_valid                (io_frontendTrigger_tUpdate_valid),
    .io_frontendTrigger_tUpdate_bits_addr
      (io_frontendTrigger_tUpdate_bits_addr),
    .io_frontendTrigger_tUpdate_bits_tdata_matchType
      (io_frontendTrigger_tUpdate_bits_tdata_matchType),
    .io_frontendTrigger_tUpdate_bits_tdata_select
      (io_frontendTrigger_tUpdate_bits_tdata_select),
    .io_frontendTrigger_tUpdate_bits_tdata_action
      (io_frontendTrigger_tUpdate_bits_tdata_action),
    .io_frontendTrigger_tUpdate_bits_tdata_chain
      (io_frontendTrigger_tUpdate_bits_tdata_chain),
    .io_frontendTrigger_tUpdate_bits_tdata_tdata2
      (io_frontendTrigger_tUpdate_bits_tdata_tdata2),
    .io_frontendTrigger_tEnableVec_0                 (io_frontendTrigger_tEnableVec_0),
    .io_frontendTrigger_tEnableVec_1                 (io_frontendTrigger_tEnableVec_1),
    .io_frontendTrigger_tEnableVec_2                 (io_frontendTrigger_tEnableVec_2),
    .io_frontendTrigger_tEnableVec_3                 (io_frontendTrigger_tEnableVec_3),
    .io_frontendTrigger_debugMode                    (io_frontendTrigger_debugMode),
    .io_frontendTrigger_triggerCanRaiseBpExp
      (io_frontendTrigger_triggerCanRaiseBpExp),
    .io_triggered_0                                  (io_toIbuffer_bits_triggered_0),
    .io_triggered_1                                  (io_toIbuffer_bits_triggered_1),
    .io_triggered_2                                  (io_toIbuffer_bits_triggered_2),
    .io_triggered_3                                  (io_toIbuffer_bits_triggered_3),
    .io_triggered_4                                  (io_toIbuffer_bits_triggered_4),
    .io_triggered_5                                  (io_toIbuffer_bits_triggered_5),
    .io_triggered_6                                  (io_toIbuffer_bits_triggered_6),
    .io_triggered_7                                  (io_toIbuffer_bits_triggered_7),
    .io_triggered_8                                  (io_toIbuffer_bits_triggered_8),
    .io_triggered_9                                  (io_toIbuffer_bits_triggered_9),
    .io_triggered_10                                 (io_toIbuffer_bits_triggered_10),
    .io_triggered_11                                 (io_toIbuffer_bits_triggered_11),
    .io_triggered_12                                 (io_toIbuffer_bits_triggered_12),
    .io_triggered_13                                 (io_toIbuffer_bits_triggered_13),
    .io_triggered_14                                 (io_toIbuffer_bits_triggered_14),
    .io_triggered_15                                 (io_toIbuffer_bits_triggered_15),
    .io_pc_0                                         (f3_pc_0),
    .io_pc_1                                         (f3_pc_1),
    .io_pc_2                                         (f3_pc_2),
    .io_pc_3                                         (f3_pc_3),
    .io_pc_4                                         (f3_pc_4),
    .io_pc_5                                         (f3_pc_5),
    .io_pc_6                                         (f3_pc_6),
    .io_pc_7                                         (f3_pc_7),
    .io_pc_8                                         (f3_pc_8),
    .io_pc_9                                         (f3_pc_9),
    .io_pc_10                                        (f3_pc_10),
    .io_pc_11                                        (f3_pc_11),
    .io_pc_12                                        (f3_pc_12),
    .io_pc_13                                        (f3_pc_13),
    .io_pc_14                                        (f3_pc_14),
    .io_pc_15                                        (f3_pc_15)
  );
  RVCExpander expanders_0 (
    .io_in       (f3_instr_0),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_0_io_out_bits),
    .io_ill      (_expanders_0_io_ill)
  );
  RVCExpander expanders_1 (
    .io_in       (f3_instr_1),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_1_io_out_bits),
    .io_ill      (_expanders_1_io_ill)
  );
  RVCExpander expanders_2 (
    .io_in       (f3_instr_2),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_2_io_out_bits),
    .io_ill      (_expanders_2_io_ill)
  );
  RVCExpander expanders_3 (
    .io_in       (f3_instr_3),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_3_io_out_bits),
    .io_ill      (_expanders_3_io_ill)
  );
  RVCExpander expanders_4 (
    .io_in       (f3_instr_4),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_4_io_out_bits),
    .io_ill      (_expanders_4_io_ill)
  );
  RVCExpander expanders_5 (
    .io_in       (f3_instr_5),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_5_io_out_bits),
    .io_ill      (_expanders_5_io_ill)
  );
  RVCExpander expanders_6 (
    .io_in       (f3_instr_6),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_6_io_out_bits),
    .io_ill      (_expanders_6_io_ill)
  );
  RVCExpander expanders_7 (
    .io_in       (f3_instr_7),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_7_io_out_bits),
    .io_ill      (_expanders_7_io_ill)
  );
  RVCExpander expanders_8 (
    .io_in       (f3_instr_8),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_8_io_out_bits),
    .io_ill      (_expanders_8_io_ill)
  );
  RVCExpander expanders_9 (
    .io_in       (f3_instr_9),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_9_io_out_bits),
    .io_ill      (_expanders_9_io_ill)
  );
  RVCExpander expanders_10 (
    .io_in       (f3_instr_10),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_10_io_out_bits),
    .io_ill      (_expanders_10_io_ill)
  );
  RVCExpander expanders_11 (
    .io_in       (f3_instr_11),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_11_io_out_bits),
    .io_ill      (_expanders_11_io_ill)
  );
  RVCExpander expanders_12 (
    .io_in       (f3_instr_12),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_12_io_out_bits),
    .io_ill      (_expanders_12_io_ill)
  );
  RVCExpander expanders_13 (
    .io_in       (f3_instr_13),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_13_io_out_bits),
    .io_ill      (_expanders_13_io_ill)
  );
  RVCExpander expanders_14 (
    .io_in       (f3_instr_14),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_14_io_out_bits),
    .io_ill      (_expanders_14_io_ill)
  );
  RVCExpander expanders_15 (
    .io_in       (f3_instr_15),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_expanders_15_io_out_bits),
    .io_ill      (_expanders_15_io_ill)
  );
  F3Predecoder f3Predecoder (
    .io_in_instr_0       (f3_instr_0),
    .io_in_instr_1       (f3_instr_1),
    .io_in_instr_2       (f3_instr_2),
    .io_in_instr_3       (f3_instr_3),
    .io_in_instr_4       (f3_instr_4),
    .io_in_instr_5       (f3_instr_5),
    .io_in_instr_6       (f3_instr_6),
    .io_in_instr_7       (f3_instr_7),
    .io_in_instr_8       (f3_instr_8),
    .io_in_instr_9       (f3_instr_9),
    .io_in_instr_10      (f3_instr_10),
    .io_in_instr_11      (f3_instr_11),
    .io_in_instr_12      (f3_instr_12),
    .io_in_instr_13      (f3_instr_13),
    .io_in_instr_14      (f3_instr_14),
    .io_in_instr_15      (f3_instr_15),
    .io_out_pd_0_brType  (_f3Predecoder_io_out_pd_0_brType),
    .io_out_pd_0_isCall  (_f3Predecoder_io_out_pd_0_isCall),
    .io_out_pd_0_isRet   (_f3Predecoder_io_out_pd_0_isRet),
    .io_out_pd_1_brType  (_f3Predecoder_io_out_pd_1_brType),
    .io_out_pd_1_isCall  (_f3Predecoder_io_out_pd_1_isCall),
    .io_out_pd_1_isRet   (_f3Predecoder_io_out_pd_1_isRet),
    .io_out_pd_2_brType  (_f3Predecoder_io_out_pd_2_brType),
    .io_out_pd_2_isCall  (_f3Predecoder_io_out_pd_2_isCall),
    .io_out_pd_2_isRet   (_f3Predecoder_io_out_pd_2_isRet),
    .io_out_pd_3_brType  (_f3Predecoder_io_out_pd_3_brType),
    .io_out_pd_3_isCall  (_f3Predecoder_io_out_pd_3_isCall),
    .io_out_pd_3_isRet   (_f3Predecoder_io_out_pd_3_isRet),
    .io_out_pd_4_brType  (_f3Predecoder_io_out_pd_4_brType),
    .io_out_pd_4_isCall  (_f3Predecoder_io_out_pd_4_isCall),
    .io_out_pd_4_isRet   (_f3Predecoder_io_out_pd_4_isRet),
    .io_out_pd_5_brType  (_f3Predecoder_io_out_pd_5_brType),
    .io_out_pd_5_isCall  (_f3Predecoder_io_out_pd_5_isCall),
    .io_out_pd_5_isRet   (_f3Predecoder_io_out_pd_5_isRet),
    .io_out_pd_6_brType  (_f3Predecoder_io_out_pd_6_brType),
    .io_out_pd_6_isCall  (_f3Predecoder_io_out_pd_6_isCall),
    .io_out_pd_6_isRet   (_f3Predecoder_io_out_pd_6_isRet),
    .io_out_pd_7_brType  (_f3Predecoder_io_out_pd_7_brType),
    .io_out_pd_7_isCall  (_f3Predecoder_io_out_pd_7_isCall),
    .io_out_pd_7_isRet   (_f3Predecoder_io_out_pd_7_isRet),
    .io_out_pd_8_brType  (_f3Predecoder_io_out_pd_8_brType),
    .io_out_pd_8_isCall  (_f3Predecoder_io_out_pd_8_isCall),
    .io_out_pd_8_isRet   (_f3Predecoder_io_out_pd_8_isRet),
    .io_out_pd_9_brType  (_f3Predecoder_io_out_pd_9_brType),
    .io_out_pd_9_isCall  (_f3Predecoder_io_out_pd_9_isCall),
    .io_out_pd_9_isRet   (_f3Predecoder_io_out_pd_9_isRet),
    .io_out_pd_10_brType (_f3Predecoder_io_out_pd_10_brType),
    .io_out_pd_10_isCall (_f3Predecoder_io_out_pd_10_isCall),
    .io_out_pd_10_isRet  (_f3Predecoder_io_out_pd_10_isRet),
    .io_out_pd_11_brType (_f3Predecoder_io_out_pd_11_brType),
    .io_out_pd_11_isCall (_f3Predecoder_io_out_pd_11_isCall),
    .io_out_pd_11_isRet  (_f3Predecoder_io_out_pd_11_isRet),
    .io_out_pd_12_brType (_f3Predecoder_io_out_pd_12_brType),
    .io_out_pd_12_isCall (_f3Predecoder_io_out_pd_12_isCall),
    .io_out_pd_12_isRet  (_f3Predecoder_io_out_pd_12_isRet),
    .io_out_pd_13_brType (_f3Predecoder_io_out_pd_13_brType),
    .io_out_pd_13_isCall (_f3Predecoder_io_out_pd_13_isCall),
    .io_out_pd_13_isRet  (_f3Predecoder_io_out_pd_13_isRet),
    .io_out_pd_14_brType (_f3Predecoder_io_out_pd_14_brType),
    .io_out_pd_14_isCall (_f3Predecoder_io_out_pd_14_isCall),
    .io_out_pd_14_isRet  (_f3Predecoder_io_out_pd_14_isRet),
    .io_out_pd_15_brType (_f3Predecoder_io_out_pd_15_brType),
    .io_out_pd_15_isCall (_f3Predecoder_io_out_pd_15_isCall),
    .io_out_pd_15_isRet  (_f3Predecoder_io_out_pd_15_isRet)
  );
  RVCExpander mmioRVCExpander (
    .io_in       (_mmioRVCExpander_io_in_T_1),
    .io_fsIsOff  (io_csr_fsIsOff),
    .io_out_bits (_mmioRVCExpander_io_out_bits),
    .io_ill      (_mmioRVCExpander_io_ill)
  );
  assign io_ftqInter_fromFtq_req_ready = io_ftqInter_fromFtq_req_ready_0;
  assign io_ftqInter_toFtq_pdWb_valid =
    wb_valid
      ? wb_valid
      : f3_req_is_mmio & _mmio_redirect_T & mmioFlushWb_valid_REG & f3_mmio_use_seq_pc
        & ~f3_ftq_flush_self & ~f3_ftq_flush_by_older;
  assign io_ftqInter_toFtq_pdWb_bits_pc_0 =
    wb_valid
      ? {wb_pc_lower_result_0[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_0[10:0]}
      : f3_pc_0;
  assign io_ftqInter_toFtq_pdWb_bits_pc_1 =
    wb_valid
      ? {wb_pc_lower_result_1[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_1[10:0]}
      : f3_pc_1;
  assign io_ftqInter_toFtq_pdWb_bits_pc_2 =
    wb_valid
      ? {wb_pc_lower_result_2[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_2[10:0]}
      : f3_pc_2;
  assign io_ftqInter_toFtq_pdWb_bits_pc_3 =
    wb_valid
      ? {wb_pc_lower_result_3[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_3[10:0]}
      : f3_pc_3;
  assign io_ftqInter_toFtq_pdWb_bits_pc_4 =
    wb_valid
      ? {wb_pc_lower_result_4[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_4[10:0]}
      : f3_pc_4;
  assign io_ftqInter_toFtq_pdWb_bits_pc_5 =
    wb_valid
      ? {wb_pc_lower_result_5[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_5[10:0]}
      : f3_pc_5;
  assign io_ftqInter_toFtq_pdWb_bits_pc_6 =
    wb_valid
      ? {wb_pc_lower_result_6[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_6[10:0]}
      : f3_pc_6;
  assign io_ftqInter_toFtq_pdWb_bits_pc_7 =
    wb_valid
      ? {wb_pc_lower_result_7[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_7[10:0]}
      : f3_pc_7;
  assign io_ftqInter_toFtq_pdWb_bits_pc_8 =
    wb_valid
      ? {wb_pc_lower_result_8[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_8[10:0]}
      : f3_pc_8;
  assign io_ftqInter_toFtq_pdWb_bits_pc_9 =
    wb_valid
      ? {wb_pc_lower_result_9[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_9[10:0]}
      : f3_pc_9;
  assign io_ftqInter_toFtq_pdWb_bits_pc_10 =
    wb_valid
      ? {wb_pc_lower_result_10[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_10[10:0]}
      : f3_pc_10;
  assign io_ftqInter_toFtq_pdWb_bits_pc_11 =
    wb_valid
      ? {wb_pc_lower_result_11[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_11[10:0]}
      : f3_pc_11;
  assign io_ftqInter_toFtq_pdWb_bits_pc_12 =
    wb_valid
      ? {wb_pc_lower_result_12[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_12[10:0]}
      : f3_pc_12;
  assign io_ftqInter_toFtq_pdWb_bits_pc_13 =
    wb_valid
      ? {wb_pc_lower_result_13[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_13[10:0]}
      : f3_pc_13;
  assign io_ftqInter_toFtq_pdWb_bits_pc_14 =
    wb_valid
      ? {wb_pc_lower_result_14[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_14[10:0]}
      : f3_pc_14;
  assign io_ftqInter_toFtq_pdWb_bits_pc_15 =
    wb_valid
      ? {wb_pc_lower_result_15[11] ? wb_pc_high_plus1 : wb_pc_high,
         wb_pc_lower_result_15[10:0]}
      : f3_pc_15;
  assign io_ftqInter_toFtq_pdWb_bits_pd_0_valid = ~wb_valid | wb_instr_valid_0;
  assign io_ftqInter_toFtq_pdWb_bits_pd_0_isRVC =
    wb_valid ? wb_pd_0_isRVC : mmioFlushWb_bits_pd_0_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_0_brType =
    wb_valid ? wb_pd_0_brType : mmioFlushWb_bits_pd_0_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_0_isCall =
    wb_valid
      ? wb_pd_0_isCall
      : f3_req_is_mmio ? isCall : _f3Predecoder_io_out_pd_0_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_0_isRet =
    wb_valid
      ? wb_pd_0_isRet
      : f3_req_is_mmio
          ? (&brType) & (rs == 5'h1 | rs == 5'h5) & ~isCall
          : _f3Predecoder_io_out_pd_0_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_1_valid = wb_valid & wb_instr_valid_1;
  assign io_ftqInter_toFtq_pdWb_bits_pd_1_isRVC =
    wb_valid ? wb_pd_1_isRVC : f3_pd_wire_1_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_1_brType =
    wb_valid ? wb_pd_1_brType : _f3Predecoder_io_out_pd_1_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_1_isCall =
    wb_valid ? wb_pd_1_isCall : _f3Predecoder_io_out_pd_1_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_1_isRet =
    wb_valid ? wb_pd_1_isRet : _f3Predecoder_io_out_pd_1_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_2_valid = wb_valid & wb_instr_valid_2;
  assign io_ftqInter_toFtq_pdWb_bits_pd_2_isRVC =
    wb_valid ? wb_pd_2_isRVC : f3_pd_wire_2_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_2_brType =
    wb_valid ? wb_pd_2_brType : _f3Predecoder_io_out_pd_2_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_2_isCall =
    wb_valid ? wb_pd_2_isCall : _f3Predecoder_io_out_pd_2_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_2_isRet =
    wb_valid ? wb_pd_2_isRet : _f3Predecoder_io_out_pd_2_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_3_valid = wb_valid & wb_instr_valid_3;
  assign io_ftqInter_toFtq_pdWb_bits_pd_3_isRVC =
    wb_valid ? wb_pd_3_isRVC : f3_pd_wire_3_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_3_brType =
    wb_valid ? wb_pd_3_brType : _f3Predecoder_io_out_pd_3_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_3_isCall =
    wb_valid ? wb_pd_3_isCall : _f3Predecoder_io_out_pd_3_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_3_isRet =
    wb_valid ? wb_pd_3_isRet : _f3Predecoder_io_out_pd_3_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_4_valid = wb_valid & wb_instr_valid_4;
  assign io_ftqInter_toFtq_pdWb_bits_pd_4_isRVC =
    wb_valid ? wb_pd_4_isRVC : f3_pd_wire_4_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_4_brType =
    wb_valid ? wb_pd_4_brType : _f3Predecoder_io_out_pd_4_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_4_isCall =
    wb_valid ? wb_pd_4_isCall : _f3Predecoder_io_out_pd_4_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_4_isRet =
    wb_valid ? wb_pd_4_isRet : _f3Predecoder_io_out_pd_4_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_5_valid = wb_valid & wb_instr_valid_5;
  assign io_ftqInter_toFtq_pdWb_bits_pd_5_isRVC =
    wb_valid ? wb_pd_5_isRVC : f3_pd_wire_5_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_5_brType =
    wb_valid ? wb_pd_5_brType : _f3Predecoder_io_out_pd_5_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_5_isCall =
    wb_valid ? wb_pd_5_isCall : _f3Predecoder_io_out_pd_5_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_5_isRet =
    wb_valid ? wb_pd_5_isRet : _f3Predecoder_io_out_pd_5_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_6_valid = wb_valid & wb_instr_valid_6;
  assign io_ftqInter_toFtq_pdWb_bits_pd_6_isRVC =
    wb_valid ? wb_pd_6_isRVC : f3_pd_wire_6_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_6_brType =
    wb_valid ? wb_pd_6_brType : _f3Predecoder_io_out_pd_6_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_6_isCall =
    wb_valid ? wb_pd_6_isCall : _f3Predecoder_io_out_pd_6_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_6_isRet =
    wb_valid ? wb_pd_6_isRet : _f3Predecoder_io_out_pd_6_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_7_valid = wb_valid & wb_instr_valid_7;
  assign io_ftqInter_toFtq_pdWb_bits_pd_7_isRVC =
    wb_valid ? wb_pd_7_isRVC : f3_pd_wire_7_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_7_brType =
    wb_valid ? wb_pd_7_brType : _f3Predecoder_io_out_pd_7_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_7_isCall =
    wb_valid ? wb_pd_7_isCall : _f3Predecoder_io_out_pd_7_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_7_isRet =
    wb_valid ? wb_pd_7_isRet : _f3Predecoder_io_out_pd_7_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_8_valid = wb_valid & wb_instr_valid_8;
  assign io_ftqInter_toFtq_pdWb_bits_pd_8_isRVC =
    wb_valid ? wb_pd_8_isRVC : f3_pd_wire_8_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_8_brType =
    wb_valid ? wb_pd_8_brType : _f3Predecoder_io_out_pd_8_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_8_isCall =
    wb_valid ? wb_pd_8_isCall : _f3Predecoder_io_out_pd_8_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_8_isRet =
    wb_valid ? wb_pd_8_isRet : _f3Predecoder_io_out_pd_8_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_9_valid = wb_valid & wb_instr_valid_9;
  assign io_ftqInter_toFtq_pdWb_bits_pd_9_isRVC =
    wb_valid ? wb_pd_9_isRVC : f3_pd_wire_9_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_9_brType =
    wb_valid ? wb_pd_9_brType : _f3Predecoder_io_out_pd_9_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_9_isCall =
    wb_valid ? wb_pd_9_isCall : _f3Predecoder_io_out_pd_9_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_9_isRet =
    wb_valid ? wb_pd_9_isRet : _f3Predecoder_io_out_pd_9_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_10_valid = wb_valid & wb_instr_valid_10;
  assign io_ftqInter_toFtq_pdWb_bits_pd_10_isRVC =
    wb_valid ? wb_pd_10_isRVC : f3_pd_wire_10_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_10_brType =
    wb_valid ? wb_pd_10_brType : _f3Predecoder_io_out_pd_10_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_10_isCall =
    wb_valid ? wb_pd_10_isCall : _f3Predecoder_io_out_pd_10_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_10_isRet =
    wb_valid ? wb_pd_10_isRet : _f3Predecoder_io_out_pd_10_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_11_valid = wb_valid & wb_instr_valid_11;
  assign io_ftqInter_toFtq_pdWb_bits_pd_11_isRVC =
    wb_valid ? wb_pd_11_isRVC : f3_pd_wire_11_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_11_brType =
    wb_valid ? wb_pd_11_brType : _f3Predecoder_io_out_pd_11_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_11_isCall =
    wb_valid ? wb_pd_11_isCall : _f3Predecoder_io_out_pd_11_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_11_isRet =
    wb_valid ? wb_pd_11_isRet : _f3Predecoder_io_out_pd_11_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_12_valid = wb_valid & wb_instr_valid_12;
  assign io_ftqInter_toFtq_pdWb_bits_pd_12_isRVC =
    wb_valid ? wb_pd_12_isRVC : f3_pd_wire_12_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_12_brType =
    wb_valid ? wb_pd_12_brType : _f3Predecoder_io_out_pd_12_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_12_isCall =
    wb_valid ? wb_pd_12_isCall : _f3Predecoder_io_out_pd_12_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_12_isRet =
    wb_valid ? wb_pd_12_isRet : _f3Predecoder_io_out_pd_12_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_13_valid = wb_valid & wb_instr_valid_13;
  assign io_ftqInter_toFtq_pdWb_bits_pd_13_isRVC =
    wb_valid ? wb_pd_13_isRVC : f3_pd_wire_13_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_13_brType =
    wb_valid ? wb_pd_13_brType : _f3Predecoder_io_out_pd_13_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_13_isCall =
    wb_valid ? wb_pd_13_isCall : _f3Predecoder_io_out_pd_13_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_13_isRet =
    wb_valid ? wb_pd_13_isRet : _f3Predecoder_io_out_pd_13_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_14_valid = wb_valid & wb_instr_valid_14;
  assign io_ftqInter_toFtq_pdWb_bits_pd_14_isRVC =
    wb_valid ? wb_pd_14_isRVC : f3_pd_wire_14_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_14_brType =
    wb_valid ? wb_pd_14_brType : _f3Predecoder_io_out_pd_14_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_14_isCall =
    wb_valid ? wb_pd_14_isCall : _f3Predecoder_io_out_pd_14_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_14_isRet =
    wb_valid ? wb_pd_14_isRet : _f3Predecoder_io_out_pd_14_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_pd_15_valid = wb_valid & wb_instr_valid_15;
  assign io_ftqInter_toFtq_pdWb_bits_pd_15_isRVC =
    wb_valid ? wb_pd_15_isRVC : f3_pd_wire_15_isRVC;
  assign io_ftqInter_toFtq_pdWb_bits_pd_15_brType =
    wb_valid ? wb_pd_15_brType : _f3Predecoder_io_out_pd_15_brType;
  assign io_ftqInter_toFtq_pdWb_bits_pd_15_isCall =
    wb_valid ? wb_pd_15_isCall : _f3Predecoder_io_out_pd_15_isCall;
  assign io_ftqInter_toFtq_pdWb_bits_pd_15_isRet =
    wb_valid ? wb_pd_15_isRet : _f3Predecoder_io_out_pd_15_isRet;
  assign io_ftqInter_toFtq_pdWb_bits_ftqIdx_flag =
    wb_valid ? wb_ftq_req_ftqIdx_flag : f3_ftq_req_ftqIdx_flag;
  assign io_ftqInter_toFtq_pdWb_bits_ftqIdx_value =
    wb_valid ? wb_ftq_req_ftqIdx_value : f3_ftq_req_ftqIdx_value;
  assign io_ftqInter_toFtq_pdWb_bits_misOffset_valid =
    wb_valid ? checkFlushWb_bits_misOffset_valid : f3_req_is_mmio;
  assign io_ftqInter_toFtq_pdWb_bits_misOffset_bits =
    wb_valid
      ? (wb_false_lastHalf
           ? wb_lastIdx
           : _checkFlushWb_bits_misOffset_bits_T_4 | _checkFlushWb_bits_misOffset_bits_T_6
             | _checkFlushWb_bits_misOffset_bits_T_8
               ? {1'h0,
                  _checkFlushWb_bits_misOffset_bits_T_4
                    ? {1'h0,
                       _checkFlushWb_bits_misOffset_bits_T
                         ? _GEN_14
                         : _checkFlushWb_bits_misOffset_bits_T_3}
                    : _checkFlushWb_bits_misOffset_bits_T_6
                        ? _checkFlushWb_bits_misOffset_bits_T_7
                        : _checkFlushWb_bits_misOffset_bits_T_9}
               : _checkFlushWb_bits_misOffset_bits_T_14
                 | _checkFlushWb_bits_misOffset_bits_T_16
                   ? (_checkFlushWb_bits_misOffset_bits_T_14
                        ? _checkFlushWb_bits_misOffset_bits_T_15
                        : _checkFlushWb_bits_misOffset_bits_T_17)
                   : _checkFlushWb_bits_misOffset_bits_T_20
                       ? _checkFlushWb_bits_misOffset_bits_T_21
                       : _checkFlushWb_bits_misOffset_bits_T_23)
      : 4'h0;
  assign io_ftqInter_toFtq_pdWb_bits_cfiOffset_valid =
    wb_valid
    & (wb_check_result_stage1_fixedTaken_0 | wb_check_result_stage1_fixedTaken_1
       | wb_check_result_stage1_fixedTaken_2 | wb_check_result_stage1_fixedTaken_3
       | wb_check_result_stage1_fixedTaken_4 | wb_check_result_stage1_fixedTaken_5
       | wb_check_result_stage1_fixedTaken_6 | wb_check_result_stage1_fixedTaken_7
       | wb_check_result_stage1_fixedTaken_8 | wb_check_result_stage1_fixedTaken_9
       | wb_check_result_stage1_fixedTaken_10 | wb_check_result_stage1_fixedTaken_11
       | wb_check_result_stage1_fixedTaken_12 | wb_check_result_stage1_fixedTaken_13
       | wb_check_result_stage1_fixedTaken_14 | wb_check_result_stage1_fixedTaken_15);
  assign io_ftqInter_toFtq_pdWb_bits_target =
    wb_valid
      ? (wb_false_lastHalf
           ? wb_false_target
           : _GEN_15[_checkFlushWbTargetIdx_T_4 | _checkFlushWb_bits_misOffset_bits_T_6
                     | _checkFlushWb_bits_misOffset_bits_T_8
                       ? {1'h0,
                          _checkFlushWbTargetIdx_T_4
                            ? {1'h0,
                               _checkFlushWb_bits_misOffset_bits_T
                                 ? _GEN_14
                                 : _checkFlushWb_bits_misOffset_bits_T_3}
                            : _checkFlushWb_bits_misOffset_bits_T_6
                                ? _checkFlushWb_bits_misOffset_bits_T_7
                                : _checkFlushWb_bits_misOffset_bits_T_9}
                       : _checkFlushWb_bits_misOffset_bits_T_14
                         | _checkFlushWb_bits_misOffset_bits_T_16
                           ? (_checkFlushWb_bits_misOffset_bits_T_14
                                ? _checkFlushWb_bits_misOffset_bits_T_15
                                : _checkFlushWb_bits_misOffset_bits_T_17)
                           : _checkFlushWb_bits_misOffset_bits_T_20
                               ? _checkFlushWb_bits_misOffset_bits_T_21
                               : _checkFlushWb_bits_misOffset_bits_T_23])
      : mmio_is_RVC
          ? 50'(f3_ftq_req_startAddr + 50'h2)
          : 50'(f3_ftq_req_startAddr + 50'h4);
  assign io_ftqInter_toFtq_pdWb_bits_jalTarget =
    wb_valid
      ? _GEN_16[_checkFlushWbjalTargetIdx_T_36 | _checkFlushWbjalTargetIdx_T_38
                | _checkFlushWbjalTargetIdx_T_13 | wb_instr_valid_7
                & wb_pd_7_brType == 2'h2
                  ? {1'h0,
                     _checkFlushWbjalTargetIdx_T_36
                       ? {1'h0,
                          _checkFlushWbjalTargetIdx_T_32
                            ? {1'h0, ~_checkFlushWbjalTargetIdx_T_1}
                            : {1'h1, ~_checkFlushWbjalTargetIdx_T_5}}
                       : _checkFlushWbjalTargetIdx_T_38
                           ? {2'h2, ~_checkFlushWbjalTargetIdx_T_9}
                           : {2'h3, ~_checkFlushWbjalTargetIdx_T_13}}
                  : _checkFlushWbjalTargetIdx_T_46 | _checkFlushWbjalTargetIdx_T_21
                    | wb_instr_valid_11 & wb_pd_11_brType == 2'h2
                      ? (_checkFlushWbjalTargetIdx_T_46
                           ? {3'h4, ~_checkFlushWbjalTargetIdx_T_17}
                           : {3'h5, ~_checkFlushWbjalTargetIdx_T_21})
                      : _checkFlushWbjalTargetIdx_T_25 | wb_instr_valid_13
                        & wb_pd_13_brType == 2'h2
                          ? {3'h6, ~_checkFlushWbjalTargetIdx_T_25}
                          : {3'h7, ~(wb_instr_valid_14 & wb_pd_14_brType == 2'h2)}]
      : 50'h0;
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_0 = ~wb_valid | wb_instr_range[0];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_1 = wb_valid & wb_instr_range[1];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_2 = wb_valid & wb_instr_range[2];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_3 = wb_valid & wb_instr_range[3];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_4 = wb_valid & wb_instr_range[4];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_5 = wb_valid & wb_instr_range[5];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_6 = wb_valid & wb_instr_range[6];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_7 = wb_valid & wb_instr_range[7];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_8 = wb_valid & wb_instr_range[8];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_9 = wb_valid & wb_instr_range[9];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_10 = wb_valid & wb_instr_range[10];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_11 = wb_valid & wb_instr_range[11];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_12 = wb_valid & wb_instr_range[12];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_13 = wb_valid & wb_instr_range[13];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_14 = wb_valid & wb_instr_range[14];
  assign io_ftqInter_toFtq_pdWb_bits_instrRange_15 = wb_valid & wb_instr_range[15];
  assign io_icacheStop = ~f3_ready;
  assign io_toIbuffer_valid = io_toIbuffer_valid_0;
  assign io_toIbuffer_bits_instrs_0 =
    f3_req_is_mmio
      ? (_mmioRVCExpander_io_ill
           ? _mmioRVCExpander_io_in_T_1
           : _mmioRVCExpander_io_out_bits)
      : _expanders_0_io_ill ? f3_instr_0 : _expanders_0_io_out_bits;
  assign io_toIbuffer_bits_instrs_1 =
    _expanders_1_io_ill ? f3_instr_1 : _expanders_1_io_out_bits;
  assign io_toIbuffer_bits_instrs_2 =
    _expanders_2_io_ill ? f3_instr_2 : _expanders_2_io_out_bits;
  assign io_toIbuffer_bits_instrs_3 =
    _expanders_3_io_ill ? f3_instr_3 : _expanders_3_io_out_bits;
  assign io_toIbuffer_bits_instrs_4 =
    _expanders_4_io_ill ? f3_instr_4 : _expanders_4_io_out_bits;
  assign io_toIbuffer_bits_instrs_5 =
    _expanders_5_io_ill ? f3_instr_5 : _expanders_5_io_out_bits;
  assign io_toIbuffer_bits_instrs_6 =
    _expanders_6_io_ill ? f3_instr_6 : _expanders_6_io_out_bits;
  assign io_toIbuffer_bits_instrs_7 =
    _expanders_7_io_ill ? f3_instr_7 : _expanders_7_io_out_bits;
  assign io_toIbuffer_bits_instrs_8 =
    _expanders_8_io_ill ? f3_instr_8 : _expanders_8_io_out_bits;
  assign io_toIbuffer_bits_instrs_9 =
    _expanders_9_io_ill ? f3_instr_9 : _expanders_9_io_out_bits;
  assign io_toIbuffer_bits_instrs_10 =
    _expanders_10_io_ill ? f3_instr_10 : _expanders_10_io_out_bits;
  assign io_toIbuffer_bits_instrs_11 =
    _expanders_11_io_ill ? f3_instr_11 : _expanders_11_io_out_bits;
  assign io_toIbuffer_bits_instrs_12 =
    _expanders_12_io_ill ? f3_instr_12 : _expanders_12_io_out_bits;
  assign io_toIbuffer_bits_instrs_13 =
    _expanders_13_io_ill ? f3_instr_13 : _expanders_13_io_out_bits;
  assign io_toIbuffer_bits_instrs_14 =
    _expanders_14_io_ill ? f3_instr_14 : _expanders_14_io_out_bits;
  assign io_toIbuffer_bits_instrs_15 =
    _expanders_15_io_ill ? f3_instr_15 : _expanders_15_io_out_bits;
  assign io_toIbuffer_bits_valid =
    f3_lastHalf_valid
      ? {f3_instr_valid_15,
         f3_instr_valid_14,
         f3_instr_valid_13,
         f3_instr_valid_12,
         f3_instr_valid_11,
         f3_instr_valid_10,
         f3_instr_valid_9,
         f3_instr_valid_8,
         f3_instr_valid_7,
         f3_instr_valid_6,
         f3_instr_valid_5,
         f3_instr_valid_4,
         f3_instr_valid_3,
         f3_instr_valid_2,
         f3_instr_valid_1,
         ~f3_lastHalf_valid} & 16'hFFFE
      : {f3_instr_valid_15,
         f3_instr_valid_14,
         f3_instr_valid_13,
         f3_instr_valid_12,
         f3_instr_valid_11,
         f3_instr_valid_10,
         f3_instr_valid_9,
         f3_instr_valid_8,
         f3_instr_valid_7,
         f3_instr_valid_6,
         f3_instr_valid_5,
         f3_instr_valid_4,
         f3_instr_valid_3,
         f3_instr_valid_2,
         f3_instr_valid_1,
         ~f3_lastHalf_valid};
  assign io_toIbuffer_bits_enqEnable = io_toIbuffer_bits_enqEnable_0;
  assign io_toIbuffer_bits_pd_0_isRVC = mmioFlushWb_bits_pd_0_isRVC;
  assign io_toIbuffer_bits_pd_0_brType = mmioFlushWb_bits_pd_0_brType;
  assign io_toIbuffer_bits_pd_1_isRVC = f3_pd_wire_1_isRVC;
  assign io_toIbuffer_bits_pd_1_brType = _f3Predecoder_io_out_pd_1_brType;
  assign io_toIbuffer_bits_pd_2_isRVC = f3_pd_wire_2_isRVC;
  assign io_toIbuffer_bits_pd_2_brType = _f3Predecoder_io_out_pd_2_brType;
  assign io_toIbuffer_bits_pd_3_isRVC = f3_pd_wire_3_isRVC;
  assign io_toIbuffer_bits_pd_3_brType = _f3Predecoder_io_out_pd_3_brType;
  assign io_toIbuffer_bits_pd_4_isRVC = f3_pd_wire_4_isRVC;
  assign io_toIbuffer_bits_pd_4_brType = _f3Predecoder_io_out_pd_4_brType;
  assign io_toIbuffer_bits_pd_5_isRVC = f3_pd_wire_5_isRVC;
  assign io_toIbuffer_bits_pd_5_brType = _f3Predecoder_io_out_pd_5_brType;
  assign io_toIbuffer_bits_pd_6_isRVC = f3_pd_wire_6_isRVC;
  assign io_toIbuffer_bits_pd_6_brType = _f3Predecoder_io_out_pd_6_brType;
  assign io_toIbuffer_bits_pd_7_isRVC = f3_pd_wire_7_isRVC;
  assign io_toIbuffer_bits_pd_7_brType = _f3Predecoder_io_out_pd_7_brType;
  assign io_toIbuffer_bits_pd_8_isRVC = f3_pd_wire_8_isRVC;
  assign io_toIbuffer_bits_pd_8_brType = _f3Predecoder_io_out_pd_8_brType;
  assign io_toIbuffer_bits_pd_9_isRVC = f3_pd_wire_9_isRVC;
  assign io_toIbuffer_bits_pd_9_brType = _f3Predecoder_io_out_pd_9_brType;
  assign io_toIbuffer_bits_pd_10_isRVC = f3_pd_wire_10_isRVC;
  assign io_toIbuffer_bits_pd_10_brType = _f3Predecoder_io_out_pd_10_brType;
  assign io_toIbuffer_bits_pd_11_isRVC = f3_pd_wire_11_isRVC;
  assign io_toIbuffer_bits_pd_11_brType = _f3Predecoder_io_out_pd_11_brType;
  assign io_toIbuffer_bits_pd_12_isRVC = f3_pd_wire_12_isRVC;
  assign io_toIbuffer_bits_pd_12_brType = _f3Predecoder_io_out_pd_12_brType;
  assign io_toIbuffer_bits_pd_13_isRVC = f3_pd_wire_13_isRVC;
  assign io_toIbuffer_bits_pd_13_brType = _f3Predecoder_io_out_pd_13_brType;
  assign io_toIbuffer_bits_pd_14_isRVC = f3_pd_wire_14_isRVC;
  assign io_toIbuffer_bits_pd_14_brType = _f3Predecoder_io_out_pd_14_brType;
  assign io_toIbuffer_bits_pd_15_isRVC = f3_pd_wire_15_isRVC;
  assign io_toIbuffer_bits_pd_15_brType = _f3Predecoder_io_out_pd_15_brType;
  assign io_toIbuffer_bits_ftqOffset_0_valid =
    _predChecker_io_out_stage1Out_fixedTaken_0 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_1_valid =
    _predChecker_io_out_stage1Out_fixedTaken_1 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_2_valid =
    _predChecker_io_out_stage1Out_fixedTaken_2 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_3_valid =
    _predChecker_io_out_stage1Out_fixedTaken_3 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_4_valid =
    _predChecker_io_out_stage1Out_fixedTaken_4 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_5_valid =
    _predChecker_io_out_stage1Out_fixedTaken_5 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_6_valid =
    _predChecker_io_out_stage1Out_fixedTaken_6 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_7_valid =
    _predChecker_io_out_stage1Out_fixedTaken_7 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_8_valid =
    _predChecker_io_out_stage1Out_fixedTaken_8 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_9_valid =
    _predChecker_io_out_stage1Out_fixedTaken_9 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_10_valid =
    _predChecker_io_out_stage1Out_fixedTaken_10 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_11_valid =
    _predChecker_io_out_stage1Out_fixedTaken_11 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_12_valid =
    _predChecker_io_out_stage1Out_fixedTaken_12 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_13_valid =
    _predChecker_io_out_stage1Out_fixedTaken_13 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_14_valid =
    _predChecker_io_out_stage1Out_fixedTaken_14 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_ftqOffset_15_valid =
    _predChecker_io_out_stage1Out_fixedTaken_15 & ~f3_req_is_mmio;
  assign io_toIbuffer_bits_backendException_0 = f3_backendException;
  assign io_toIbuffer_bits_exceptionType_0 =
    f3_req_is_mmio
      ? mmio_resend_exception
      : (|f3_exception_vec_0) ? f3_exception_vec_0 : f3_crossPage_exception_vec_0;
  assign io_toIbuffer_bits_exceptionType_1 =
    (|f3_exception_vec_1) ? f3_exception_vec_1 : f3_crossPage_exception_vec_1;
  assign io_toIbuffer_bits_exceptionType_2 =
    (|f3_exception_vec_2) ? f3_exception_vec_2 : f3_crossPage_exception_vec_2;
  assign io_toIbuffer_bits_exceptionType_3 =
    (|f3_exception_vec_3) ? f3_exception_vec_3 : f3_crossPage_exception_vec_3;
  assign io_toIbuffer_bits_exceptionType_4 =
    (|f3_exception_vec_4) ? f3_exception_vec_4 : f3_crossPage_exception_vec_4;
  assign io_toIbuffer_bits_exceptionType_5 =
    (|f3_exception_vec_5) ? f3_exception_vec_5 : f3_crossPage_exception_vec_5;
  assign io_toIbuffer_bits_exceptionType_6 =
    (|f3_exception_vec_6) ? f3_exception_vec_6 : f3_crossPage_exception_vec_6;
  assign io_toIbuffer_bits_exceptionType_7 =
    (|f3_exception_vec_7) ? f3_exception_vec_7 : f3_crossPage_exception_vec_7;
  assign io_toIbuffer_bits_exceptionType_8 =
    (|f3_exception_vec_8) ? f3_exception_vec_8 : f3_crossPage_exception_vec_8;
  assign io_toIbuffer_bits_exceptionType_9 =
    (|f3_exception_vec_9) ? f3_exception_vec_9 : f3_crossPage_exception_vec_9;
  assign io_toIbuffer_bits_exceptionType_10 =
    (|f3_exception_vec_10) ? f3_exception_vec_10 : f3_crossPage_exception_vec_10;
  assign io_toIbuffer_bits_exceptionType_11 =
    (|f3_exception_vec_11) ? f3_exception_vec_11 : f3_crossPage_exception_vec_11;
  assign io_toIbuffer_bits_exceptionType_12 =
    (|f3_exception_vec_12) ? f3_exception_vec_12 : f3_crossPage_exception_vec_12;
  assign io_toIbuffer_bits_exceptionType_13 =
    (|f3_exception_vec_13) ? f3_exception_vec_13 : f3_crossPage_exception_vec_13;
  assign io_toIbuffer_bits_exceptionType_14 =
    (|f3_exception_vec_14) ? f3_exception_vec_14 : f3_crossPage_exception_vec_14;
  assign io_toIbuffer_bits_exceptionType_15 =
    (|f3_exception_vec_15) ? f3_exception_vec_15 : f3_crossPage_exception_vec_15;
  assign io_toIbuffer_bits_crossPageIPFFix_0 =
    f3_req_is_mmio ? (|mmio_resend_exception) : (|f3_crossPage_exception_vec_0);
  assign io_toIbuffer_bits_crossPageIPFFix_1 = |f3_crossPage_exception_vec_1;
  assign io_toIbuffer_bits_crossPageIPFFix_2 = |f3_crossPage_exception_vec_2;
  assign io_toIbuffer_bits_crossPageIPFFix_3 = |f3_crossPage_exception_vec_3;
  assign io_toIbuffer_bits_crossPageIPFFix_4 = |f3_crossPage_exception_vec_4;
  assign io_toIbuffer_bits_crossPageIPFFix_5 = |f3_crossPage_exception_vec_5;
  assign io_toIbuffer_bits_crossPageIPFFix_6 = |f3_crossPage_exception_vec_6;
  assign io_toIbuffer_bits_crossPageIPFFix_7 = |f3_crossPage_exception_vec_7;
  assign io_toIbuffer_bits_crossPageIPFFix_8 = |f3_crossPage_exception_vec_8;
  assign io_toIbuffer_bits_crossPageIPFFix_9 = |f3_crossPage_exception_vec_9;
  assign io_toIbuffer_bits_crossPageIPFFix_10 = |f3_crossPage_exception_vec_10;
  assign io_toIbuffer_bits_crossPageIPFFix_11 = |f3_crossPage_exception_vec_11;
  assign io_toIbuffer_bits_crossPageIPFFix_12 = |f3_crossPage_exception_vec_12;
  assign io_toIbuffer_bits_crossPageIPFFix_13 = |f3_crossPage_exception_vec_13;
  assign io_toIbuffer_bits_crossPageIPFFix_14 = |f3_crossPage_exception_vec_14;
  assign io_toIbuffer_bits_crossPageIPFFix_15 = |f3_crossPage_exception_vec_15;
  assign io_toIbuffer_bits_illegalInstr_0 =
    f3_req_is_mmio ? _mmioRVCExpander_io_ill : _expanders_0_io_ill;
  assign io_toIbuffer_bits_illegalInstr_1 = _expanders_1_io_ill;
  assign io_toIbuffer_bits_illegalInstr_2 = _expanders_2_io_ill;
  assign io_toIbuffer_bits_illegalInstr_3 = _expanders_3_io_ill;
  assign io_toIbuffer_bits_illegalInstr_4 = _expanders_4_io_ill;
  assign io_toIbuffer_bits_illegalInstr_5 = _expanders_5_io_ill;
  assign io_toIbuffer_bits_illegalInstr_6 = _expanders_6_io_ill;
  assign io_toIbuffer_bits_illegalInstr_7 = _expanders_7_io_ill;
  assign io_toIbuffer_bits_illegalInstr_8 = _expanders_8_io_ill;
  assign io_toIbuffer_bits_illegalInstr_9 = _expanders_9_io_ill;
  assign io_toIbuffer_bits_illegalInstr_10 = _expanders_10_io_ill;
  assign io_toIbuffer_bits_illegalInstr_11 = _expanders_11_io_ill;
  assign io_toIbuffer_bits_illegalInstr_12 = _expanders_12_io_ill;
  assign io_toIbuffer_bits_illegalInstr_13 = _expanders_13_io_ill;
  assign io_toIbuffer_bits_illegalInstr_14 = _expanders_14_io_ill;
  assign io_toIbuffer_bits_illegalInstr_15 = _expanders_15_io_ill;
  assign io_toIbuffer_bits_isLastInFtqEntry_0 = _GEN_12[15];
  assign io_toIbuffer_bits_isLastInFtqEntry_1 = _GEN_12[14];
  assign io_toIbuffer_bits_isLastInFtqEntry_2 = _GEN_12[13];
  assign io_toIbuffer_bits_isLastInFtqEntry_3 = _GEN_12[12];
  assign io_toIbuffer_bits_isLastInFtqEntry_4 = _GEN_12[11];
  assign io_toIbuffer_bits_isLastInFtqEntry_5 = _GEN_12[10];
  assign io_toIbuffer_bits_isLastInFtqEntry_6 = _GEN_12[9];
  assign io_toIbuffer_bits_isLastInFtqEntry_7 = _GEN_13[0];
  assign io_toIbuffer_bits_isLastInFtqEntry_8 = _GEN_13[1];
  assign io_toIbuffer_bits_isLastInFtqEntry_9 = _GEN_13[2];
  assign io_toIbuffer_bits_isLastInFtqEntry_10 = _GEN_13[3];
  assign io_toIbuffer_bits_isLastInFtqEntry_11 = _GEN_12[4];
  assign io_toIbuffer_bits_isLastInFtqEntry_12 = _GEN_12[3];
  assign io_toIbuffer_bits_isLastInFtqEntry_13 = _GEN_12[2];
  assign io_toIbuffer_bits_isLastInFtqEntry_14 = _GEN_12[1];
  assign io_toIbuffer_bits_isLastInFtqEntry_15 = _GEN_12[0];
  assign io_toIbuffer_bits_ftqPtr_flag = f3_ftq_req_ftqIdx_flag;
  assign io_toIbuffer_bits_ftqPtr_value = f3_ftq_req_ftqIdx_value;
  assign io_toBackend_gpaddrMem_wen =
    io_toIbuffer_valid_0
    & (f3_req_is_mmio
         ? mmio_resend_exception == 2'h2
         : f3_exception_0 == 2'h2 | f3_exception_1 == 2'h2);
  assign io_toBackend_gpaddrMem_waddr = f3_ftq_req_ftqIdx_value;
  assign io_toBackend_gpaddrMem_wdata_gpaddr =
    f3_req_is_mmio ? mmio_resend_gpaddr : f3_gpaddr;
  assign io_toBackend_gpaddrMem_wdata_isForVSnonLeafPTE =
    f3_req_is_mmio ? mmio_resend_isForVSnonLeafPTE : f3_isForVSnonLeafPTE;
  assign io_uncacheInter_toUncache_valid = io_uncacheInter_toUncache_valid_0;
  assign io_uncacheInter_toUncache_bits_addr =
    _io_uncacheInter_toUncache_bits_addr_T ? mmio_resend_addr : f3_paddrs_0;
  assign io_iTLBInter_req_valid = io_iTLBInter_req_valid_0;
  assign io_iTLBInter_req_bits_vaddr = f3_resend_vaddr;
  assign io_iTLBInter_resp_ready = io_iTLBInter_resp_ready_0;
  assign io_pmp_req_bits_addr = mmio_resend_addr;
  assign io_mmioCommitRead_mmioFtqPtr_flag = io_mmioCommitRead_mmioFtqPtr_REG_flag;
  assign io_mmioCommitRead_mmioFtqPtr_value = io_mmioCommitRead_mmioFtqPtr_REG_value;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
  assign io_perf_4_value = {5'h0, io_perf_4_value_REG_1};
  assign io_perf_5_value = {5'h0, io_perf_5_value_REG_1};
  assign io_perf_6_value = {5'h0, io_perf_6_value_REG_1};
  assign io_perf_7_value = {5'h0, io_perf_7_value_REG_1};
  assign io_perf_8_value = {5'h0, io_perf_8_value_REG_1};
  assign io_perf_9_value = {5'h0, io_perf_9_value_REG_1};
  assign io_perf_10_value = {5'h0, io_perf_10_value_REG_1};
  assign io_perf_11_value = {5'h0, io_perf_11_value_REG_1};
  assign io_perf_12_value = {5'h0, io_perf_12_value_REG_1};
endmodule

