// NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE
// This is an automatically generated file by dani on s√°b 02 sep 2023 09:19:10 CEST
//
// cmd:    veer -unset=assert_on -set=reset_vec=0x80000000 -set=ret_stack_size=2 -set=btb_enable=1 -set=btb_size=8 -set=bht_size=32 -set=dccm_enable=1 -set=dccm_size=16 -set=dma_buf_depth=2 -set=iccm_enable=1 -set=iccm_size=4 -set=icache_enable=1 -set=icache_ecc=0 -set=icache_size=8 -set=icache_2banks=0 -set=icache_num_ways=2 -set=pic_size=32 -set=pic_total_int=8 -set=bitmanip_zba=1 -set=bitmanip_zbb=1 -set=bitmanip_zbc=1 -set=bitmanip_zbe=1 -set=bitmanip_zbf=1 -set=bitmanip_zbp=1 -set=bitmanip_zbr=1 -set=bitmanip_zbs=1 -set=fast_interrupt_redirect=0 
//
`define RV_ROOT ""
`define RV_CONFIG_KEY 32'hdeadbeef
`define RV_RET_STACK_SIZE 2
`define RV_PIC_MEIGWCTRL_COUNT 8
`define RV_PIC_MEIGWCLR_COUNT 8
`define RV_PIC_MEIGWCTRL_OFFSET 'h4000
`define RV_PIC_TOTAL_INT_PLUS1 9
`define RV_PIC_MEIPT_COUNT 8
`define RV_PIC_MPICCFG_COUNT 1
`define RV_PIC_MEIPL_OFFSET 'h0000
`define RV_PIC_REGION 4'hf
`define RV_PIC_MEIGWCLR_MASK 'h0
`define RV_PIC_MEIPL_COUNT 8
`define RV_PIC_TOTAL_INT 8
`define RV_PIC_OFFSET 10'hc0000
`define RV_PIC_MEIPT_OFFSET 'h3004
`define RV_PIC_MEIGWCLR_OFFSET 'h5000
`define RV_PIC_MEIGWCTRL_MASK 'h3
`define RV_PIC_BASE_ADDR 32'hf00c0000
`define RV_PIC_SIZE 32
`define RV_PIC_MEIP_MASK 'h0
`define RV_PIC_INT_WORDS 1
`define RV_PIC_MEIE_MASK 'h1
`define RV_PIC_MEIE_OFFSET 'h2000
`define RV_PIC_MPICCFG_OFFSET 'h3000
`define RV_PIC_MEIP_OFFSET 'h1000
`define RV_PIC_MPICCFG_MASK 'h1
`define RV_PIC_MEIPL_MASK 'hf
`define RV_PIC_MEIP_COUNT 1
`define RV_PIC_BITS 15
`define RV_PIC_MEIE_COUNT 8
`define RV_PIC_MEIPT_MASK 'h0
`define RV_LSU_NUM_NBLOAD 4
`define RV_BITMANIP_ZBP 1
`define RV_BITMANIP_ZBR 1
`define RV_BITMANIP_ZBB 1
`define RV_DIV_NEW 1
`define RV_BITMANIP_ZBF 1
`define RV_BITMANIP_ZBS 1
`define RV_BITMANIP_ZBE 1
`define RV_ICCM_ICACHE 1
`define RV_DIV_BIT 4
`define RV_BITMANIP_ZBC 1
`define RV_FPGA_OPTIMIZE 1
`define RV_BITMANIP_ZBA 1
`define RV_TIMER_LEGAL_EN 1
`define RV_LSU_STBUF_DEPTH 4
`define RV_FAST_INTERRUPT_REDIRECT 0
`define RV_DMA_BUF_DEPTH 2
`define RV_LSU_NUM_NBLOAD_WIDTH 2
`define RV_LSU2DMA 0
`define RV_XLEN 32
`define RV_NUMIREGS 32
`define RV_BHT_SIZE 32
`define RV_BHT_GHR_SIZE 4
`define RV_BHT_GHR_RANGE 3:0
`define RV_BHT_ADDR_LO 2
`define RV_BHT_HASH_STRING {hashin[4+1:2]^ghr[4-1:0]}// cf2
`define RV_BHT_ARRAY_DEPTH 16
`define RV_BHT_ADDR_HI 5
`define RV_BHT_GHR_HASH_1 
`define USER_EC_RV_ICG user_clock_gate
`define RV_BTB_TOFFSET_SIZE 12
`define RV_BTB_ADDR_HI 5
`define RV_BTB_BTAG_FOLD 0
`define RV_BTB_FOLD2_INDEX_HASH 0
`define RV_BTB_INDEX3_HI 11
`define RV_BTB_INDEX3_LO 9
`define RV_BTB_INDEX1_HI 5
`define RV_BTB_ADDR_LO 2
`define RV_BTB_INDEX1_LO 2
`define RV_BTB_BTAG_SIZE 31
`define RV_BTB_INDEX2_LO 6
`define RV_BTB_ENABLE 1
`define RV_BTB_INDEX2_HI 8
`define RV_BTB_SIZE 8
`define RV_BTB_FULLYA 1
`define RV_INST_ACCESS_ADDR6 'h00000000
`define RV_DATA_ACCESS_MASK4 'hffffffff
`define RV_INST_ACCESS_MASK5 'hffffffff
`define RV_INST_ACCESS_ADDR2 'h00000000
`define RV_INST_ACCESS_ENABLE7 1'h0
`define RV_INST_ACCESS_MASK7 'hffffffff
`define RV_DATA_ACCESS_MASK3 'hffffffff
`define RV_DATA_ACCESS_MASK1 'hffffffff
`define RV_INST_ACCESS_MASK0 'hffffffff
`define RV_DATA_ACCESS_ENABLE4 1'h0
`define RV_DATA_ACCESS_ENABLE2 1'h0
`define RV_INST_ACCESS_ENABLE3 1'h0
`define RV_DATA_ACCESS_ENABLE1 1'h0
`define RV_INST_ACCESS_MASK6 'hffffffff
`define RV_DATA_ACCESS_ADDR4 'h00000000
`define RV_INST_ACCESS_ADDR5 'h00000000
`define RV_INST_ACCESS_MASK2 'hffffffff
`define RV_INST_ACCESS_ADDR7 'h00000000
`define RV_INST_ACCESS_ENABLE0 1'h0
`define RV_INST_ACCESS_ENABLE6 1'h0
`define RV_DATA_ACCESS_ADDR3 'h00000000
`define RV_DATA_ACCESS_ADDR1 'h00000000
`define RV_DATA_ACCESS_ENABLE5 1'h0
`define RV_INST_ACCESS_ADDR0 'h00000000
`define RV_DATA_ACCESS_MASK7 'hffffffff
`define RV_DATA_ACCESS_ENABLE7 1'h0
`define RV_DATA_ACCESS_ADDR2 'h00000000
`define RV_DATA_ACCESS_MASK5 'hffffffff
`define RV_DATA_ACCESS_ADDR6 'h00000000
`define RV_INST_ACCESS_MASK4 'hffffffff
`define RV_DATA_ACCESS_ENABLE3 1'h0
`define RV_INST_ACCESS_ENABLE2 1'h0
`define RV_DATA_ACCESS_MASK0 'hffffffff
`define RV_INST_ACCESS_ENABLE4 1'h0
`define RV_INST_ACCESS_MASK1 'hffffffff
`define RV_INST_ACCESS_MASK3 'hffffffff
`define RV_DATA_ACCESS_ADDR7 'h00000000
`define RV_DATA_ACCESS_MASK2 'hffffffff
`define RV_DATA_ACCESS_ADDR5 'h00000000
`define RV_DATA_ACCESS_MASK6 'hffffffff
`define RV_INST_ACCESS_ENABLE1 1'h0
`define RV_INST_ACCESS_ADDR4 'h00000000
`define RV_DATA_ACCESS_ADDR0 'h00000000
`define RV_INST_ACCESS_ENABLE5 1'h0
`define RV_DATA_ACCESS_ENABLE0 1'h0
`define RV_DATA_ACCESS_ENABLE6 1'h0
`define RV_INST_ACCESS_ADDR3 'h00000000
`define RV_INST_ACCESS_ADDR1 'h00000000
`define REGWIDTH 32
`define RV_TARGET default
`define RV_ICACHE_TAG_CELL ram_64x21
`define RV_ICACHE_DATA_INDEX_LO 4
`define RV_ICACHE_SIZE 8
`define RV_ICACHE_WAYPACK 1
`define RV_ICACHE_NUM_BYPASS_WIDTH 2
`define RV_ICACHE_LN_SZ 64
`define RV_ICACHE_BANK_BITS 1
`define RV_ICACHE_DATA_WIDTH 64
`define RV_ICACHE_BYPASS_ENABLE 1
`define RV_ICACHE_ENABLE 1
`define RV_ICACHE_INDEX_HI 11
`define RV_ICACHE_TAG_NUM_BYPASS_WIDTH 2
`define RV_ICACHE_NUM_LINES_BANK 32
`define RV_ICACHE_BANKS_WAY 2
`define RV_ICACHE_BANK_WIDTH 8
`define RV_ICACHE_BANK_HI 3
`define RV_ICACHE_DATA_DEPTH 256
`define RV_ICACHE_TAG_BYPASS_ENABLE 1
`define RV_ICACHE_BANK_LO 3
`define RV_ICACHE_FDATA_WIDTH 68
`define RV_ICACHE_STATUS_BITS 1
`define RV_ICACHE_NUM_LINES 128
`define RV_ICACHE_SCND_LAST 6
`define RV_ICACHE_DATA_CELL ram_256x68
`define RV_ICACHE_NUM_BEATS 8
`define RV_ICACHE_TAG_LO 12
`define RV_ICACHE_BEAT_BITS 3
`define RV_ICACHE_TAG_INDEX_LO 6
`define RV_ICACHE_TAG_NUM_BYPASS 2
`define RV_ICACHE_BEAT_ADDR_HI 5
`define RV_ICACHE_NUM_LINES_WAY 64
`define RV_ICACHE_ECC 0
`define RV_ICACHE_NUM_WAYS 2
`define RV_ICACHE_TAG_DEPTH 64
`define RV_ICACHE_NUM_BYPASS 2
`define TEC_RV_ICG clockhdr
`define RV_UNUSED_REGION6 'h20000000
`define RV_EXTERNAL_DATA 'hd0580000
`define RV_UNUSED_REGION1 'h70000000
`define RV_UNUSED_REGION4 'h40000000
`define RV_UNUSED_REGION3 'h50000000
`define RV_EXTERNAL_DATA_1 'hc0000000
`define RV_DEBUG_SB_MEM 'hb0580000
`define RV_UNUSED_REGION2 'h60000000
`define RV_SERIALIO 'he0580000
`define RV_UNUSED_REGION0 'h90000000
`define RV_UNUSED_REGION5 'h30000000
`define RV_UNUSED_REGION8 'h00000000
`define RV_UNUSED_REGION7 'h10000000
`define RV_ICCM_REGION 4'ha
`define RV_ICCM_BANK_BITS 2
`define RV_ICCM_ROWS 256
`define RV_ICCM_SADR 32'haffff000
`define RV_ICCM_EADR 32'hafffffff
`define RV_ICCM_OFFSET 10'h0ffff000
`define RV_ICCM_ENABLE 1
`define RV_ICCM_BANK_HI 3
`define RV_ICCM_SIZE 4
`define RV_ICCM_NUM_BANKS_4 
`define RV_ICCM_DATA_CELL ram_256x39
`define RV_ICCM_INDEX_BITS 8
`define RV_ICCM_BANK_INDEX_LO 4
`define RV_ICCM_NUM_BANKS 4
`define RV_ICCM_RESERVED 'h400
`define RV_ICCM_SIZE_4 
`define RV_ICCM_BITS 12
`define RV_EXT_DATAWIDTH 64
`define RV_STERR_ROLLBACK 0
`define RV_BUILD_AXI_NATIVE 1
`define SDVT_AHB 0
`define RV_EXT_ADDRWIDTH 32
`define TOP tb_top
`define RV_TOP `TOP.rvtop
`define RV_BUILD_AXI4 1
`define CPU_TOP `RV_TOP.veer
`define CLOCK_PERIOD 100
`define RV_LDERR_ROLLBACK 1
`define RV_DCCM_FDATA_WIDTH 39
`define RV_DCCM_EADR 32'hf0043fff
`define RV_DCCM_OFFSET 28'h40000
`define RV_DCCM_DATA_WIDTH 32
`define RV_DCCM_SADR 32'hf0040000
`define RV_DCCM_ROWS 1024
`define RV_DCCM_BANK_BITS 2
`define RV_DCCM_SIZE_16 
`define RV_DCCM_REGION 4'hf
`define RV_DCCM_BYTE_WIDTH 4
`define RV_LSU_SB_BITS 14
`define RV_DCCM_RESERVED 'h1400
`define RV_DCCM_BITS 14
`define RV_DCCM_NUM_BANKS 4
`define RV_DCCM_DATA_CELL ram_1024x39
`define RV_DCCM_INDEX_BITS 10
`define RV_DCCM_NUM_BANKS_4 
`define RV_DCCM_ENABLE 1
`define RV_DCCM_SIZE 16
`define RV_DCCM_WIDTH_BITS 2
`define RV_DCCM_ECC_WIDTH 7
`define RV_NMI_VEC 'h11110000
`define RV_IFU_BUS_TAG 3
`define RV_DMA_BUS_PRTY 2
`define RV_LSU_BUS_TAG 3
`define RV_BUS_PRTY_DEFAULT 2'h3
`define RV_DMA_BUS_ID 1
`define RV_SB_BUS_PRTY 2
`define RV_SB_BUS_TAG 1
`define RV_DMA_BUS_TAG 1
`define RV_IFU_BUS_PRTY 2
`define RV_LSU_BUS_ID 1
`define RV_SB_BUS_ID 1
`define RV_LSU_BUS_PRTY 2
`define RV_IFU_BUS_ID 1
`define RV_RESET_VEC 'h80000000
