[submodule "Surelog"]
	path = Surelog
	url = https://github.com/alainmarcel/Surelog.git
[submodule "UHDM"]
	path = UHDM
	url = https://github.com/alainmarcel/UHDM.git
[submodule "verilator"]
	path = verilator
	url = https://github.com/antmicro/verilator.git
[submodule "yosys"]
	path = yosys
	url = https://github.com/antmicro/yosys.git
[submodule "vcddiff"]
	path = vcddiff
	url = https://github.com/veripool/vcddiff
