ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.reset_USB,"ax",%progbits
  20              		.align	1
  21              		.global	reset_USB
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	reset_USB:
  27              	.LFB135:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_device.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "usbd_midi_if.h"
  28:Core/Src/main.c **** #include <stdbool.h>
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** void reset_USB();
  56:Core/Src/main.c **** void reset_to_bootloader();
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   reset_USB();
  93:Core/Src/main.c ****   HAL_Delay(100);
  94:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  95:Core/Src/main.c ****   HAL_Delay(100);
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Infinite loop */
 102:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****     for(int i=0; i<100; i++){
 109:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 110:Core/Src/main.c ****       HAL_Delay(10);
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c ****     reset_to_bootloader();
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 130:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 131:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 4


 145:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 161:Core/Src/main.c **** void reset_USB(){
  29              		.loc 1 161 17 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 86B0     		sub	sp, sp, #24
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 40
 162:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStructure;
  43              		.loc 1 162 3 view .LVU1
 163:Core/Src/main.c ****   GPIO_InitStructure.Pin = GPIO_PIN_12;
  44              		.loc 1 163 3 view .LVU2
  45              		.loc 1 163 26 is_stmt 0 view .LVU3
  46 0004 4FF48055 		mov	r5, #4096
  47 0008 0195     		str	r5, [sp, #4]
 164:Core/Src/main.c ****   GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  48              		.loc 1 164 3 is_stmt 1 view .LVU4
  49              		.loc 1 164 27 is_stmt 0 view .LVU5
  50 000a 0126     		movs	r6, #1
  51 000c 0296     		str	r6, [sp, #8]
 165:Core/Src/main.c ****   GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
  52              		.loc 1 165 3 is_stmt 1 view .LVU6
  53              		.loc 1 165 28 is_stmt 0 view .LVU7
  54 000e 0223     		movs	r3, #2
  55 0010 0493     		str	r3, [sp, #16]
 166:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
  56              		.loc 1 166 3 is_stmt 1 view .LVU8
  57 0012 0B4C     		ldr	r4, .L3
  58 0014 01A9     		add	r1, sp, #4
  59 0016 2046     		mov	r0, r4
  60 0018 FFF7FEFF 		bl	HAL_GPIO_Init
  61              	.LVL0:
 167:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
  62              		.loc 1 167 3 view .LVU9
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 5


  63 001c 0022     		movs	r2, #0
  64 001e 2946     		mov	r1, r5
  65 0020 2046     		mov	r0, r4
  66 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
  67              	.LVL1:
 168:Core/Src/main.c ****   HAL_Delay(20);
  68              		.loc 1 168 3 view .LVU10
  69 0026 1420     		movs	r0, #20
  70 0028 FFF7FEFF 		bl	HAL_Delay
  71              	.LVL2:
 169:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
  72              		.loc 1 169 3 view .LVU11
  73 002c 3246     		mov	r2, r6
  74 002e 2946     		mov	r1, r5
  75 0030 2046     		mov	r0, r4
  76 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
  77              	.LVL3:
 170:Core/Src/main.c ****   HAL_Delay(20);
  78              		.loc 1 170 3 view .LVU12
  79 0036 1420     		movs	r0, #20
  80 0038 FFF7FEFF 		bl	HAL_Delay
  81              	.LVL4:
 171:Core/Src/main.c **** }
  82              		.loc 1 171 1 is_stmt 0 view .LVU13
  83 003c 06B0     		add	sp, sp, #24
  84              	.LCFI2:
  85              		.cfi_def_cfa_offset 16
  86              		@ sp needed
  87 003e 70BD     		pop	{r4, r5, r6, pc}
  88              	.L4:
  89              		.align	2
  90              	.L3:
  91 0040 00000240 		.word	1073872896
  92              		.cfi_endproc
  93              	.LFE135:
  95              		.section	.text.reset_to_bootloader,"ax",%progbits
  96              		.align	1
  97              		.global	reset_to_bootloader
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	reset_to_bootloader:
 103              	.LFB136:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** void reset_to_bootloader(){
 104              		.loc 1 173 27 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 8
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108 0000 00B5     		push	{lr}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 0002 83B0     		sub	sp, sp, #12
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 16
 174:Core/Src/main.c ****   //reset_USB();
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 6


 175:Core/Src/main.c ****   void (*SysMemBootJump)(void);
 115              		.loc 1 175 3 view .LVU15
 176:Core/Src/main.c ****   volatile uint32_t addr = 0x1FFF0000;
 116              		.loc 1 176 3 view .LVU16
 117              		.loc 1 176 21 is_stmt 0 view .LVU17
 118 0004 0B4B     		ldr	r3, .L7
 119 0006 0193     		str	r3, [sp, #4]
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   HAL_RCC_DeInit();
 120              		.loc 1 178 3 is_stmt 1 view .LVU18
 121 0008 FFF7FEFF 		bl	HAL_RCC_DeInit
 122              	.LVL5:
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   SysTick->CTRL = 0;
 123              		.loc 1 180 3 view .LVU19
 124              		.loc 1 180 17 is_stmt 0 view .LVU20
 125 000c 4FF0E023 		mov	r3, #-536813568
 126 0010 0022     		movs	r2, #0
 127 0012 1A61     		str	r2, [r3, #16]
 181:Core/Src/main.c ****   SysTick->LOAD = 0;
 128              		.loc 1 181 3 is_stmt 1 view .LVU21
 129              		.loc 1 181 17 is_stmt 0 view .LVU22
 130 0014 5A61     		str	r2, [r3, #20]
 182:Core/Src/main.c ****   SysTick->VAL = 0;
 131              		.loc 1 182 3 is_stmt 1 view .LVU23
 132              		.loc 1 182 16 is_stmt 0 view .LVU24
 133 0016 9A61     		str	r2, [r3, #24]
 183:Core/Src/main.c ****   SYSCFG->MEMRMP = 0x01;
 134              		.loc 1 183 3 is_stmt 1 view .LVU25
 135              		.loc 1 183 18 is_stmt 0 view .LVU26
 136 0018 074B     		ldr	r3, .L7+4
 137 001a 0122     		movs	r2, #1
 138 001c 1A60     		str	r2, [r3]
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   SysMemBootJump = (void (*)(void))(*((uint32_t *)(addr + 4)));
 139              		.loc 1 185 3 is_stmt 1 view .LVU27
 140              		.loc 1 185 57 is_stmt 0 view .LVU28
 141 001e 019B     		ldr	r3, [sp, #4]
 142              		.loc 1 185 37 view .LVU29
 143 0020 5B68     		ldr	r3, [r3, #4]
 144              	.LVL6:
 186:Core/Src/main.c ****   __set_MSP(*(uint32_t *)addr);
 145              		.loc 1 186 3 is_stmt 1 view .LVU30
 146              		.loc 1 186 14 is_stmt 0 view .LVU31
 147 0022 019A     		ldr	r2, [sp, #4]
 148              		.loc 1 186 3 view .LVU32
 149 0024 1268     		ldr	r2, [r2]
 150              	.LVL7:
 151              	.LBB6:
 152              	.LBI6:
 153              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 7


   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 8


  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 9


 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 10


 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 11


 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 12


 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 154              		.loc 2 331 27 is_stmt 1 view .LVU33
 155              	.LBB7:
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 156              		.loc 2 333 3 view .LVU34
 157              		.syntax unified
 158              	@ 333 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 159 0026 82F30888 		MSR msp, r2
 160              	@ 0 "" 2
 161              	.LVL8:
 162              		.loc 2 333 3 is_stmt 0 view .LVU35
 163              		.thumb
 164              		.syntax unified
 165              	.LBE7:
 166              	.LBE6:
 187:Core/Src/main.c ****   SysMemBootJump();
 167              		.loc 1 187 3 is_stmt 1 view .LVU36
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 13


 168 002a 9847     		blx	r3
 169              	.LVL9:
 188:Core/Src/main.c **** }
 170              		.loc 1 188 1 is_stmt 0 view .LVU37
 171 002c 03B0     		add	sp, sp, #12
 172              	.LCFI5:
 173              		.cfi_def_cfa_offset 4
 174              		@ sp needed
 175 002e 5DF804FB 		ldr	pc, [sp], #4
 176              	.L8:
 177 0032 00BF     		.align	2
 178              	.L7:
 179 0034 0000FF1F 		.word	536805376
 180 0038 00380140 		.word	1073821696
 181              		.cfi_endproc
 182              	.LFE136:
 184              		.section	.text.Error_Handler,"ax",%progbits
 185              		.align	1
 186              		.global	Error_Handler
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	Error_Handler:
 192              	.LFB137:
 189:Core/Src/main.c **** /* USER CODE END 4 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** void Error_Handler(void)
 196:Core/Src/main.c **** {
 193              		.loc 1 196 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ Volatile: function does not return.
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 197:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 198:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 199:Core/Src/main.c ****   __disable_irq();
 199              		.loc 1 199 3 view .LVU39
 200              	.LBB8:
 201              	.LBI8:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 202              		.loc 2 140 27 view .LVU40
 203              	.LBB9:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 204              		.loc 2 142 3 view .LVU41
 205              		.syntax unified
 206              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 207 0000 72B6     		cpsid i
 208              	@ 0 "" 2
 209              		.thumb
 210              		.syntax unified
 211              	.L10:
 212              	.LBE9:
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 14


 213              	.LBE8:
 200:Core/Src/main.c ****   while (1)
 214              		.loc 1 200 3 discriminator 1 view .LVU42
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****   }
 215              		.loc 1 202 3 discriminator 1 view .LVU43
 200:Core/Src/main.c ****   while (1)
 216              		.loc 1 200 9 discriminator 1 view .LVU44
 217 0002 FEE7     		b	.L10
 218              		.cfi_endproc
 219              	.LFE137:
 221              		.section	.text.SystemClock_Config,"ax",%progbits
 222              		.align	1
 223              		.global	SystemClock_Config
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	SystemClock_Config:
 229              	.LFB134:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 230              		.loc 1 122 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 80
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234 0000 00B5     		push	{lr}
 235              	.LCFI6:
 236              		.cfi_def_cfa_offset 4
 237              		.cfi_offset 14, -4
 238 0002 95B0     		sub	sp, sp, #84
 239              	.LCFI7:
 240              		.cfi_def_cfa_offset 88
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 241              		.loc 1 123 3 view .LVU46
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 242              		.loc 1 123 22 is_stmt 0 view .LVU47
 243 0004 3022     		movs	r2, #48
 244 0006 0021     		movs	r1, #0
 245 0008 08A8     		add	r0, sp, #32
 246 000a FFF7FEFF 		bl	memset
 247              	.LVL10:
 124:Core/Src/main.c **** 
 248              		.loc 1 124 3 is_stmt 1 view .LVU48
 124:Core/Src/main.c **** 
 249              		.loc 1 124 22 is_stmt 0 view .LVU49
 250 000e 0023     		movs	r3, #0
 251 0010 0393     		str	r3, [sp, #12]
 252 0012 0493     		str	r3, [sp, #16]
 253 0014 0593     		str	r3, [sp, #20]
 254 0016 0693     		str	r3, [sp, #24]
 255 0018 0793     		str	r3, [sp, #28]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 256              		.loc 1 128 3 is_stmt 1 view .LVU50
 257              	.LBB10:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 258              		.loc 1 128 3 view .LVU51
 259 001a 0193     		str	r3, [sp, #4]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 15


 260              		.loc 1 128 3 view .LVU52
 261 001c 1F4A     		ldr	r2, .L17
 262 001e 116C     		ldr	r1, [r2, #64]
 263 0020 41F08051 		orr	r1, r1, #268435456
 264 0024 1164     		str	r1, [r2, #64]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 265              		.loc 1 128 3 view .LVU53
 266 0026 126C     		ldr	r2, [r2, #64]
 267 0028 02F08052 		and	r2, r2, #268435456
 268 002c 0192     		str	r2, [sp, #4]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 269              		.loc 1 128 3 view .LVU54
 270 002e 019A     		ldr	r2, [sp, #4]
 271              	.LBE10:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 272              		.loc 1 128 3 view .LVU55
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 273              		.loc 1 129 3 view .LVU56
 274              	.LBB11:
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 275              		.loc 1 129 3 view .LVU57
 276 0030 0293     		str	r3, [sp, #8]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 277              		.loc 1 129 3 view .LVU58
 278 0032 1B4B     		ldr	r3, .L17+4
 279 0034 1A68     		ldr	r2, [r3]
 280 0036 42F44042 		orr	r2, r2, #49152
 281 003a 1A60     		str	r2, [r3]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 282              		.loc 1 129 3 view .LVU59
 283 003c 1B68     		ldr	r3, [r3]
 284 003e 03F44043 		and	r3, r3, #49152
 285 0042 0293     		str	r3, [sp, #8]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 286              		.loc 1 129 3 view .LVU60
 287 0044 029B     		ldr	r3, [sp, #8]
 288              	.LBE11:
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 289              		.loc 1 129 3 view .LVU61
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 290              		.loc 1 133 3 view .LVU62
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 291              		.loc 1 133 36 is_stmt 0 view .LVU63
 292 0046 0123     		movs	r3, #1
 293 0048 0893     		str	r3, [sp, #32]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 294              		.loc 1 134 3 is_stmt 1 view .LVU64
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 295              		.loc 1 134 30 is_stmt 0 view .LVU65
 296 004a 4FF48033 		mov	r3, #65536
 297 004e 0993     		str	r3, [sp, #36]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 298              		.loc 1 135 3 is_stmt 1 view .LVU66
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 299              		.loc 1 135 34 is_stmt 0 view .LVU67
 300 0050 0223     		movs	r3, #2
 301 0052 0E93     		str	r3, [sp, #56]
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 16


 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 302              		.loc 1 136 3 is_stmt 1 view .LVU68
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 303              		.loc 1 136 35 is_stmt 0 view .LVU69
 304 0054 4FF48002 		mov	r2, #4194304
 305 0058 0F92     		str	r2, [sp, #60]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 306              		.loc 1 137 3 is_stmt 1 view .LVU70
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 307              		.loc 1 137 30 is_stmt 0 view .LVU71
 308 005a 1922     		movs	r2, #25
 309 005c 1092     		str	r2, [sp, #64]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 310              		.loc 1 138 3 is_stmt 1 view .LVU72
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 311              		.loc 1 138 30 is_stmt 0 view .LVU73
 312 005e C022     		movs	r2, #192
 313 0060 1192     		str	r2, [sp, #68]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 314              		.loc 1 139 3 is_stmt 1 view .LVU74
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 315              		.loc 1 139 30 is_stmt 0 view .LVU75
 316 0062 1293     		str	r3, [sp, #72]
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 317              		.loc 1 140 3 is_stmt 1 view .LVU76
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 318              		.loc 1 140 30 is_stmt 0 view .LVU77
 319 0064 0423     		movs	r3, #4
 320 0066 1393     		str	r3, [sp, #76]
 141:Core/Src/main.c ****   {
 321              		.loc 1 141 3 is_stmt 1 view .LVU78
 141:Core/Src/main.c ****   {
 322              		.loc 1 141 7 is_stmt 0 view .LVU79
 323 0068 08A8     		add	r0, sp, #32
 324 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 325              	.LVL11:
 141:Core/Src/main.c ****   {
 326              		.loc 1 141 6 view .LVU80
 327 006e 88B9     		cbnz	r0, .L15
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 328              		.loc 1 147 3 is_stmt 1 view .LVU81
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 329              		.loc 1 147 31 is_stmt 0 view .LVU82
 330 0070 0F23     		movs	r3, #15
 331 0072 0393     		str	r3, [sp, #12]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 332              		.loc 1 149 3 is_stmt 1 view .LVU83
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 333              		.loc 1 149 34 is_stmt 0 view .LVU84
 334 0074 0223     		movs	r3, #2
 335 0076 0493     		str	r3, [sp, #16]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 336              		.loc 1 150 3 is_stmt 1 view .LVU85
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 337              		.loc 1 150 35 is_stmt 0 view .LVU86
 338 0078 0023     		movs	r3, #0
 339 007a 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 17


 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 340              		.loc 1 151 3 is_stmt 1 view .LVU87
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 341              		.loc 1 151 36 is_stmt 0 view .LVU88
 342 007c 4FF48052 		mov	r2, #4096
 343 0080 0692     		str	r2, [sp, #24]
 152:Core/Src/main.c **** 
 344              		.loc 1 152 3 is_stmt 1 view .LVU89
 152:Core/Src/main.c **** 
 345              		.loc 1 152 36 is_stmt 0 view .LVU90
 346 0082 0793     		str	r3, [sp, #28]
 154:Core/Src/main.c ****   {
 347              		.loc 1 154 3 is_stmt 1 view .LVU91
 154:Core/Src/main.c ****   {
 348              		.loc 1 154 7 is_stmt 0 view .LVU92
 349 0084 0321     		movs	r1, #3
 350 0086 03A8     		add	r0, sp, #12
 351 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 352              	.LVL12:
 154:Core/Src/main.c ****   {
 353              		.loc 1 154 6 view .LVU93
 354 008c 20B9     		cbnz	r0, .L16
 158:Core/Src/main.c **** 
 355              		.loc 1 158 1 view .LVU94
 356 008e 15B0     		add	sp, sp, #84
 357              	.LCFI8:
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 4
 360              		@ sp needed
 361 0090 5DF804FB 		ldr	pc, [sp], #4
 362              	.L15:
 363              	.LCFI9:
 364              		.cfi_restore_state
 143:Core/Src/main.c ****   }
 365              		.loc 1 143 5 is_stmt 1 view .LVU95
 366 0094 FFF7FEFF 		bl	Error_Handler
 367              	.LVL13:
 368              	.L16:
 156:Core/Src/main.c ****   }
 369              		.loc 1 156 5 view .LVU96
 370 0098 FFF7FEFF 		bl	Error_Handler
 371              	.LVL14:
 372              	.L18:
 373              		.align	2
 374              	.L17:
 375 009c 00380240 		.word	1073887232
 376 00a0 00700040 		.word	1073770496
 377              		.cfi_endproc
 378              	.LFE134:
 380              		.section	.text.main,"ax",%progbits
 381              		.align	1
 382              		.global	main
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	main:
 388              	.LFB133:
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 18


  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 389              		.loc 1 69 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393 0000 10B5     		push	{r4, lr}
 394              	.LCFI10:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 4, -8
 397              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 398              		.loc 1 77 3 view .LVU98
 399 0002 FFF7FEFF 		bl	HAL_Init
 400              	.LVL15:
  84:Core/Src/main.c **** 
 401              		.loc 1 84 3 view .LVU99
 402 0006 FFF7FEFF 		bl	SystemClock_Config
 403              	.LVL16:
  91:Core/Src/main.c ****   reset_USB();
 404              		.loc 1 91 3 view .LVU100
 405 000a FFF7FEFF 		bl	MX_GPIO_Init
 406              	.LVL17:
  92:Core/Src/main.c ****   HAL_Delay(100);
 407              		.loc 1 92 3 view .LVU101
 408 000e FFF7FEFF 		bl	reset_USB
 409              	.LVL18:
  93:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 410              		.loc 1 93 3 view .LVU102
 411 0012 6420     		movs	r0, #100
 412 0014 FFF7FEFF 		bl	HAL_Delay
 413              	.LVL19:
  94:Core/Src/main.c ****   HAL_Delay(100);
 414              		.loc 1 94 3 view .LVU103
 415 0018 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 416              	.LVL20:
  95:Core/Src/main.c **** 
 417              		.loc 1 95 3 view .LVU104
 418 001c 6420     		movs	r0, #100
 419 001e FFF7FEFF 		bl	HAL_Delay
 420              	.LVL21:
 421 0022 0CE0     		b	.L22
 422              	.LVL22:
 423              	.L21:
 424              	.LBB12:
 109:Core/Src/main.c ****       HAL_Delay(10);
 425              		.loc 1 109 7 discriminator 3 view .LVU105
 426 0024 E2B2     		uxtb	r2, r4
 427 0026 0021     		movs	r1, #0
 428 0028 0120     		movs	r0, #1
 429 002a FFF7FEFF 		bl	MIDI_cc_update
 430              	.LVL23:
 110:Core/Src/main.c ****     }
 431              		.loc 1 110 7 discriminator 3 view .LVU106
 432 002e 0A20     		movs	r0, #10
 433 0030 FFF7FEFF 		bl	HAL_Delay
 434              	.LVL24:
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 19


 435              		.loc 1 108 26 discriminator 3 view .LVU107
 436 0034 0134     		adds	r4, r4, #1
 437              	.LVL25:
 438              	.L20:
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 439              		.loc 1 108 19 discriminator 1 view .LVU108
 440 0036 632C     		cmp	r4, #99
 441 0038 F4DD     		ble	.L21
 442              	.LBE12:
 112:Core/Src/main.c ****   }
 443              		.loc 1 112 5 view .LVU109
 444 003a FFF7FEFF 		bl	reset_to_bootloader
 445              	.LVL26:
 103:Core/Src/main.c ****   {
 446              		.loc 1 103 9 view .LVU110
 447              	.L22:
 103:Core/Src/main.c ****   {
 448              		.loc 1 103 3 view .LVU111
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 449              		.loc 1 108 5 view .LVU112
 450              	.LBB13:
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 451              		.loc 1 108 9 view .LVU113
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 452              		.loc 1 108 13 is_stmt 0 view .LVU114
 453 003e 0024     		movs	r4, #0
 108:Core/Src/main.c ****       MIDI_cc_update(1, 0, i);
 454              		.loc 1 108 5 view .LVU115
 455 0040 F9E7     		b	.L20
 456              	.LBE13:
 457              		.cfi_endproc
 458              	.LFE133:
 460              		.text
 461              	.Letext0:
 462              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 463              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 464              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 465              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 466              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 467              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 468              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 469              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 470              		.file 11 "Core/Inc/usbd_midi_if.h"
 471              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 472              		.file 13 "Core/Inc/usb_device.h"
 473              		.file 14 "Core/Inc/gpio.h"
 474              		.file 15 "<built-in>"
ARM GAS  /var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:20     .text.reset_USB:0000000000000000 $t
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:26     .text.reset_USB:0000000000000000 reset_USB
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:91     .text.reset_USB:0000000000000040 $d
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:96     .text.reset_to_bootloader:0000000000000000 $t
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:102    .text.reset_to_bootloader:0000000000000000 reset_to_bootloader
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:179    .text.reset_to_bootloader:0000000000000034 $d
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:185    .text.Error_Handler:0000000000000000 $t
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:191    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:222    .text.SystemClock_Config:0000000000000000 $t
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:228    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:375    .text.SystemClock_Config:000000000000009c $d
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:381    .text.main:0000000000000000 $t
/var/folders/jr/lt9tb7vj2871x9rxdxc0hz4h0000gn/T//ccoLBDcC.s:387    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_Delay
HAL_RCC_DeInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USB_DEVICE_Init
MIDI_cc_update
