# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ceng2010_lab5_q2.srcs/sources_1/new/D_FF.vhd" \
"../../../../ceng2010_lab5_q2.srcs/sources_1/new/div2.vhd" \
"../../../../ceng2010_lab5_q2.srcs/sim_1/new/div2_tb.vhd" \

# Do not sort compile order
nosort
