$comment
	File created using the following command:
		vcd file RegisterDemo.msim.vcd -direction
$end
$date
	Wed Mar 22 09:15:32 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module register8_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [7] $end
$var wire 1 # dataIn [6] $end
$var wire 1 $ dataIn [5] $end
$var wire 1 % dataIn [4] $end
$var wire 1 & dataIn [3] $end
$var wire 1 ' dataIn [2] $end
$var wire 1 ( dataIn [1] $end
$var wire 1 ) dataIn [0] $end
$var wire 1 * dataOut [7] $end
$var wire 1 + dataOut [6] $end
$var wire 1 , dataOut [5] $end
$var wire 1 - dataOut [4] $end
$var wire 1 . dataOut [3] $end
$var wire 1 / dataOut [2] $end
$var wire 1 0 dataOut [1] $end
$var wire 1 1 dataOut [0] $end
$var wire 1 2 wrEn $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_dataIn [7] $end
$var wire 1 = ww_dataIn [6] $end
$var wire 1 > ww_dataIn [5] $end
$var wire 1 ? ww_dataIn [4] $end
$var wire 1 @ ww_dataIn [3] $end
$var wire 1 A ww_dataIn [2] $end
$var wire 1 B ww_dataIn [1] $end
$var wire 1 C ww_dataIn [0] $end
$var wire 1 D ww_clk $end
$var wire 1 E ww_wrEn $end
$var wire 1 F ww_dataOut [7] $end
$var wire 1 G ww_dataOut [6] $end
$var wire 1 H ww_dataOut [5] $end
$var wire 1 I ww_dataOut [4] $end
$var wire 1 J ww_dataOut [3] $end
$var wire 1 K ww_dataOut [2] $end
$var wire 1 L ww_dataOut [1] $end
$var wire 1 M ww_dataOut [0] $end
$var wire 1 N \dataOut[0]~output_o\ $end
$var wire 1 O \dataOut[1]~output_o\ $end
$var wire 1 P \dataOut[2]~output_o\ $end
$var wire 1 Q \dataOut[3]~output_o\ $end
$var wire 1 R \dataOut[4]~output_o\ $end
$var wire 1 S \dataOut[5]~output_o\ $end
$var wire 1 T \dataOut[6]~output_o\ $end
$var wire 1 U \dataOut[7]~output_o\ $end
$var wire 1 V \clk~input_o\ $end
$var wire 1 W \dataIn[0]~input_o\ $end
$var wire 1 X \wrEn~input_o\ $end
$var wire 1 Y \dataOut[0]~reg0_q\ $end
$var wire 1 Z \dataIn[1]~input_o\ $end
$var wire 1 [ \dataOut[1]~reg0_q\ $end
$var wire 1 \ \dataIn[2]~input_o\ $end
$var wire 1 ] \dataOut[2]~reg0_q\ $end
$var wire 1 ^ \dataIn[3]~input_o\ $end
$var wire 1 _ \dataOut[3]~reg0_q\ $end
$var wire 1 ` \dataIn[4]~input_o\ $end
$var wire 1 a \dataOut[4]~reg0_q\ $end
$var wire 1 b \dataIn[5]~input_o\ $end
$var wire 1 c \dataOut[5]~reg0_q\ $end
$var wire 1 d \dataIn[6]~input_o\ $end
$var wire 1 e \dataOut[6]~reg0_q\ $end
$var wire 1 f \dataIn[7]~input_o\ $end
$var wire 1 g \dataOut[7]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
02
03
14
x5
16
17
18
19
1:
1;
0D
0E
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
1Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
1f
0g
1"
0#
0$
0%
1&
0'
1(
1)
1<
0=
0>
0?
1@
0A
1B
1C
0F
0G
0H
0I
0J
0K
0L
0M
0*
0+
0,
0-
0.
0/
00
01
$end
#20000
1!
1D
1V
#40000
0!
0D
0V
#60000
1!
1D
1V
#80000
0!
1#
1$
1'
0(
0D
0B
1A
1>
1=
1d
1b
1\
0Z
0V
#100000
1!
1D
1V
#120000
0!
0$
0'
0D
0A
0>
0b
0\
0V
#140000
1!
1D
1V
#160000
0!
0#
1(
0&
0)
0D
0C
1B
0@
0=
0d
0^
1Z
0W
0V
#180000
1!
1D
1V
#200000
0!
1#
1&
1)
0"
1%
0D
1C
1@
1?
1=
0<
0f
1d
1`
1^
1W
0V
#220000
1!
1D
1V
#240000
0!
0#
1"
0(
1$
1'
0D
0B
1A
1>
0=
1<
1f
0d
1b
1\
0Z
0V
#260000
1!
1D
1V
#280000
0!
1#
0$
0'
0D
0A
0>
1=
1d
0b
0\
0V
#300000
1!
1D
1V
#320000
0!
0#
1'
1(
0&
0)
0D
0C
1B
1A
0@
0=
0d
0^
1\
1Z
0W
0V
#340000
1!
1D
1V
#360000
0!
0'
0(
1&
1)
1$
0"
0%
0D
1C
0B
0A
1@
0?
1>
0<
0f
1b
0`
1^
0\
0Z
1W
0V
#380000
1!
1D
1V
#400000
0!
1(
0)
0$
1"
1%
12
0D
0C
1B
1?
0>
1<
1E
1X
1f
0b
1`
1Z
0W
0V
#420000
1!
1D
1V
1[
1_
1a
1g
1U
1R
1Q
1O
1F
1I
1J
1L
10
1.
1-
1*
#440000
0!
0(
1)
0"
0&
1#
0D
1C
0B
0@
1=
0<
0f
1d
0^
0Z
1W
0V
#460000
1!
1D
1V
1Y
0[
0_
1e
0g
0U
1T
0Q
0O
1N
0F
1G
0J
0L
1M
11
00
0.
1+
0*
#480000
0!
0)
1$
1'
0D
0C
1A
1>
1b
1\
0W
0V
#500000
1!
1D
1V
0Y
1]
1c
1S
1P
0N
1H
1K
0M
01
1/
1,
#520000
0!
1)
0'
1(
1&
0D
1C
1B
0A
1@
1^
0\
1Z
1W
0V
#540000
1!
1D
1V
1Y
1[
0]
1_
1Q
0P
1O
1N
1J
0K
1L
1M
11
10
0/
1.
#560000
0!
0)
1'
0(
0&
0$
1"
0#
0D
0C
0B
1A
0@
0>
0=
1<
1f
0d
0b
0^
1\
0Z
0W
0V
#580000
1!
1D
1V
0Y
0[
1]
0_
0c
0e
1g
1U
0T
0S
0Q
1P
0O
0N
1F
0G
0H
0J
1K
0L
0M
01
00
1/
0.
0,
0+
1*
#600000
0!
1&
0"
1#
0D
1@
1=
0<
0f
1d
1^
0V
#620000
1!
1D
1V
1_
1e
0g
0U
1T
1Q
0F
1G
1J
1.
1+
0*
#640000
0!
1"
0'
0D
0A
1<
1f
0\
0V
#660000
1!
1D
1V
0]
1g
1U
0P
1F
0K
0/
1*
#680000
0!
0"
1'
0#
1(
1$
0D
1B
1A
1>
0=
0<
0f
0d
1b
1\
1Z
0V
#700000
1!
1D
1V
1[
1]
1c
0e
0g
0U
0T
1S
1P
1O
0F
0G
1H
1K
1L
10
1/
1,
0+
0*
#720000
0!
1"
0'
0(
0$
1)
0%
0D
1C
0B
0A
0?
0>
1<
1f
0b
0`
0\
0Z
1W
0V
#740000
1!
1D
1V
1Y
0[
0]
0a
0c
1g
1U
0S
0R
0P
0O
1N
1F
0H
0I
0K
0L
1M
11
00
0/
0-
0,
1*
#760000
0!
0"
1'
1(
1$
0)
0&
0D
0C
1B
1A
0@
1>
0<
0f
1b
0^
1\
1Z
0W
0V
#780000
1!
1D
1V
0Y
1[
1]
0_
1c
0g
0U
1S
0Q
1P
1O
0N
0F
1H
0J
1K
1L
0M
01
10
1/
0.
1,
0*
#800000
0!
1"
0(
1&
1#
02
0D
0B
1@
1=
1<
0E
0X
1f
1d
1^
0Z
0V
#820000
1!
1D
1V
#840000
0!
0"
1(
0#
0'
0$
1)
0D
1C
1B
0A
0>
0=
0<
0f
0d
0b
0\
1Z
1W
0V
#860000
1!
1D
1V
#880000
0!
0(
1$
1%
0D
0B
1?
1>
1b
1`
0Z
0V
#900000
1!
1D
1V
#920000
0!
1(
0$
0%
1'
0)
0&
0D
0C
1B
1A
0@
0?
0>
0b
0`
0^
1\
1Z
0W
0V
#940000
1!
1D
1V
#960000
0!
0(
1$
1)
1"
1#
0D
1C
0B
1>
1=
1<
1f
1d
1b
0Z
1W
0V
#980000
1!
1D
1V
#1000000
