; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=vplan-vec -vplan-enable-soa-phis -vplan-force-vf=2 -vplan-enable-soa -S %s | FileCheck %s

define void @uniform_with_undef(ptr %p, ptr %uniform.ptr) #0 {
; CHECK-LABEL: @uniform_with_undef(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[ARR_SOA_PRIV32:%.*]] = alloca [1024 x i32], align 4
; CHECK-NEXT:    [[ARR_SOA_PRIV32_SOA_VEC:%.*]] = alloca [1024 x <2 x i32>], align 8
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <2 x ptr> poison, ptr [[ARR_SOA_PRIV32_SOA_VEC]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <2 x ptr> [[BROADCAST_SPLATINSERT]], <2 x ptr> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    br label [[SIMD_BEGIN_REGION:%.*]]
; CHECK:       simd.begin.region:
; CHECK-NEXT:    br label [[VPLANNEDBB:%.*]]
; CHECK:       VPlannedBB:
; CHECK-NEXT:    br label [[VPLANNEDBB1:%.*]]
; CHECK:       VPlannedBB1:
; CHECK-NEXT:    call void @llvm.lifetime.start.p0(i64 8192, ptr [[ARR_SOA_PRIV32_SOA_VEC]])
; CHECK-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI:%.*]] = phi i64 [ 0, [[VPLANNEDBB1]] ], [ [[TMP15:%.*]], [[VPLANNEDBB24:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <2 x i64> [ <i64 0, i64 1>, [[VPLANNEDBB1]] ], [ [[TMP14:%.*]], [[VPLANNEDBB24]] ]
; CHECK-NEXT:    [[SOA_SCALAR_GEP:%.*]] = getelementptr inbounds [1024 x <2 x i32>], ptr [[ARR_SOA_PRIV32_SOA_VEC]], i64 0, i64 0
; CHECK-NEXT:    [[SOA_VECTORGEP:%.*]] = getelementptr inbounds [1024 x <2 x i32>], <2 x ptr> [[BROADCAST_SPLAT]], <2 x i64> zeroinitializer, <2 x i64> zeroinitializer
; CHECK-NEXT:    [[WIDE_LOAD:%.*]] = load <2 x i32>, ptr [[SOA_SCALAR_GEP]], align 4
; CHECK-NEXT:    [[TMP2:%.*]] = icmp sgt <2 x i64> [[VEC_PHI]], zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB3:%.*]]
; CHECK:       VPlannedBB3:
; CHECK-NEXT:    [[TMP3:%.*]] = bitcast <2 x i1> [[TMP2]] to i2
; CHECK-NEXT:    [[TMP4:%.*]] = icmp ne i2 [[TMP3]], 0
; CHECK-NEXT:    br i1 [[TMP4]], label [[PRED_LOAD_IF:%.*]], label [[TMP6:%.*]]
; CHECK:       pred.load.if:
; CHECK-NEXT:    [[TMP5:%.*]] = load i1, ptr [[UNIFORM_PTR:%.*]], align 1
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT4:%.*]] = insertelement <2 x i1> poison, i1 [[TMP5]], i64 0
; CHECK-NEXT:    br label [[TMP6]]
; CHECK:       4:
; CHECK-NEXT:    [[TMP7:%.*]] = phi <2 x i1> [ poison, [[VPLANNEDBB3]] ], [ [[BROADCAST_SPLATINSERT4]], [[PRED_LOAD_IF]] ]
; CHECK-NEXT:    br label [[PRED_LOAD_CONTINUE:%.*]]
; CHECK:       pred.load.continue:
; CHECK-NEXT:    [[BROADCAST_SPLAT5:%.*]] = shufflevector <2 x i1> [[TMP7]], <2 x i1> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP8:%.*]] = xor <2 x i1> [[BROADCAST_SPLAT5]], <i1 true, i1 true>
; CHECK-NEXT:    br label [[VPLANNEDBB6:%.*]]
; CHECK:       VPlannedBB6:
; CHECK-NEXT:    [[TMP9:%.*]] = select <2 x i1> [[TMP2]], <2 x i1> [[TMP8]], <2 x i1> zeroinitializer
; CHECK-NEXT:    [[TMP10:%.*]] = select <2 x i1> [[TMP2]], <2 x i1> [[BROADCAST_SPLAT5]], <2 x i1> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB7:%.*]]
; CHECK:       VPlannedBB7:
; CHECK-NEXT:    [[SOA_SCALAR_GEP8:%.*]] = getelementptr inbounds <2 x i32>, ptr [[SOA_SCALAR_GEP]], i64 2
; CHECK-NEXT:    [[SOA_VECTORGEP9:%.*]] = getelementptr inbounds <2 x i32>, <2 x ptr> [[SOA_VECTORGEP]], <2 x i64> <i64 2, i64 2>
; CHECK-NEXT:    [[WIDE_LOAD10:%.*]] = load <2 x i32>, ptr [[SOA_SCALAR_GEP8]], align 4
; CHECK-NEXT:    [[SOA_VECTORGEP11:%.*]] = getelementptr inbounds <2 x i32>, ptr [[SOA_SCALAR_GEP]], <2 x i32> [[WIDE_LOAD]]
; CHECK-NEXT:    br label [[VPLANNEDBB12:%.*]]
; CHECK:       VPlannedBB12:
; CHECK-NEXT:    [[SOA_SCALAR_GEP13:%.*]] = getelementptr inbounds <2 x i32>, ptr [[SOA_SCALAR_GEP]], i64 1
; CHECK-NEXT:    [[SOA_VECTORGEP14:%.*]] = getelementptr inbounds <2 x i32>, <2 x ptr> [[SOA_VECTORGEP]], <2 x i64> <i64 1, i64 1>
; CHECK-NEXT:    [[WIDE_LOAD15:%.*]] = load <2 x i32>, ptr [[SOA_SCALAR_GEP13]], align 4
; CHECK-NEXT:    [[SOA_VECTORGEP16:%.*]] = getelementptr inbounds <2 x i32>, ptr [[SOA_SCALAR_GEP]], <2 x i64> [[VEC_PHI]]
; CHECK-NEXT:    br label [[VPLANNEDBB17:%.*]]
; CHECK:       VPlannedBB17:
; CHECK-NEXT:    [[PREDBLEND:%.*]] = select <2 x i1> [[TMP10]], <2 x i64> <i64 1, i64 1>, <2 x i64> <i64 2, i64 2>
; CHECK-NEXT:    [[PREDBLEND18:%.*]] = select <2 x i1> [[TMP10]], <2 x ptr> [[SOA_VECTORGEP14]], <2 x ptr> [[SOA_VECTORGEP9]]
; CHECK-NEXT:    [[PREDBLEND19:%.*]] = select <2 x i1> [[TMP10]], <2 x ptr> [[SOA_VECTORGEP16]], <2 x ptr> [[SOA_VECTORGEP11]]
; CHECK-NEXT:    [[SOA_VECTORGEP20:%.*]] = getelementptr <2 x i32>, <2 x ptr> [[PREDBLEND19]], <2 x i32> zeroinitializer, <2 x i32> <i32 0, i32 1>
; CHECK-NEXT:    [[SOA_VECTORGEP21:%.*]] = getelementptr <2 x i32>, <2 x ptr> [[PREDBLEND18]], <2 x i32> zeroinitializer, <2 x i32> <i32 0, i32 1>
; CHECK-NEXT:    [[TMP11:%.*]] = bitcast <2 x i1> [[TMP2]] to i2
; CHECK-NEXT:    [[CTTZ:%.*]] = call i2 @llvm.cttz.i2(i2 [[TMP11]], i1 false)
; CHECK-NEXT:    [[TMP12:%.*]] = extractelement <2 x i64> [[PREDBLEND]], i2 [[CTTZ]]
; CHECK-NEXT:    [[WIDE_MASKED_GATHER:%.*]] = call <2 x i32> @llvm.masked.gather.v2i32.v2p0(<2 x ptr> [[SOA_VECTORGEP21]], i32 4, <2 x i1> [[TMP2]], <2 x i32> poison)
; CHECK-NEXT:    [[WIDE_MASKED_GATHER22:%.*]] = call <2 x i32> @llvm.masked.gather.v2i32.v2p0(<2 x ptr> [[SOA_VECTORGEP20]], i32 4, <2 x i1> [[TMP2]], <2 x i32> poison)
; CHECK-NEXT:    [[TMP13:%.*]] = add i64 [[TMP12]], 1
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT25:%.*]] = insertelement <2 x i64> poison, i64 [[TMP13]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT26:%.*]] = shufflevector <2 x i64> [[BROADCAST_SPLATINSERT25]], <2 x i64> poison, <2 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB23:%.*]]
; CHECK:       VPlannedBB23:
; CHECK-NEXT:    br label [[VPLANNEDBB24]]
; CHECK:       VPlannedBB24:
; CHECK-NEXT:    [[PREDBLEND27:%.*]] = select <2 x i1> [[TMP2]], <2 x i64> [[BROADCAST_SPLAT26]], <2 x i64> <i64 -1, i64 -1>
; CHECK-NEXT:    [[TMP14]] = add nuw nsw <2 x i64> [[VEC_PHI]], <i64 2, i64 2>
; CHECK-NEXT:    [[TMP15]] = add nuw nsw i64 [[UNI_PHI]], 2
; CHECK-NEXT:    [[TMP16:%.*]] = icmp uge i64 [[TMP15]], 4
; CHECK-NEXT:    br i1 [[TMP16]], label [[VPLANNEDBB28:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
; CHECK:       VPlannedBB28:
; CHECK-NEXT:    call void @llvm.lifetime.end.p0(i64 8192, ptr [[ARR_SOA_PRIV32_SOA_VEC]])
; CHECK-NEXT:    br label [[VPLANNEDBB29:%.*]]
; CHECK:       VPlannedBB29:
; CHECK-NEXT:    br label [[FINAL_MERGE:%.*]]
; CHECK:       final.merge:
; CHECK-NEXT:    [[UNI_PHI30:%.*]] = phi i64 [ 4, [[VPLANNEDBB29]] ]
; CHECK-NEXT:    br label [[EXIT:%.*]]
; CHECK:       simd.loop:
; CHECK-NEXT:    [[IV:%.*]] = phi i64 [ [[IV_NEXT:%.*]], [[LATCH:%.*]] ]
; CHECK-NEXT:    [[UNI_GEP32:%.*]] = getelementptr inbounds [1024 x i32], ptr [[ARR_SOA_PRIV32]], i64 0, i64 0
; CHECK-NEXT:    [[LD:%.*]] = load i32, ptr [[UNI_GEP32]], align 4
; CHECK-NEXT:    [[COND:%.*]] = icmp sgt i64 [[IV]], 0
; CHECK-NEXT:    br i1 [[COND]], label [[UNI_START:%.*]], label [[LATCH]]
; CHECK:       uni.start:
; CHECK-NEXT:    [[UNIFORM:%.*]] = load i1, ptr [[UNIFORM_PTR]], align 1
; CHECK-NEXT:    br i1 [[UNIFORM]], label [[IF:%.*]], label [[ELSE:%.*]]
; CHECK:       if:
; CHECK-NEXT:    [[UNI_IF:%.*]] = getelementptr inbounds i32, ptr [[UNI_GEP32]], i64 1
; CHECK-NEXT:    [[LD_IF:%.*]] = load i32, ptr [[UNI_IF]], align 4
; CHECK-NEXT:    [[STR_IF:%.*]] = getelementptr inbounds i32, ptr [[UNI_GEP32]], i64 [[IV]]
; CHECK-NEXT:    br label [[IF_END:%.*]]
; CHECK:       else:
; CHECK-NEXT:    [[UNI_ELSE:%.*]] = getelementptr inbounds i32, ptr [[UNI_GEP32]], i64 2
; CHECK-NEXT:    [[LD_ELSE:%.*]] = load i32, ptr [[UNI_ELSE]], align 4
; CHECK-NEXT:    [[RND_ELSE:%.*]] = getelementptr inbounds i32, ptr [[UNI_GEP32]], i32 [[LD]]
; CHECK-NEXT:    br label [[IF_END]]
; CHECK:       if.end:
; CHECK-NEXT:    [[BLEND:%.*]] = phi i64 [ 1, [[IF]] ], [ 2, [[ELSE]] ]
; CHECK-NEXT:    [[BLENDPTRUNI:%.*]] = phi ptr [ [[UNI_IF]], [[IF]] ], [ [[UNI_ELSE]], [[ELSE]] ]
; CHECK-NEXT:    [[BLENDPTRRND:%.*]] = phi ptr [ [[STR_IF]], [[IF]] ], [ [[RND_ELSE]], [[ELSE]] ]
; CHECK-NEXT:    [[LD_UNI:%.*]] = load i32, ptr [[BLENDPTRUNI]], align 4
; CHECK-NEXT:    [[LD_RND:%.*]] = load i32, ptr [[BLENDPTRRND]], align 4
; CHECK-NEXT:    [[VAL:%.*]] = add nuw nsw i64 [[BLEND]], 1
; CHECK-NEXT:    br label [[UNI_END:%.*]]
; CHECK:       uni.end:
; CHECK-NEXT:    br label [[LATCH]]
; CHECK:       latch:
; CHECK-NEXT:    [[ST:%.*]] = phi i64 [ -1, [[SIMD_LOOP:%.*]] ], [ [[VAL]], [[UNI_END]] ]
; CHECK-NEXT:    [[IV_NEXT]] = add nuw nsw i64 [[IV]], 1
; CHECK-NEXT:    [[EXITCOND:%.*]] = icmp eq i64 [[IV_NEXT]], 4
; CHECK-NEXT:    br label [[SIMD_LOOP]]
; CHECK:       exit:
; CHECK-NEXT:    ret void
;
entry:
  %arr.soa.priv32 = alloca [1024 x i32], align 4
  br label %simd.begin.region

simd.begin.region:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.PRIVATE:TYPED"(ptr %arr.soa.priv32, i32 0, i32 1024) ]
  br label %simd.loop

simd.loop:
  %iv = phi i64 [ 0, %simd.begin.region], [ %iv.next, %latch ]
  %uni.gep32 = getelementptr inbounds [1024 x i32], ptr %arr.soa.priv32, i64 0, i64 0
  %ld = load i32, ptr %uni.gep32, align 4
  %cond = icmp sgt i64 %iv, 0
  br i1 %cond, label %uni.start, label %latch

uni.start:
  %uniform = load i1, ptr %uniform.ptr
  br i1 %uniform, label %if, label %else

if:
  %uni.if = getelementptr inbounds i32, ptr %uni.gep32, i64 1
  %ld.if = load i32, ptr %uni.if, align 4
  %str.if = getelementptr inbounds i32, ptr %uni.gep32, i64 %iv
  br label %if.end

else:
  %uni.else = getelementptr inbounds i32, ptr %uni.gep32, i64 2
  %ld.else = load i32, ptr %uni.else, align 4
  %rnd.else = getelementptr inbounds i32, ptr %uni.gep32, i32 %ld
  br label %if.end

if.end:
  %blend = phi i64 [ 1, %if ], [ 2, %else]
  %blendPtrUni = phi ptr [ %uni.if, %if ], [ %uni.else, %else]
  %blendPtrRnd = phi ptr [ %str.if, %if ], [ %rnd.else, %else]
  %ld.uni = load i32, ptr %blendPtrUni, align 4
  %ld.rnd = load i32, ptr %blendPtrRnd, align 4
  %val = add nsw nuw i64 %blend, 1
  br label %uni.end

uni.end:
  br label %latch

latch:
  %st = phi i64 [ -1, %simd.loop ], [ %val, %uni.end]
  %iv.next = add nsw nuw i64 %iv, 1
  %exitcond = icmp eq i64 %iv.next, 4
  br i1 %exitcond, label %exit, label %simd.loop

exit:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token %0)
