--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5096 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.993ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_12 (SLICE_X32Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.378ns (0.998 - 1.376)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y28.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X32Y60.SR      net (fanout=317)      3.145   XLXN_274
    SLICE_X32Y60.CLK     Trck                  0.212   XLXI_3/clkdiv<15>
                                                       XLXI_3/clkdiv_12
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.435ns logic, 3.145ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_13 (SLICE_X32Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.378ns (0.998 - 1.376)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y28.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X32Y60.SR      net (fanout=317)      3.145   XLXN_274
    SLICE_X32Y60.CLK     Trck                  0.212   XLXI_3/clkdiv<15>
                                                       XLXI_3/clkdiv_13
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.435ns logic, 3.145ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_14 (SLICE_X32Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.378ns (0.998 - 1.376)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y28.DQ     Tcko                  0.223   XLXN_274
                                                       XLXI_2/rst
    SLICE_X32Y60.SR      net (fanout=317)      3.145   XLXN_274
    SLICE_X32Y60.CLK     Trck                  0.212   XLXI_3/clkdiv<15>
                                                       XLXI_3/clkdiv_14
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.435ns logic, 3.145ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/state_FSM_FFd1 (SLICE_X24Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.BQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X24Y65.A6      net (fanout=4)        0.111   XLXI_6/P7SEG/Go<1>
    SLICE_X24Y65.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/state_FSM_FFd1
                                                       XLXI_6/P7SEG/state_FSM_FFd1-In1
                                                       XLXI_6/P7SEG/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.068ns logic, 0.111ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X25Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.BQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X25Y64.D6      net (fanout=4)        0.114   XLXI_6/P7SEG/Go<1>
    SLICE_X25Y64.CLK     Tah         (-Th)     0.033   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.067ns logic, 0.114ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/S_0 (SLICE_X24Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.BQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X24Y64.A6      net (fanout=4)        0.118   XLXI_6/P7SEG/Go<1>
    SLICE_X24Y64.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/S<1>
                                                       XLXI_6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       XLXI_6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.068ns logic, 0.118ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.993|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5096 paths, 0 nets, and 643 connections

Design statistics:
   Minimum period:   3.993ns{1}   (Maximum frequency: 250.438MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 01 15:49:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 787 MB



