// Seed: 3884295924
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2
);
  initial begin
    $display(id_2);
  end
  module_2();
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    output wand id_5,
    input tri id_6
);
  wor id_8 = id_1;
  assign id_5 = 1;
  module_0(
      id_2, id_0, id_4
  );
endmodule
module module_2;
  assign id_1 = 1 > id_1;
endmodule
module module_3 (
    input  tri0  id_0,
    output logic id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  logic id_7
);
  always @(id_6) id_1 <= id_7;
  assign id_1 = 1;
  module_2();
  uwire id_9 = id_3;
  always @(negedge id_5);
  wire id_10;
  wire id_11;
endmodule
