==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'BME280_comp_vals_h.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'hls_src/BME280_Compensation.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15177 ; free virtual = 24475
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15177 ; free virtual = 24475
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15172 ; free virtual = 24476
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15172 ; free virtual = 24476
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15153 ; free virtual = 24457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15160 ; free virtual = 24465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compensator' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:26) on 'ashr' operation ('var1_s32', hls_src/BME280_Compensation.c:25) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:29) on 'fptrunc' operation ('temp_comp_var', hls_src/BME280_Compensation.c:28) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:32) on 'add' operation ('add_ln31', hls_src/BME280_Compensation.c:31) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:33) on 'mul' operation ('var2_s64', hls_src/BME280_Compensation.c:32) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:42) on 'sub' operation ('sub_ln41', hls_src/BME280_Compensation.c:41) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:57) on 'fptrunc' operation ('hum_comp_var', hls_src/BME280_Compensation.c:56) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compensator' consists of the following:
	'mul' operation of DSP[124] ('mul_ln50', hls_src/BME280_Compensation.c:50) [122]  (3.36 ns)
	'add' operation of DSP[124] ('add_ln50', hls_src/BME280_Compensation.c:50) [124]  (3.82 ns)
	'add' operation ('add_ln50_1', hls_src/BME280_Compensation.c:50) [126]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.01 seconds; current allocated memory: 116.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 117.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compensator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'pres_comp', 'hum_comp', 'temp_raw', 'pres_raw' and 'hum_raw' to AXI-Lite port compensator_io.
INFO: [SYN 201-210] Renamed object name 'compensator_fptrunc_64ns_32_2_1' to 'compensator_fptrubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_dmul_64ns_64ns_64_6_max_dsp_1' to 'compensator_dmul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_ddiv_64ns_64ns_64_31_1' to 'compensator_ddiv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_64s_64_6_1' to 'compensator_sitodeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_32ns_64_6_1' to 'compensator_sitodfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_13ns_64s_64_5_1' to 'compensator_mul_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_17ns_48s_63_2_1' to 'compensator_mul_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sdiv_64ns_31ns_64_68_seq_1' to 'compensator_sdiv_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_14ns_51s_64_2_1' to 'compensator_mul_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_51s_64s_64_5_1' to 'compensator_mul_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_15s_64s_64_5_1' to 'compensator_mul_1lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_7ns_20s_26_1_1' to 'compensator_mul_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_7s_22s_30s_30_1_1' to 'compensator_mac_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_10ns_22ns_15ns_31_1_1' to 'compensator_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_13ns_22s_35_1_1' to 'compensator_mul_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17ns_32_1_1' to 'compensator_mul_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17s_32_1_1' to 'compensator_mul_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_8ns_25s_32_1_1' to 'compensator_mul_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compensator_ddiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_dmul_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_fptrubkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mocq': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'BME280_comp_vals_h.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'hls_src/BME280_Compensation.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15113 ; free virtual = 24425
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15113 ; free virtual = 24425
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15110 ; free virtual = 24422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15110 ; free virtual = 24422
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15091 ; free virtual = 24404
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15098 ; free virtual = 24410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compensator' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:26) on 'ashr' operation ('var1_s32', hls_src/BME280_Compensation.c:25) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:29) on 'fptrunc' operation ('temp_comp_var', hls_src/BME280_Compensation.c:28) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:32) on 'add' operation ('add_ln31', hls_src/BME280_Compensation.c:31) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:33) on 'mul' operation ('var2_s64', hls_src/BME280_Compensation.c:32) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:42) on 'sub' operation ('sub_ln41', hls_src/BME280_Compensation.c:41) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:57) on 'fptrunc' operation ('hum_comp_var', hls_src/BME280_Compensation.c:56) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compensator' consists of the following:
	'mul' operation of DSP[125] ('mul_ln50', hls_src/BME280_Compensation.c:50) [123]  (3.36 ns)
	'add' operation of DSP[125] ('add_ln50', hls_src/BME280_Compensation.c:50) [125]  (3.82 ns)
	'add' operation ('add_ln50_1', hls_src/BME280_Compensation.c:50) [127]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.78 seconds; current allocated memory: 116.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 117.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compensator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'pres_comp', 'hum_comp', 'temp_raw', 'pres_raw' and 'hum_raw' to AXI-Lite port compensator_io.
INFO: [SYN 201-210] Renamed object name 'compensator_fptrunc_64ns_32_2_1' to 'compensator_fptrubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_dmul_64ns_64ns_64_6_max_dsp_1' to 'compensator_dmul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_ddiv_64ns_64ns_64_31_1' to 'compensator_ddiv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_64s_64_6_1' to 'compensator_sitodeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_32ns_64_6_1' to 'compensator_sitodfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_13ns_64s_64_5_1' to 'compensator_mul_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_17ns_48s_63_2_1' to 'compensator_mul_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sdiv_64ns_31ns_64_68_seq_1' to 'compensator_sdiv_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_14ns_51s_64_2_1' to 'compensator_mul_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_51s_64s_64_5_1' to 'compensator_mul_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_15s_64s_64_5_1' to 'compensator_mul_1lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_7ns_20s_26_1_1' to 'compensator_mul_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_7s_22s_30s_30_1_1' to 'compensator_mac_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_10ns_22ns_15ns_31_1_1' to 'compensator_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_13ns_22s_35_1_1' to 'compensator_mul_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17ns_32_1_1' to 'compensator_mul_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17s_32_1_1' to 'compensator_mul_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_8ns_25s_32_1_1' to 'compensator_mul_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compensator_ddiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_dmul_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_fptrubkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mocq': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'BME280_comp_vals_h.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'hls_src/BME280_Compensation.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15054 ; free virtual = 24366
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15054 ; free virtual = 24366
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15049 ; free virtual = 24361
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15049 ; free virtual = 24362
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15031 ; free virtual = 24343
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 523.035 ; free physical = 15037 ; free virtual = 24349
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compensator' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:26) on 'ashr' operation ('var1_s32', hls_src/BME280_Compensation.c:25) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:29) on 'fptrunc' operation ('temp_comp_var', hls_src/BME280_Compensation.c:28) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:32) on 'add' operation ('add_ln31', hls_src/BME280_Compensation.c:31) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:33) on 'mul' operation ('var2_s64', hls_src/BME280_Compensation.c:32) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:42) on 'sub' operation ('sub_ln41', hls_src/BME280_Compensation.c:41) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/BME280_Compensation.c:57) on 'fptrunc' operation ('hum_comp_var', hls_src/BME280_Compensation.c:56) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.882ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compensator' consists of the following:
	'mul' operation of DSP[125] ('mul_ln50', hls_src/BME280_Compensation.c:50) [123]  (3.36 ns)
	'add' operation of DSP[125] ('add_ln50', hls_src/BME280_Compensation.c:50) [125]  (3.82 ns)
	'add' operation ('add_ln50_1', hls_src/BME280_Compensation.c:50) [127]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.79 seconds; current allocated memory: 116.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 117.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compensator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_comp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/temp_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/pres_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compensator/hum_raw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compensator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'pres_comp', 'hum_comp', 'temp_raw', 'pres_raw' and 'hum_raw' to AXI-Lite port compensator_io.
INFO: [SYN 201-210] Renamed object name 'compensator_fptrunc_64ns_32_2_1' to 'compensator_fptrubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_dmul_64ns_64ns_64_6_max_dsp_1' to 'compensator_dmul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_ddiv_64ns_64ns_64_31_1' to 'compensator_ddiv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_64s_64_6_1' to 'compensator_sitodeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sitodp_32ns_64_6_1' to 'compensator_sitodfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_13ns_64s_64_5_1' to 'compensator_mul_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_17ns_48s_63_2_1' to 'compensator_mul_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_sdiv_64ns_31ns_64_68_seq_1' to 'compensator_sdiv_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_14ns_51s_64_2_1' to 'compensator_mul_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_51s_64s_64_5_1' to 'compensator_mul_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_15s_64s_64_5_1' to 'compensator_mul_1lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_7ns_20s_26_1_1' to 'compensator_mul_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_7s_22s_30s_30_1_1' to 'compensator_mac_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mac_muladd_10ns_22ns_15ns_31_1_1' to 'compensator_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_13ns_22s_35_1_1' to 'compensator_mul_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17ns_32_1_1' to 'compensator_mul_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_17s_17s_32_1_1' to 'compensator_mul_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compensator_mul_mul_8ns_25s_32_1_1' to 'compensator_mul_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compensator_ddiv_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_dmul_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_fptrubkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compensator_mac_mocq': 1 instance(s).
