<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN: srsenb::sched_nr_base_test_bench Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">srsRAN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacesrsenb.html">srsenb</a></li><li class="navelem"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html">sched_nr_base_test_bench</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classsrsenb_1_1sched__nr__base__test__bench-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">srsenb::sched_nr_base_test_bench Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Implementation of features common to parallel and sequential sched nr testers.  
 <a href="classsrsenb_1_1sched__nr__base__test__bench.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sched__nr__sim__ue_8h_source.html">sched_nr_sim_ue.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for srsenb::sched_nr_base_test_bench:</div>
<div class="dyncontent">
<div class="center"><img src="classsrsenb_1_1sched__nr__base__test__bench__inherit__graph.png" border="0" usemap="#srsenb_1_1sched__nr__base__test__bench_inherit__map" alt="Inheritance graph"/></div>
<map name="srsenb_1_1sched__nr__base__test__bench_inherit__map" id="srsenb_1_1sched__nr__base__test__bench_inherit__map">
<area shape="rect" title="Implementation of features common to parallel and sequential sched nr testers." alt="" coords="5,5,192,655"/>
<area shape="rect" href="classsrsenb_1_1sched__nr__tester.html" title=" " alt="" coords="17,703,180,868"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for srsenb::sched_nr_base_test_bench:</div>
<div class="dyncontent">
<div class="center"><img src="classsrsenb_1_1sched__nr__base__test__bench__coll__graph.png" border="0" usemap="#srsenb_1_1sched__nr__base__test__bench_coll__map" alt="Collaboration graph"/></div>
<map name="srsenb_1_1sched__nr__base__test__bench_coll__map" id="srsenb_1_1sched__nr__base__test__bench_coll__map">
<area shape="rect" title="Implementation of features common to parallel and sequential sched nr testers." alt="" coords="226,711,413,1301"/>
<area shape="rect" href="classsrslog_1_1detail_1_1logger__impl.html" title=" " alt="" coords="36,380,227,589"/>
<area shape="rect" title=" " alt="" coords="5,101,44,178"/>
<area shape="rect" href="classsrslog_1_1detail_1_1mutex.html" title="Abstraction of a pthread mutex." alt="" coords="68,42,208,237"/>
<area shape="rect" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html" title=" " alt="" coords="251,439,387,531"/>
<area shape="rect" href="classsrsran_1_1span.html" title=" " alt="" coords="239,5,400,273"/>
<area shape="rect" href="classsrsran_1_1slot__point.html" title=" " alt="" coords="412,336,651,633"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1gnb__ue__ctxt.html">gnb_ue_ctxt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acbc6db8e87e2b93edfb7e5f9f0e09166"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#acbc6db8e87e2b93edfb7e5f9f0e09166">sched_nr_base_test_bench</a> (const <a class="el" href="structsrsenb_1_1sched__nr__interface_1_1sched__args__t.html">sched_nr_interface::sched_args_t</a> &amp;sched_args, const std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__cell__cfg__t.html">sched_nr_cell_cfg_t</a> &gt; &amp;cell_params_, std::string test_name, uint32_t nof_workers=1)</td></tr>
<tr class="separator:acbc6db8e87e2b93edfb7e5f9f0e09166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af038f8808598f66ba03ac59104198270"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#af038f8808598f66ba03ac59104198270">~sched_nr_base_test_bench</a> ()</td></tr>
<tr class="separator:af038f8808598f66ba03ac59104198270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fc67c084fcbed3f23a5e0838b86a38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a27fc67c084fcbed3f23a5e0838b86a38">run_slot</a> (<a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a> slot_tx)</td></tr>
<tr class="separator:a27fc67c084fcbed3f23a5e0838b86a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae377964d540e12ab858eaaf551ed9386"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ae377964d540e12ab858eaaf551ed9386">stop</a> ()</td></tr>
<tr class="separator:ae377964d540e12ab858eaaf551ed9386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73678fc0974768253587a58fd154bee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a73678fc0974768253587a58fd154bee3">get_slot_tx</a> () const</td></tr>
<tr class="separator:a73678fc0974768253587a58fd154bee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc160708ee5289e38765b4aadc9a908"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a6fc160708ee5289e38765b4aadc9a908">get_slot_results</a> () const</td></tr>
<tr class="memdesc:a6fc160708ee5289e38765b4aadc9a908"><td class="mdescLeft">&#160;</td><td class="mdescRight">may block waiting for scheduler to finish generating slot result  <a href="classsrsenb_1_1sched__nr__base__test__bench.html#a6fc160708ee5289e38765b4aadc9a908">More...</a><br /></td></tr>
<tr class="separator:a6fc160708ee5289e38765b4aadc9a908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa36c7de4f38943cdef3f658e67e54b5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#aaa36c7de4f38943cdef3f658e67e54b5">rach_ind</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>, uint32_t cc, <a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a> tti_rx, uint32_t preamble_idx)</td></tr>
<tr class="separator:aaa36c7de4f38943cdef3f658e67e54b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae734deed83d9442272d12f9ba9a14d12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ae734deed83d9442272d12f9ba9a14d12">user_cfg</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>, const <a class="el" href="classsrsenb_1_1sched__nr__interface.html#ae160ccdd61cc92f758e268e044a0d49a">sched_nr_interface::ue_cfg_t</a> &amp;ue_cfg_)</td></tr>
<tr class="separator:ae734deed83d9442272d12f9ba9a14d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc035a84fd5d47fc32d96ebd0e2c32a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a3fc035a84fd5d47fc32d96ebd0e2c32a">add_rlc_dl_bytes</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>, uint32_t lcid, uint32_t pdu_size_bytes)</td></tr>
<tr class="separator:a3fc035a84fd5d47fc32d96ebd0e2c32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fd3186b46e74ca0fff4c2922db6c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacesrsran.html#a83d1501f73ecc4aee2d8bc8c803e95ed">srsran::const_span</a>&lt; <a class="el" href="structsrsenb_1_1sched__nr__impl_1_1cell__config__manager.html">sched_nr_impl::cell_config_manager</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a53fd3186b46e74ca0fff4c2922db6c25">get_cell_params</a> () const</td></tr>
<tr class="separator:a53fd3186b46e74ca0fff4c2922db6c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411ae15e3a4b323be57026f892c55fac"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a411ae15e3a4b323be57026f892c55fac">set_external_slot_events</a> (const <a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;ue_ctxt, <a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;pending_events)</td></tr>
<tr class="memdesc:a411ae15e3a4b323be57026f892c55fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify external events that will be forwarded to the scheduler (CQI, ACKs, etc.) in the given slot This method can be overridden by the derived class to simulate the environment of interest.  <a href="classsrsenb_1_1sched__nr__base__test__bench.html#a411ae15e3a4b323be57026f892c55fac">More...</a><br /></td></tr>
<tr class="separator:a411ae15e3a4b323be57026f892c55fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f9e95ba034ce95e933d124d6e58eb8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a41f9e95ba034ce95e933d124d6e58eb8">process_slot_result</a> (const <a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a> &amp;enb_ctxt, <a class="el" href="namespacesrsran.html#a83d1501f73ecc4aee2d8bc8c803e95ed">srsran::const_span</a>&lt; <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a> &gt; cc_out)</td></tr>
<tr class="memdesc:a41f9e95ba034ce95e933d124d6e58eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called every slot to process the scheduler output for a given CC.  <a href="classsrsenb_1_1sched__nr__base__test__bench.html#a41f9e95ba034ce95e933d124d6e58eb8">More...</a><br /></td></tr>
<tr class="separator:a41f9e95ba034ce95e933d124d6e58eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a14e3cb9044c838c3fd1ddf5b2ab49d9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a14e3cb9044c838c3fd1ddf5b2ab49d9a">generate_cc_result</a> (uint32_t cc)</td></tr>
<tr class="separator:a14e3cb9044c838c3fd1ddf5b2ab49d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e3c90fb6f289c259a212b384cd7c0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a95e3c90fb6f289c259a212b384cd7c0c">get_enb_ctxt</a> () const</td></tr>
<tr class="separator:a95e3c90fb6f289c259a212b384cd7c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8138ef1eddf71dd1469cf4e94ec51ed1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a8138ef1eddf71dd1469cf4e94ec51ed1">dl_buffer_state_diff</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>, uint32_t lcid, int newtx)</td></tr>
<tr class="separator:a8138ef1eddf71dd1469cf4e94ec51ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2032620b36567477b9c36dcdeda6e683"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a2032620b36567477b9c36dcdeda6e683">dl_buffer_state_diff</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>, int newtx)</td></tr>
<tr class="separator:a2032620b36567477b9c36dcdeda6e683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d936e9db7f5ea413c3499743154fb37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a3d936e9db7f5ea413c3499743154fb37">update_sched_buffer_state</a> (uint16_t <a class="el" href="pmch__test_8c.html#a66a817c056c4c1ce0f94dd5d26285344">rnti</a>)</td></tr>
<tr class="separator:a3d936e9db7f5ea413c3499743154fb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4f897507a9913c223e10c9d790c78e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#aea4f897507a9913c223e10c9d790c78e">update_sched_buffer_state</a> (const <a class="el" href="structsrsenb_1_1sched__nr__cc__result__view.html">sched_nr_cc_result_view</a> &amp;cc_out)</td></tr>
<tr class="separator:aea4f897507a9913c223e10c9d790c78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77a6201c481b511c443f5f18b3dbb1f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ad77a6201c481b511c443f5f18b3dbb1f">set_default_slot_events</a> (const <a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;ue_ctxt, <a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;pending_events)</td></tr>
<tr class="separator:ad77a6201c481b511c443f5f18b3dbb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa48f8664e01c0c999d26d939f028f6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#aefa48f8664e01c0c999d26d939f028f6">apply_slot_events</a> (<a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;ue_ctxt, const <a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;events)</td></tr>
<tr class="separator:aefa48f8664e01c0c999d26d939f028f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a96c271a24f845f9894ce0f7989913"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a58a96c271a24f845f9894ce0f7989913">process_results</a> ()</td></tr>
<tr class="memdesc:a58a96c271a24f845f9894ce0f7989913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs general tests to verify result consistency, and updates UE state.  <a href="classsrsenb_1_1sched__nr__base__test__bench.html#a58a96c271a24f845f9894ce0f7989913">More...</a><br /></td></tr>
<tr class="separator:a58a96c271a24f845f9894ce0f7989913"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ab3554900ab473ec4cc3ccb26f40a2fd7"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; srsran::test_delimit_logger &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ab3554900ab473ec4cc3ccb26f40a2fd7">test_delimiter</a></td></tr>
<tr class="separator:ab3554900ab473ec4cc3ccb26f40a2fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c9d5cf9866056fa696795ea357422c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacesrslog.html#a89b5529471f90d5a87a25d5fb327f817">srslog::basic_logger</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a56c9d5cf9866056fa696795ea357422c">logger</a></td></tr>
<tr class="separator:a56c9d5cf9866056fa696795ea357422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0871b3b410c392bf2cce4d31ac64dce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacesrslog.html#a89b5529471f90d5a87a25d5fb327f817">srslog::basic_logger</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a0871b3b410c392bf2cce4d31ac64dce7">mac_logger</a></td></tr>
<tr class="separator:a0871b3b410c392bf2cce4d31ac64dce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3dea46ad1afe007deda7836fb1221f"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classsrsenb_1_1sched__nr.html">sched_nr</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a0a3dea46ad1afe007deda7836fb1221f">sched_ptr</a></td></tr>
<tr class="separator:a0a3dea46ad1afe007deda7836fb1221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f148fa7b17c9ecb7e2afdc70ce8354a"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__impl_1_1cell__config__manager.html">sched_nr_impl::cell_config_manager</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a4f148fa7b17c9ecb7e2afdc70ce8354a">cell_params</a></td></tr>
<tr class="separator:a4f148fa7b17c9ecb7e2afdc70ce8354a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01cd5f08b38bbf818139c9775a540e"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classsrsran_1_1task__worker.html">srsran::task_worker</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#afb01cd5f08b38bbf818139c9775a540e">cc_workers</a></td></tr>
<tr class="separator:afb01cd5f08b38bbf818139c9775a540e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a44d4e1f41116aee9ab8ec97354e5c"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint16_t, <a class="el" href="classsrsenb_1_1sched__nr__ue__sim.html">sched_nr_ue_sim</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ac7a44d4e1f41116aee9ab8ec97354e5c">ue_db</a></td></tr>
<tr class="separator:ac7a44d4e1f41116aee9ab8ec97354e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2f4c3aaee8931f2e84d4db151c00b0"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint16_t, <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1gnb__ue__ctxt.html">gnb_ue_ctxt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#acc2f4c3aaee8931f2e84d4db151c00b0">gnb_ue_db</a></td></tr>
<tr class="separator:acc2f4c3aaee8931f2e84d4db151c00b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56c3584aace21b57dc20f0262edf34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#af56c3584aace21b57dc20f0262edf34f">current_slot_tx</a></td></tr>
<tr class="separator:af56c3584aace21b57dc20f0262edf34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af419fdd143f0183c8874c45a88e0071f"><td class="memItemLeft" align="right" valign="top">std::chrono::steady_clock::time_point&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#af419fdd143f0183c8874c45a88e0071f">slot_start_tp</a></td></tr>
<tr class="separator:af419fdd143f0183c8874c45a88e0071f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63f24fb92bfe56bfcd4cf754e8e8ca5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ae63f24fb92bfe56bfcd4cf754e8e8ca5">slot_ctxt</a></td></tr>
<tr class="separator:ae63f24fb92bfe56bfcd4cf754e8e8ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcab0807f0ed8d768733f5d31ebc4c7"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a9bcab0807f0ed8d768733f5d31ebc4c7">cc_results</a></td></tr>
<tr class="separator:a9bcab0807f0ed8d768733f5d31ebc4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810d28821c14efa23a9609cd6a4d1dcc"><td class="memItemLeft" align="right" valign="top">std::atomic&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a810d28821c14efa23a9609cd6a4d1dcc">stopped</a> {false}</td></tr>
<tr class="separator:a810d28821c14efa23a9609cd6a4d1dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259185e8d221d542584e7c37242dd2d8"><td class="memItemLeft" align="right" valign="top">sem_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#a259185e8d221d542584e7c37242dd2d8">slot_sem</a></td></tr>
<tr class="separator:a259185e8d221d542584e7c37242dd2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad286e7bcadba40f7466c0739761945a4"><td class="memItemLeft" align="right" valign="top">std::atomic&lt; uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsrsenb_1_1sched__nr__base__test__bench.html#ad286e7bcadba40f7466c0739761945a4">nof_cc_remaining</a> {0}</td></tr>
<tr class="separator:ad286e7bcadba40f7466c0739761945a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation of features common to parallel and sequential sched nr testers. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="acbc6db8e87e2b93edfb7e5f9f0e09166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc6db8e87e2b93edfb7e5f9f0e09166">&#9670;&nbsp;</a></span>sched_nr_base_test_bench()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">srsenb::sched_nr_base_test_bench::sched_nr_base_test_bench </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1sched__nr__interface_1_1sched__args__t.html">sched_nr_interface::sched_args_t</a> &amp;&#160;</td>
          <td class="paramname"><em>sched_args</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__cell__cfg__t.html">sched_nr_cell_cfg_t</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>cell_params_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>test_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nof_workers</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af038f8808598f66ba03ac59104198270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af038f8808598f66ba03ac59104198270">&#9670;&nbsp;</a></span>~sched_nr_base_test_bench()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">srsenb::sched_nr_base_test_bench::~sched_nr_base_test_bench </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a3fc035a84fd5d47fc32d96ebd0e2c32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc035a84fd5d47fc32d96ebd0e2c32a">&#9670;&nbsp;</a></span>add_rlc_dl_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::add_rlc_dl_bytes </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lcid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pdu_size_bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa48f8664e01c0c999d26d939f028f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa48f8664e01c0c999d26d939f028f6">&#9670;&nbsp;</a></span>apply_slot_events()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int srsenb::sched_nr_base_test_bench::apply_slot_events </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ue_ctxt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;&#160;</td>
          <td class="paramname"><em>events</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2032620b36567477b9c36dcdeda6e683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2032620b36567477b9c36dcdeda6e683">&#9670;&nbsp;</a></span>dl_buffer_state_diff() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::dl_buffer_state_diff </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>newtx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8138ef1eddf71dd1469cf4e94ec51ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8138ef1eddf71dd1469cf4e94ec51ed1">&#9670;&nbsp;</a></span>dl_buffer_state_diff() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::dl_buffer_state_diff </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lcid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>newtx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a14e3cb9044c838c3fd1ddf5b2ab49d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e3cb9044c838c3fd1ddf5b2ab49d9a">&#9670;&nbsp;</a></span>generate_cc_result()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::generate_cc_result </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fd3186b46e74ca0fff4c2922db6c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fd3186b46e74ca0fff4c2922db6c25">&#9670;&nbsp;</a></span>get_cell_params()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacesrsran.html#a83d1501f73ecc4aee2d8bc8c803e95ed">srsran::const_span</a>&lt;<a class="el" href="structsrsenb_1_1sched__nr__impl_1_1cell__config__manager.html">sched_nr_impl::cell_config_manager</a>&gt; srsenb::sched_nr_base_test_bench::get_cell_params </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a95e3c90fb6f289c259a212b384cd7c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e3c90fb6f289c259a212b384cd7c0c">&#9670;&nbsp;</a></span>get_enb_ctxt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a> srsenb::sched_nr_base_test_bench::get_enb_ctxt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc160708ee5289e38765b4aadc9a908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc160708ee5289e38765b4aadc9a908">&#9670;&nbsp;</a></span>get_slot_results()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">sched_nr_base_test_bench::cc_result_t</a> &gt; srsenb::sched_nr_base_test_bench::get_slot_results </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>may block waiting for scheduler to finish generating slot result </p>

</div>
</div>
<a id="a73678fc0974768253587a58fd154bee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73678fc0974768253587a58fd154bee3">&#9670;&nbsp;</a></span>get_slot_tx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a> srsenb::sched_nr_base_test_bench::get_slot_tx </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a58a96c271a24f845f9894ce0f7989913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a96c271a24f845f9894ce0f7989913">&#9670;&nbsp;</a></span>process_results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::process_results </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Runs general tests to verify result consistency, and updates UE state. </p>

</div>
</div>
<a id="a41f9e95ba034ce95e933d124d6e58eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f9e95ba034ce95e933d124d6e58eb8">&#9670;&nbsp;</a></span>process_slot_result()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void srsenb::sched_nr_base_test_bench::process_slot_result </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>enb_ctxt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesrsran.html#a83d1501f73ecc4aee2d8bc8c803e95ed">srsran::const_span</a>&lt; <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a> &gt;&#160;</td>
          <td class="paramname"><em>cc_out</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called every slot to process the scheduler output for a given CC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enb_ctxt</td><td>simulated eNB context object </td></tr>
    <tr><td class="paramname">cc_out</td><td>scheduler result for a given CC </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classsrsenb_1_1sched__nr__tester.html#a550d1b05ca71b12a201e26c0c2c25760">srsenb::sched_nr_tester</a>.</p>

</div>
</div>
<a id="aaa36c7de4f38943cdef3f658e67e54b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa36c7de4f38943cdef3f658e67e54b5">&#9670;&nbsp;</a></span>rach_ind()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int srsenb::sched_nr_base_test_bench::rach_ind </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a>&#160;</td>
          <td class="paramname"><em>tti_rx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>preamble_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27fc67c084fcbed3f23a5e0838b86a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fc67c084fcbed3f23a5e0838b86a38">&#9670;&nbsp;</a></span>run_slot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::run_slot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a>&#160;</td>
          <td class="paramname"><em>slot_tx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77a6201c481b511c443f5f18b3dbb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77a6201c481b511c443f5f18b3dbb1f">&#9670;&nbsp;</a></span>set_default_slot_events()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int srsenb::sched_nr_base_test_bench::set_default_slot_events </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ue_ctxt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;&#160;</td>
          <td class="paramname"><em>pending_events</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a411ae15e3a4b323be57026f892c55fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411ae15e3a4b323be57026f892c55fac">&#9670;&nbsp;</a></span>set_external_slot_events()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void srsenb::sched_nr_base_test_bench::set_external_slot_events </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1sim__nr__ue__ctxt__t.html">sim_nr_ue_ctxt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ue_ctxt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structsrsenb_1_1ue__nr__slot__events.html">ue_nr_slot_events</a> &amp;&#160;</td>
          <td class="paramname"><em>pending_events</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specify external events that will be forwarded to the scheduler (CQI, ACKs, etc.) in the given slot This method can be overridden by the derived class to simulate the environment of interest. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ue_ctxt</td><td>simulated UE context object </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">[in/out]</td><td>pending_events events to be sent to the scheduler. The passed arg is initialized with the "default events", sufficient to ensure a stable connection without retxs. The derived class can decide to erase/modify/add new events </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae377964d540e12ab858eaaf551ed9386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae377964d540e12ab858eaaf551ed9386">&#9670;&nbsp;</a></span>stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::stop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4f897507a9913c223e10c9d790c78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4f897507a9913c223e10c9d790c78e">&#9670;&nbsp;</a></span>update_sched_buffer_state() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::update_sched_buffer_state </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsrsenb_1_1sched__nr__cc__result__view.html">sched_nr_cc_result_view</a> &amp;&#160;</td>
          <td class="paramname"><em>cc_out</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d936e9db7f5ea413c3499743154fb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d936e9db7f5ea413c3499743154fb37">&#9670;&nbsp;</a></span>update_sched_buffer_state() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::update_sched_buffer_state </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae734deed83d9442272d12f9ba9a14d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae734deed83d9442272d12f9ba9a14d12">&#9670;&nbsp;</a></span>user_cfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void srsenb::sched_nr_base_test_bench::user_cfg </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>rnti</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classsrsenb_1_1sched__nr__interface.html#ae160ccdd61cc92f758e268e044a0d49a">sched_nr_interface::ue_cfg_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ue_cfg_</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a9bcab0807f0ed8d768733f5d31ebc4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcab0807f0ed8d768733f5d31ebc4c7">&#9670;&nbsp;</a></span>cc_results</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1cc__result__t.html">cc_result_t</a>&gt; srsenb::sched_nr_base_test_bench::cc_results</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afb01cd5f08b38bbf818139c9775a540e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb01cd5f08b38bbf818139c9775a540e">&#9670;&nbsp;</a></span>cc_workers</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::unique_ptr&lt;<a class="el" href="classsrsran_1_1task__worker.html">srsran::task_worker</a>&gt; &gt; srsenb::sched_nr_base_test_bench::cc_workers</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f148fa7b17c9ecb7e2afdc70ce8354a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f148fa7b17c9ecb7e2afdc70ce8354a">&#9670;&nbsp;</a></span>cell_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structsrsenb_1_1sched__nr__impl_1_1cell__config__manager.html">sched_nr_impl::cell_config_manager</a>&gt; srsenb::sched_nr_base_test_bench::cell_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af56c3584aace21b57dc20f0262edf34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56c3584aace21b57dc20f0262edf34f">&#9670;&nbsp;</a></span>current_slot_tx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacesrsenb.html#a07464eb1e1d608847949e9035c6362c5">slot_point</a> srsenb::sched_nr_base_test_bench::current_slot_tx</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acc2f4c3aaee8931f2e84d4db151c00b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2f4c3aaee8931f2e84d4db151c00b0">&#9670;&nbsp;</a></span>gnb_ue_db</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint16_t, <a class="el" href="structsrsenb_1_1sched__nr__base__test__bench_1_1gnb__ue__ctxt.html">gnb_ue_ctxt</a>&gt; srsenb::sched_nr_base_test_bench::gnb_ue_db</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c9d5cf9866056fa696795ea357422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c9d5cf9866056fa696795ea357422c">&#9670;&nbsp;</a></span>logger</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacesrslog.html#a89b5529471f90d5a87a25d5fb327f817">srslog::basic_logger</a>&amp; srsenb::sched_nr_base_test_bench::logger</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0871b3b410c392bf2cce4d31ac64dce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0871b3b410c392bf2cce4d31ac64dce7">&#9670;&nbsp;</a></span>mac_logger</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacesrslog.html#a89b5529471f90d5a87a25d5fb327f817">srslog::basic_logger</a>&amp; srsenb::sched_nr_base_test_bench::mac_logger</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad286e7bcadba40f7466c0739761945a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad286e7bcadba40f7466c0739761945a4">&#9670;&nbsp;</a></span>nof_cc_remaining</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::atomic&lt;uint32_t&gt; srsenb::sched_nr_base_test_bench::nof_cc_remaining {0}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a3dea46ad1afe007deda7836fb1221f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3dea46ad1afe007deda7836fb1221f">&#9670;&nbsp;</a></span>sched_ptr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classsrsenb_1_1sched__nr.html">sched_nr</a>&gt; srsenb::sched_nr_base_test_bench::sched_ptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae63f24fb92bfe56bfcd4cf754e8e8ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63f24fb92bfe56bfcd4cf754e8e8ca5">&#9670;&nbsp;</a></span>slot_ctxt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structsrsenb_1_1sim__nr__enb__ctxt__t.html">sim_nr_enb_ctxt_t</a> srsenb::sched_nr_base_test_bench::slot_ctxt</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a259185e8d221d542584e7c37242dd2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259185e8d221d542584e7c37242dd2d8">&#9670;&nbsp;</a></span>slot_sem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">sem_t srsenb::sched_nr_base_test_bench::slot_sem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af419fdd143f0183c8874c45a88e0071f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af419fdd143f0183c8874c45a88e0071f">&#9670;&nbsp;</a></span>slot_start_tp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::chrono::steady_clock::time_point srsenb::sched_nr_base_test_bench::slot_start_tp</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a810d28821c14efa23a9609cd6a4d1dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810d28821c14efa23a9609cd6a4d1dcc">&#9670;&nbsp;</a></span>stopped</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::atomic&lt;bool&gt; srsenb::sched_nr_base_test_bench::stopped {false}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3554900ab473ec4cc3ccb26f40a2fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3554900ab473ec4cc3ccb26f40a2fd7">&#9670;&nbsp;</a></span>test_delimiter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;srsran::test_delimit_logger&gt; srsenb::sched_nr_base_test_bench::test_delimiter</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7a44d4e1f41116aee9ab8ec97354e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a44d4e1f41116aee9ab8ec97354e5c">&#9670;&nbsp;</a></span>ue_db</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint16_t, <a class="el" href="classsrsenb_1_1sched__nr__ue__sim.html">sched_nr_ue_sim</a>&gt; srsenb::sched_nr_base_test_bench::ue_db</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>srsgnb/src/stack/mac/test/<a class="el" href="sched__nr__sim__ue_8h_source.html">sched_nr_sim_ue.h</a></li>
<li>srsgnb/src/stack/mac/test/<a class="el" href="sched__nr__sim__ue_8cc.html">sched_nr_sim_ue.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
