{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519832823920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519832823929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 23:47:03 2018 " "Processing started: Wed Feb 28 23:47:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519832823929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519832823929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off DDR2_control -c DDR2_control " "Command: quartus_eda --read_settings_files=on --write_settings_files=off DDR2_control -c DDR2_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519832823929 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ddr2_controller_phy.qip " "Tcl Script File ddr2_controller_phy.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ddr2_controller_phy.qip -qip ddr2_controller.qip " "set_global_assignment -name QIP_FILE ddr2_controller_phy.qip -qip ddr2_controller.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1519832824119 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1519832824119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1519832824594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_8_1200mv_85c_slow.vo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_8_1200mv_85c_slow.vo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832826618 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_8_1200mv_0c_slow.vo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_8_1200mv_0c_slow.vo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832827663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_min_1200mv_0c_fast.vo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_min_1200mv_0c_fast.vo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832828701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control.vo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control.vo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832829733 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "EDA Netlist Writer" 0 -1 1519832830523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_8_1200mv_85c_v_slow.sdo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_8_1200mv_85c_v_slow.sdo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832830524 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "EDA Netlist Writer" 0 -1 1519832831315 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_8_1200mv_0c_v_slow.sdo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_8_1200mv_0c_v_slow.sdo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832831315 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "EDA Netlist Writer" 0 -1 1519832832110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_min_1200mv_0c_v_fast.sdo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_min_1200mv_0c_v_fast.sdo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832832110 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "EDA Netlist Writer" 0 -1 1519832832914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDR2_control_v.sdo E:/Git_FPGA/DDR2/simulation/modelsim/ simulation " "Generated file DDR2_control_v.sdo in folder \"E:/Git_FPGA/DDR2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519832832914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 6 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519832833828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 23:47:13 2018 " "Processing ended: Wed Feb 28 23:47:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519832833828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519832833828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519832833828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519832833828 ""}
