
#include "CppUTest/TestHarness.h"

extern "C"
{
#include <stdio.h>
#include "preprocessor_assembler.h"
}

//
// The tests here are meant to test my preprocessor "assembler", which is a
// quick-and-dirty way of writing assembly language programs for the processor
// without having to write a separate assembler program. The drawback to this
// method is that, although it is quick, it lacks the ability to use labels,
// which means that writing big programs with subroutines and loops will be
// painful (since all of the offsets have to be computed manually). That's ok
// though, because I am only going to use it with short enough programs to
// verify that the processor is properly executing individual instructions and
// short sequences of instructions. In the mean time, I still need to make sure
// that the instructions are being encoded properly by the "assembler", else I
// will end up going on a wild goose chase when I see a bug that turns out to
// be an improperly encoded instruction.
//

TEST_GROUP(PREPROCESSOR_ASSEMBLER_TESTS)
{
    void setup(void)
    {
    }

    void teardown(void)
    {
    }
};

// LOAD instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_no_offset_correctly)
{
    CHECK( LOAD(R0, 0) == 0x2C000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_negative_one_offset_correctly)
{
    CHECK( LOAD(R0, -1) == 0x2C1FFFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_max_negative_offset_correctly)
{
    //the pc-relative offset is 21-bits, so the most negative offset is -2^20 or -1048576
    CHECK( LOAD(R0, -1048576) == 0x2C100000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoding_truncates_the_last_21_bits)
{
    //the pc-relative offset is 21-bits, so the most negative offset is -2^20 or -1048576 or 0xFFF00000
    CHECK( LOAD(R0, 0xFFD00000) == 0x2C100000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_positive_one_offset_correctly)
{
    CHECK( LOAD(R0, 1) == 0x2C000001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_max_positive_offset_correctly)
{
    //the pc-relative offset is 21-bits, so the most positive offset is 2^20-1 or 1048575
    CHECK( LOAD(R0, 1048575) == 0x2C0FFFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, load_instruction_encoded_destination_register_correctly)
{
    CHECK( LOAD(R31, 0) == 0x2FE00000 );
    CHECK( LOAD(R16, 0) == 0x2E000000 );
    CHECK( LOAD(R1, 0) == 0x2C200000 );
    CHECK( LOAD(R0, 0) == 0x2C000000 );
}

//LOADR instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_destination_register_correctly)
{
    CHECK( LOADR(R31, R0, 0) == 0x33E00000 );
    CHECK( LOADR(R16, R0, 0) == 0x32000000 );
    CHECK( LOADR(R1, R0, 0) == 0x30200000 );
    CHECK( LOADR(R0, R0, 0) == 0x30000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_base_register_correctly)
{
    CHECK( LOADR(R0, R31, 0) == 0x301F0000 );
    CHECK( LOADR(R0, R16, 0) == 0x30100000 );
    CHECK( LOADR(R0, R1, 0) == 0x30010000 );
    CHECK( LOADR(R0, R0, 0) == 0x30000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_zero_offset_correctly)
{
    CHECK( LOADR(R0, R0, 0) == 0x30000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_negative_one_offset_correctly)
{
    CHECK( LOADR(R0, R0, -1) == 0x3000FFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_max_negative_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is -32768
    CHECK( LOADR(R0, R0, -32768) == 0x30008000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_positive_one_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is -32768
    CHECK( LOADR(R0, R0, 1) == 0x30000001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loadr_instruction_encoded_max_positive_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is 32767
    CHECK( LOADR(R0, R0, 32767) == 0x30007FFF );
}

//LOADA instruction tests
//this instruction uses the same format as LOAD and therefore the same macro to
//encode it, so we'll just do some abbreviated testing
TEST(PREPROCESSOR_ASSEMBLER_TESTS, loada_instruction_encoded_offsets_correctly)
{
    //no offset
    CHECK( LOADA(R0, 0) == 0x34000000 );

    //offset = -1
    CHECK( LOADA(R0, -1) == 0x341FFFFF );

    //most negative offset
    CHECK( LOADA(R0, -1048576) == 0x34100000 );

    //offsets only use bottom 21 bits of constant
    CHECK( LOADA(R0, 0xFFD00000) == 0x34100000 );

    //offset = +1
    CHECK( LOADA(R0, 1) == 0x34000001 );

    //most positive offset
    CHECK( LOADA(R0, 1048575) == 0x340FFFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, loada_instruction_encoded_destination_register_correctly)
{
    CHECK( LOADA(R31, 0) == 0x37E00000 );
    CHECK( LOADA(R16, 0) == 0x36000000 );
    CHECK( LOADA(R1, 0) == 0x34200000 );
    CHECK( LOADA(R0, 0) == 0x34000000 );
}


// STORE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_no_offset_correctly)
{
    CHECK( STORE(R0, 0) == 0x38000000);
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_negative_one_offset_correctly)
{
    CHECK( STORE(R0, -1) == 0x381FFFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_max_negative_offset_correctly)
{
    //the pc-relative offset is 21-bits, so the most negative offset is -2^20 or -1048576
    CHECK( STORE(R0, -1048576) == 0x38100000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoding_truncates_the_last_21_bits)
{
    //the pc-relative offset is 21-bits, so the most negative offset is -2^20 or -1048576 or 0xFFF00000
    CHECK( STORE(R0, 0xFFD00000) == 0x38100000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_positive_one_offset_correctly)
{
    CHECK( STORE(R0, 1) == 0x38000001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_max_positive_offset_correctly)
{
    //the pc-relative offset is 21-bits, so the most positive offset is 2^20-1 or 1048575
    CHECK( STORE(R0, 1048575) == 0x380FFFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, store_instruction_encoded_destination_register_correctly)
{
    CHECK( STORE(R31, 0) == 0x3BE00000 );
    CHECK( STORE(R16, 0) == 0x3A000000 );
    CHECK( STORE(R1, 0) == 0x38200000 );
    CHECK( STORE(R0, 0) == 0x38000000 );
}

//STORER instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_destination_register_correctly)
{
    CHECK( STORER(R31, R0, 0) == 0x3FE00000 );
    CHECK( STORER(R16, R0, 0) == 0x3E000000 );
    CHECK( STORER(R1, R0, 0) == 0x3C200000 );
    CHECK( STORER(R0, R0, 0) == 0x3C000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_base_register_correctly)
{
    CHECK( STORER(R0, R31, 0) == 0x3C1F0000 );
    CHECK( STORER(R0, R16, 0) == 0x3C100000 );
    CHECK( STORER(R0, R1, 0) == 0x3C010000 );
    CHECK( STORER(R0, R0, 0) == 0x3C000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_zero_offset_correctly)
{
    CHECK( STORER(R0, R0, 0) == 0x3C000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_negative_one_offset_correctly)
{
    CHECK( STORER(R0, R0, -1) == 0x3C00FFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_max_negative_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is -32768
    CHECK( STORER(R0, R0, -32768) == 0x3C008000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_positive_one_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is -32768
    CHECK( STORER(R0, R0, 1) == 0x3C000001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, storer_instruction_encoded_max_positive_offset_correctly)
{
    //offset for base+offset instructions is 16 bits, so most negative value is 32767
    CHECK( STORER(R0, R0, 32767) == 0x3C007FFF );
}


//AND instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_instruction_encoded_destination_register_correctly)
{
    CHECK( AND(R0, R0, R0) == 0x00000000 );
    CHECK( AND(R1, R0, R0) == 0x00200000 );
    CHECK( AND(R16, R0, R0) == 0x02000000 );
    CHECK( AND(R31, R0, R0) == 0x03E00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_instruction_encoded_first_source_register_correctly)
{
    CHECK( AND(R0, R0, R0) == 0x00000000 );
    CHECK( AND(R0, R1, R0) == 0x00010000 );
    CHECK( AND(R0, R16, R0) == 0x00100000 );
    CHECK( AND(R0, R31, R0) == 0x001F0000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_instruction_encoded_second_source_register_correctly)
{
    CHECK( AND(R0, R0, R0) == 0x00000000 );
    CHECK( AND(R0, R0, R1) == 0x00000800 );
    CHECK( AND(R0, R0, R16) == 0x00008000 );
    CHECK( AND(R0, R0, R31) == 0x0000F800 );
}

//AND_IMMEDIATE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_immediate_instruction_encoded_destination_register_correctly)
{
    CHECK( AND_IMMEDIATE(R0, R0, 0) == 0x00000001 );
    CHECK( AND_IMMEDIATE(R1, R0, 0) == 0x00200001 );
    CHECK( AND_IMMEDIATE(R16, R0, 0) == 0x02000001 );
    CHECK( AND_IMMEDIATE(R31, R0, 0) == 0x03E00001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_immediate_instruction_encoded_first_source_register_correctly)
{
    CHECK( AND_IMMEDIATE(R0, R0, 0) == 0x00000001 );
    CHECK( AND_IMMEDIATE(R0, R1, 0) == 0x00010001 );
    CHECK( AND_IMMEDIATE(R0, R16, 0) == 0x00100001 );
    CHECK( AND_IMMEDIATE(R0, R31, 0) == 0x001F0001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, and_immediate_instruction_encoded_immediate_value_correctly)
{
    //immediate 0 value
    CHECK( AND_IMMEDIATE(R0, R0, 0) == 0x00000001 );
    //immediate -1 value
    CHECK( AND_IMMEDIATE(R0, R0, -1) == 0x0000FFFF );
    //immediate most negative
    CHECK( AND_IMMEDIATE(R0, R0, -16384) == 0x00008001 );
    //immediate most positive
    CHECK( AND_IMMEDIATE(R0, R0, 16383) == 0x00007FFF );
    //only use 15 bit immediate value
    CHECK( AND_IMMEDIATE(R0, R0, 0x0FFF4000) == 0x00008001 );
}

//OR instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_instruction_encoded_destination_register_correctly)
{
    CHECK( OR(R0, R0, R0) == 0x04000000 );
    CHECK( OR(R1, R0, R0) == 0x04200000 );
    CHECK( OR(R16, R0, R0) == 0x06000000 );
    CHECK( OR(R31, R0, R0) == 0x07E00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_instruction_encoded_first_source_register_correctly)
{
    CHECK( OR(R0, R0, R0) == 0x04000000 );
    CHECK( OR(R0, R1, R0) == 0x04010000 );
    CHECK( OR(R0, R16, R0) == 0x04100000 );
    CHECK( OR(R0, R31, R0) == 0x041F0000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_instruction_encoded_second_source_register_correctly)
{
    CHECK( OR(R0, R0, R0) == 0x04000000 );
    CHECK( OR(R0, R0, R1) == 0x04000800 );
    CHECK( OR(R0, R0, R16) == 0x04008000 );
    CHECK( OR(R0, R0, R31) == 0x0400F800 );
}

//OR_IMMEDIATE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_immediate_instruction_encoded_destination_register_correctly)
{
    CHECK( OR_IMMEDIATE(R0, R0, 0) == 0x04000001 );
    CHECK( OR_IMMEDIATE(R1, R0, 0) == 0x04200001 );
    CHECK( OR_IMMEDIATE(R16, R0, 0) == 0x06000001 );
    CHECK( OR_IMMEDIATE(R31, R0, 0) == 0x07E00001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_immediate_instruction_encoded_first_source_register_correctly)
{
    CHECK( OR_IMMEDIATE(R0, R0, 0) == 0x04000001 );
    CHECK( OR_IMMEDIATE(R0, R1, 0) == 0x04010001 );
    CHECK( OR_IMMEDIATE(R0, R16, 0) == 0x04100001 );
    CHECK( OR_IMMEDIATE(R0, R31, 0) == 0x041F0001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, or_immediate_instruction_encoded_immediate_value_correctly)
{
    //immediate 0 value
    CHECK( OR_IMMEDIATE(R0, R0, 0) == 0x04000001 );
    //immediate -1 value
    CHECK( OR_IMMEDIATE(R0, R0, -1) == 0x0400FFFF );
    //immediate most negative
    CHECK( OR_IMMEDIATE(R0, R0, -16384) == 0x04008001 );
    //immediate most positive
    CHECK( OR_IMMEDIATE(R0, R0, 16383) == 0x04007FFF );
    //only use 15 bit immediate value
    CHECK( OR_IMMEDIATE(R0, R0, 0x0FFF4000) == 0x04008001 );
}

//NOT instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, not_instruction_encoded_destination_register_correctly)
{
    CHECK( NOT(R0, R0) == 0x08000000 );
    CHECK( NOT(R1, R0) == 0x08200000 );
    CHECK( NOT(R16, R0) == 0x0A000000 );
    CHECK( NOT(R31, R0) == 0x0BE00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, not_instruction_encoded_source_register_correctly)
{
    CHECK( NOT(R0, R0) == 0x08000000 );
    CHECK( NOT(R0, R1) == 0x08010000 );
    CHECK( NOT(R0, R16) == 0x08100000 );
    CHECK( NOT(R0, R31) == 0x081F0000 );
}


//XOR instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_instruction_encoded_destination_register_correctly)
{
    CHECK( XOR(R0, R0, R0) == 0x0C000000 );
    CHECK( XOR(R1, R0, R0) == 0x0C200000 );
    CHECK( XOR(R16, R0, R0) == 0x0E000000 );
    CHECK( XOR(R31, R0, R0) == 0x0FE00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_instruction_encoded_first_source_register_correctly)
{
    CHECK( XOR(R0, R0, R0) == 0x0C000000 );
    CHECK( XOR(R0, R1, R0) == 0x0C010000 );
    CHECK( XOR(R0, R16, R0) == 0x0C100000 );
    CHECK( XOR(R0, R31, R0) == 0x0C1F0000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_instruction_encoded_second_source_register_correctly)
{
    CHECK( XOR(R0, R0, R0) == 0x0C000000 );
    CHECK( XOR(R0, R0, R1) == 0x0C000800 );
    CHECK( XOR(R0, R0, R16) == 0x0C008000 );
    CHECK( XOR(R0, R0, R31) == 0x0C00F800 );
}

//XOR_IMMEDIATE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_immediate_instruction_encoded_destination_register_correctly)
{
    CHECK( XOR_IMMEDIATE(R0, R0, 0) == 0x0C000001 );
    CHECK( XOR_IMMEDIATE(R1, R0, 0) == 0x0C200001 );
    CHECK( XOR_IMMEDIATE(R16, R0, 0) == 0x0E000001 );
    CHECK( XOR_IMMEDIATE(R31, R0, 0) == 0x0FE00001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_immediate_instruction_encoded_first_source_register_correctly)
{
    CHECK( XOR_IMMEDIATE(R0, R0, 0) == 0x0C000001 );
    CHECK( XOR_IMMEDIATE(R0, R1, 0) == 0x0C010001 );
    CHECK( XOR_IMMEDIATE(R0, R16, 0) == 0x0C100001 );
    CHECK( XOR_IMMEDIATE(R0, R31, 0) == 0x0C1F0001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, xor_immediate_instruction_encoded_immediate_value_correctly)
{
    //immediate 0 value
    CHECK( XOR_IMMEDIATE(R0, R0, 0) == 0x0C000001 );
    //immediate -1 value
    CHECK( XOR_IMMEDIATE(R0, R0, -1) == 0x0C00FFFF );
    //immediate most negative
    CHECK( XOR_IMMEDIATE(R0, R0, -16384) == 0x0C008001 );
    //immediate most positive
    CHECK( XOR_IMMEDIATE(R0, R0, 16383) == 0x0C007FFF );
    //only use 15 bit immediate value
    CHECK( XOR_IMMEDIATE(R0, R0, 0x0FFF4000) == 0x0C008001 );
}

//ADD instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_instruction_encoded_destination_register_correctly)
{
    CHECK( ADD(R0, R0, R0) == 0x10000000 );
    CHECK( ADD(R1, R0, R0) == 0x10200000 );
    CHECK( ADD(R16, R0, R0) == 0x12000000 );
    CHECK( ADD(R31, R0, R0) == 0x13E00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_instruction_encoded_first_source_register_correctly)
{
    CHECK( ADD(R0, R0, R0) == 0x10000000 );
    CHECK( ADD(R0, R1, R0) == 0x10010000 );
    CHECK( ADD(R0, R16, R0) == 0x10100000 );
    CHECK( ADD(R0, R31, R0) == 0x101F0000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_instruction_encoded_second_source_register_correctly)
{
    CHECK( ADD(R0, R0, R0) == 0x10000000 );
    CHECK( ADD(R0, R0, R1) == 0x10000800 );
    CHECK( ADD(R0, R0, R16) == 0x10008000 );
    CHECK( ADD(R0, R0, R31) == 0x1000F800 );
}

//ADD_IMMEDIATE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_immediate_instruction_encoded_destination_register_correctly)
{
    CHECK( ADD_IMMEDIATE(R0, R0, 0) == 0x10000001 );
    CHECK( ADD_IMMEDIATE(R1, R0, 0) == 0x10200001 );
    CHECK( ADD_IMMEDIATE(R16, R0, 0) == 0x12000001 );
    CHECK( ADD_IMMEDIATE(R31, R0, 0) == 0x13E00001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_immediate_instruction_encoded_first_source_register_correctly)
{
    CHECK( ADD_IMMEDIATE(R0, R0, 0) == 0x10000001 );
    CHECK( ADD_IMMEDIATE(R0, R1, 0) == 0x10010001 );
    CHECK( ADD_IMMEDIATE(R0, R16, 0) == 0x10100001 );
    CHECK( ADD_IMMEDIATE(R0, R31, 0) == 0x101F0001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, add_immediate_instruction_encoded_immediate_value_correctly)
{
    //immediate 0 value
    CHECK( ADD_IMMEDIATE(R0, R0, 0) == 0x10000001 );
    //immediate -1 value
    CHECK( ADD_IMMEDIATE(R0, R0, -1) == 0x1000FFFF );
    //immediate most negative
    CHECK( ADD_IMMEDIATE(R0, R0, -16384) == 0x10008001 );
    //immediate most positive
    CHECK( ADD_IMMEDIATE(R0, R0, 16383) == 0x10007FFF );
    //only use 15 bit immediate value
    CHECK( ADD_IMMEDIATE(R0, R0, 0x0FFF4000) == 0x10008001 );
}

//SUB instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_instruction_encoded_destination_register_correctly)
{
    CHECK( SUB(R0, R0, R0) == 0x14000000 );
    CHECK( SUB(R1, R0, R0) == 0x14200000 );
    CHECK( SUB(R16, R0, R0) == 0x16000000 );
    CHECK( SUB(R31, R0, R0) == 0x17E00000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_instruction_encoded_first_source_register_correctly)
{
    CHECK( SUB(R0, R0, R0) == 0x14000000 );
    CHECK( SUB(R0, R1, R0) == 0x14010000 );
    CHECK( SUB(R0, R16, R0) == 0x14100000 );
    CHECK( SUB(R0, R31, R0) == 0x141F0000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_instruction_encoded_second_source_register_correctly)
{
    CHECK( SUB(R0, R0, R0) == 0x14000000 );
    CHECK( SUB(R0, R0, R1) == 0x14000800 );
    CHECK( SUB(R0, R0, R16) == 0x14008000 );
    CHECK( SUB(R0, R0, R31) == 0x1400F800 );
}

//SUB_IMMEDIATE instruction tests

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_immediate_instruction_encoded_destination_register_correctly)
{
    CHECK( SUB_IMMEDIATE(R0, R0, 0) == 0x14000001 );
    CHECK( SUB_IMMEDIATE(R1, R0, 0) == 0x14200001 );
    CHECK( SUB_IMMEDIATE(R16, R0, 0) == 0x16000001 );
    CHECK( SUB_IMMEDIATE(R31, R0, 0) == 0x17E00001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_immediate_instruction_encoded_first_source_register_correctly)
{
    CHECK( SUB_IMMEDIATE(R0, R0, 0) == 0x14000001 );
    CHECK( SUB_IMMEDIATE(R0, R1, 0) == 0x14010001 );
    CHECK( SUB_IMMEDIATE(R0, R16, 0) == 0x14100001 );
    CHECK( SUB_IMMEDIATE(R0, R31, 0) == 0x141F0001 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, sub_immediate_instruction_encoded_immediate_value_correctly)
{
    //immediate 0 value
    CHECK( SUB_IMMEDIATE(R0, R0, 0) == 0x14000001 );
    //immediate -1 value
    CHECK( SUB_IMMEDIATE(R0, R0, -1) == 0x1400FFFF );
    //immediate most negative
    CHECK( SUB_IMMEDIATE(R0, R0, -16384) == 0x14008001 );
    //immediate most positive
    CHECK( SUB_IMMEDIATE(R0, R0, 16383) == 0x14007FFF );
    //only use 15 bit immediate value
    CHECK( SUB_IMMEDIATE(R0, R0, 0x0FFF4000) == 0x14008001 );
}

//JUMP instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, jump_pc_relative_encodes_offsets_correctly)
{
    //zero offset
    CHECK( JUMP(0x00) == 0x40000000 );

    //-1 offset
    CHECK( JUMP(-1) == 0x43FFFFFF );

    //most negative offset (-2^25 == -33554432)
    CHECK( JUMP(-33554432) == 0x42000000 );

    //highest positive offset (2^25 - 1 == 33554431)
    CHECK( JUMP(33554431) == 0x41FFFFFF );

    //offset limited to lower 26-bits of argument
    CHECK( JUMP(0x72000000) == 0x42000000 );
}

//JUMPR instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, jump_base_plus_offset_encodes_offsets_correctly)
{
    //zero offset
    CHECK( JUMPR(R0, 0x00) == 0x50000000 );

    //-1 offset
    CHECK( JUMPR(R0, -1) == 0x5000FFFF );

    //most negative offset (-2^15 == âˆ’32768)
    CHECK( JUMPR(R0, -32768) == 0x50008000 );

    //highest positive offset (2^15 - 1 == 32767)
    CHECK( JUMPR(R0, 32767) == 0x50007FFF );

    //offset limited to lower 16-bits of argument
    CHECK( JUMPR(R0, 0x7FFFFFFF) == 0x5000FFFF );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, jump_base_plus_offset_encodes_registers_properly)
{
    CHECK( JUMPR(R2, 0x00) == 0x50020000 );
    CHECK( JUMPR(R13, 0x00) == 0x500D0000 );
    CHECK( JUMPR(R19, 0x00) == 0x50130000 );
    CHECK( JUMPR(R29, 0x00) == 0x501D0000 );
    CHECK( JUMPR(R31, 0x00) == 0x501F0000 );
}

//BRANCH instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, branch_pc_relative_encodes_condition_codes_correctly)
{
    CHECK( BRNZP(0x00) == 0x47800000 );
    CHECK( BRNZ(0x00) == 0x47000000 );
    CHECK( BRNP(0x00) == 0x46800000 );
    CHECK( BRN(0x00) == 0x46000000 );
    CHECK( BRZP(0x00) == 0x45800000 );
    CHECK( BRZ(0x00) == 0x45000000 );
    CHECK( BRP(0x00) == 0x44800000 );
    CHECK( BNV(0x00) == 0x44000000 );
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, branch_pc_relative_encodes_offsets_correctly)
{
    //zero offset
    CHECK( BRA(0x00) == 0x47800000 );

    //-1 offset
    CHECK( BRA(-1) ==  0x47FFFFFF );

    //most negative offset (-2^22 == -4194304)
    CHECK( BRA(-4194304) == 0x47C00000 );

    //highest positive offset (2^22 - 1 == 4194303)
    CHECK( BRA(4194303) == 0x47BFFFFF );

    //offset limited to lower 23-bits of argument
    CHECK( BRA(0x7F800000) == 0x47800000 );
}

//CALL instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, call_instruction_encodes_offsets_properly)
{
    //offset -1
    LONGS_EQUAL(0x4BFFFFFF, CALL(-1));
    //offset 0
    LONGS_EQUAL(0x48000000, CALL(0));
    //offset 1
    LONGS_EQUAL(0x48000001, CALL(1));
    //largest negative offset -2^25
    LONGS_EQUAL(0x4A000000, CALL(-33554432));
    //largest positive offset 2^25 - 1
    LONGS_EQUAL(0x49FFFFFF , CALL(33554431));
    //offset limited to the bottom 26-bits of argument to instruction
    LONGS_EQUAL(0x4BFFFFFF, CALL(0x7FFFFFFF));
}

//CALLR instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, callr_instruction_encodes_base_register_properly)
{
    LONGS_EQUAL(0x4C000000, CALLR(R0, 0));
    LONGS_EQUAL(0x4C020000, CALLR(R2, 0));
    LONGS_EQUAL(0x4C050000, CALLR(R5, 0));
    LONGS_EQUAL(0x4C0B0000, CALLR(R11, 0));
    LONGS_EQUAL(0x4C130000, CALLR(R19, 0));
    LONGS_EQUAL(0x4C170000, CALLR(R23, 0));
    LONGS_EQUAL(0x4C1D0000, CALLR(R29, 0));
    LONGS_EQUAL(0x4C1F0000, CALLR(R31, 0));
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, callr_instruction_encodes_offset_properly)
{
    //offset -1
    LONGS_EQUAL(0x4C00FFFF, CALLR(R0, -1));
    //offset 0
    LONGS_EQUAL(0x4C000000, CALLR(R0, 0));
    //offset 1
    LONGS_EQUAL(0x4C000001, CALLR(R0, 1));
    //largest negative offset -2^15
    LONGS_EQUAL(0x4C008000, CALLR(R0, -32768));
    //largest positive offset 2^15 - 1
    LONGS_EQUAL(0x4C007FFF , CALLR(R0, 32767));
    //offset limited to the bottom 16-bits of argument to instruction
    LONGS_EQUAL(0x4C00FFFF, CALLR(R0, 0x7FFFFFFF));
}

//RETURN instruction test
TEST(PREPROCESSOR_ASSEMBLER_TESTS, return_instruction_encoded_correctly)
{
    LONGS_EQUAL(0x501E0000, RETURN);
}

//TRAP instruction Tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, trap_instruction_properly_encodes_trap_vector_register)
{
    CHECK( TRAP(R0) == 0x54000000 );
    CHECK( TRAP(R2) == 0x54400000 );
    CHECK( TRAP(R7) == 0x54E00000 );
    CHECK( TRAP(R17) == 0x56200000 );
    CHECK( TRAP(R29) == 0x57A00000 );
    CHECK( TRAP(R31) == 0x57E00000 );
}

//RETURNI instruction Test
TEST(PREPROCESSOR_ASSEMBLER_TESTS, returni_instruction_encoded_correctly)
{
    CHECK( RETURNI == 0x58000000 );
}

//SHIFTL instruction tests
TEST(PREPROCESSOR_ASSEMBLER_TESTS, shiftl_encodes_destination_properly)
{
    LONGS_EQUAL(0x24000000, SHIFTL(R0, R0, R0));
    LONGS_EQUAL(0x24200000, SHIFTL(R1, R0, R0));
    LONGS_EQUAL(0x24400000, SHIFTL(R2, R0, R0));
    LONGS_EQUAL(0x24A00000, SHIFTL(R5, R0, R0));
    LONGS_EQUAL(0x26200000, SHIFTL(R17, R0, R0));
    LONGS_EQUAL(0x26E00000, SHIFTL(R23, R0, R0));
    LONGS_EQUAL(0x27E00000, SHIFTL(R31, R0, R0));
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, shiftl_encodes_source1_register_properly)
{
    LONGS_EQUAL(0x24000000, SHIFTL(R0, R0, R0));
    LONGS_EQUAL(0x24010000, SHIFTL(R0, R1, R0));
    LONGS_EQUAL(0x24020000, SHIFTL(R0, R2, R0));
    LONGS_EQUAL(0x24050000, SHIFTL(R0, R5, R0));
    LONGS_EQUAL(0x24110000, SHIFTL(R0, R17, R0));
    LONGS_EQUAL(0x24170000, SHIFTL(R0, R23, R0));
    LONGS_EQUAL(0x241F0000, SHIFTL(R0, R31, R0));
}

TEST(PREPROCESSOR_ASSEMBLER_TESTS, shiftl_encodes_source2_register_properly)
{
    LONGS_EQUAL(0x24000000, SHIFTL(R0, R0, R0));
    LONGS_EQUAL(0x24000800, SHIFTL(R0, R0, R1));
    LONGS_EQUAL(0x24001000, SHIFTL(R0, R0, R2));
    LONGS_EQUAL(0x24002800, SHIFTL(R0, R0, R5));
    LONGS_EQUAL(0x24008800, SHIFTL(R0, R0, R17));
    LONGS_EQUAL(0x2400B800, SHIFTL(R0, R0, R23));
    LONGS_EQUAL(0x2400F800, SHIFTL(R0, R0, R31));
}
