# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sources_1/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" --include "../../../tb_3.srcs/sim_1/new"
verilog xil_defaultlib  "../../../tb_3.srcs/sim_1/new/tb.v" --include "../../../tb_3.srcs/sim_1/new"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
