vhdl xil_defaultlib  \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_microblaze_0_0/sim/DMA_FIFO_microblaze_0_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_dlmb_v10_0/sim/DMA_FIFO_dlmb_v10_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_ilmb_v10_0/sim/DMA_FIFO_ilmb_v10_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_dlmb_bram_if_cntlr_0/sim/DMA_FIFO_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_ilmb_bram_if_cntlr_0/sim/DMA_FIFO_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_microblaze_0_axi_intc_0/sim/DMA_FIFO_microblaze_0_axi_intc_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_mdm_1_0/sim/DMA_FIFO_mdm_1_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_rst_mig_7series_0_100M_0/sim/DMA_FIFO_rst_mig_7series_0_100M_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_axi_smc_0/bd_0/ip/ip_1/sim/bd_c263_psr0_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_axi_smc_0/bd_0/ip/ip_2/sim/bd_c263_psr_aclk_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_axi_smc_0/bd_0/ip/ip_3/sim/bd_c263_psr_aclk1_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_rst_mig_7series_0_200M_0/sim/DMA_FIFO_rst_mig_7series_0_200M_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_axi_uartlite_0_0/sim/DMA_FIFO_axi_uartlite_0_0.vhd" \
"../../../bd/DMA_FIFO/ip/DMA_FIFO_axi_dma_0_0/sim/DMA_FIFO_axi_dma_0_0.vhd" \

nosort
