// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="crc24a_crc24a,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.444000,HLS_SYN_LAT=17,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=88,HLS_SYN_LUT=881,HLS_VERSION=2022_2_2}" *)

module crc24a (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [7:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [0:0] crc_V_fu_234_p1;
reg   [0:0] crc_V_reg_711;
reg   [0:0] crc_V_91_reg_717;
reg   [0:0] crc_V_92_reg_723;
reg   [0:0] crc_V_93_reg_729;
reg   [0:0] crc_V_94_reg_735;
reg   [0:0] crc_V_95_reg_741;
reg   [0:0] crc_V_96_reg_747;
reg   [0:0] crc_V_97_reg_753;
wire   [0:0] last_fu_294_p1;
reg   [0:0] last_reg_759;
wire   [7:0] p_Result_s_fu_363_p9;
wire   [7:0] p_Result_1_fu_408_p9;
wire   [7:0] p_Result_2_fu_453_p9;
wire   [7:0] p_Result_3_fu_498_p9;
wire    grp_crc24a_Pipeline_loop2_fu_189_ap_start;
wire    grp_crc24a_Pipeline_loop2_fu_189_ap_done;
wire    grp_crc24a_Pipeline_loop2_fu_189_ap_idle;
wire    grp_crc24a_Pipeline_loop2_fu_189_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_loop2_fu_189_crc_V_out;
wire    grp_crc24a_Pipeline_loop2_fu_189_crc_V_out_ap_vld;
reg    grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [0:0] crc_V_31_loc_fu_172;
reg   [0:0] crc_V_98_loc_fu_168;
reg   [0:0] crc_V_97_loc_fu_164;
reg   [0:0] crc_V_28_loc_fu_160;
reg   [0:0] crc_V_96_loc_fu_156;
reg   [0:0] crc_V_95_loc_fu_152;
reg   [0:0] crc_V_94_loc_fu_148;
reg   [0:0] crc_V_93_loc_fu_144;
reg   [0:0] crc_V_92_loc_fu_140;
reg   [0:0] crc_V_22_loc_fu_136;
reg   [0:0] crc_V_21_loc_fu_132;
reg   [0:0] crc_V_91_loc_fu_128;
reg   [0:0] crc_V_90_loc_fu_124;
reg   [0:0] crc_V_18_loc_fu_120;
reg   [0:0] crc_V_17_loc_fu_116;
reg   [0:0] crc_V_89_loc_fu_112;
reg   [0:0] crc_V_15_loc_fu_108;
reg   [0:0] crc_V_14_loc_fu_104;
reg   [0:0] crc_V_88_loc_fu_100;
reg   [0:0] crc_V_87_loc_fu_96;
reg   [0:0] crc_V_11_loc_fu_92;
reg   [0:0] crc_V_10_loc_fu_88;
reg   [0:0] crc_V_9_loc_fu_84;
reg   [0:0] crc_V_8_loc_fu_80;
reg   [0:0] crc_V_86_loc_fu_76;
reg   [0:0] crc_V_6_loc_fu_72;
reg   [0:0] crc_V_5_loc_fu_68;
reg   [0:0] crc_V_4_loc_fu_64;
reg   [0:0] crc_V_3_loc_fu_60;
reg   [0:0] crc_V_2_loc_fu_56;
reg   [0:0] crc_V_1_loc_fu_52;
reg   [0:0] crc_V_loc_fu_48;
reg    ap_block_state1;
wire   [0:0] ret_V_12_fu_358_p2;
wire   [0:0] ret_V_11_fu_353_p2;
wire   [0:0] ret_V_10_fu_348_p2;
wire   [0:0] ret_V_9_fu_343_p2;
wire   [0:0] ret_V_8_fu_338_p2;
wire   [0:0] ret_V_7_fu_333_p2;
wire   [0:0] ret_V_6_fu_328_p2;
wire   [0:0] ret_V_fu_323_p2;
wire    regslice_both_output_r_U_apdone_blk;
reg    ap_block_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    regslice_both_input_r_U_apdone_blk;
wire   [7:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_U_ack_in;
reg   [7:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg = 1'b0;
end

crc24a_crc24a_Pipeline_loop2 grp_crc24a_Pipeline_loop2_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_loop2_fu_189_ap_start),
    .ap_done(grp_crc24a_Pipeline_loop2_fu_189_ap_done),
    .ap_idle(grp_crc24a_Pipeline_loop2_fu_189_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_loop2_fu_189_ap_ready),
    .crc_V_85(crc_V_97_reg_753),
    .crc_V_84(crc_V_96_reg_747),
    .crc_V_83(crc_V_95_reg_741),
    .crc_V_82(crc_V_94_reg_735),
    .crc_V_81(crc_V_93_reg_729),
    .crc_V_80(crc_V_92_reg_723),
    .crc_V_79(crc_V_91_reg_717),
    .crc_V_78(crc_V_reg_711),
    .last(last_reg_759),
    .crc_V_31_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out),
    .crc_V_31_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out_ap_vld),
    .crc_V_98_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out),
    .crc_V_98_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out_ap_vld),
    .crc_V_97_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out),
    .crc_V_97_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out_ap_vld),
    .crc_V_28_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out),
    .crc_V_28_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out_ap_vld),
    .crc_V_96_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out),
    .crc_V_96_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out_ap_vld),
    .crc_V_95_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out),
    .crc_V_95_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out_ap_vld),
    .crc_V_94_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out),
    .crc_V_94_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out_ap_vld),
    .crc_V_93_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out),
    .crc_V_93_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out_ap_vld),
    .crc_V_92_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out),
    .crc_V_92_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out_ap_vld),
    .crc_V_22_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out),
    .crc_V_22_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out_ap_vld),
    .crc_V_21_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out),
    .crc_V_21_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out_ap_vld),
    .crc_V_91_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out),
    .crc_V_91_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out_ap_vld),
    .crc_V_90_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out),
    .crc_V_90_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out_ap_vld),
    .crc_V_18_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out),
    .crc_V_18_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out_ap_vld),
    .crc_V_17_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out),
    .crc_V_17_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out_ap_vld),
    .crc_V_89_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out),
    .crc_V_89_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out_ap_vld),
    .crc_V_15_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out),
    .crc_V_15_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out_ap_vld),
    .crc_V_14_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out),
    .crc_V_14_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out_ap_vld),
    .crc_V_88_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out),
    .crc_V_88_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out_ap_vld),
    .crc_V_87_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out),
    .crc_V_87_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out_ap_vld),
    .crc_V_11_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out),
    .crc_V_11_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out_ap_vld),
    .crc_V_10_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out),
    .crc_V_10_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out_ap_vld),
    .crc_V_9_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out),
    .crc_V_9_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out_ap_vld),
    .crc_V_8_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out),
    .crc_V_8_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out_ap_vld),
    .crc_V_86_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out),
    .crc_V_86_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out_ap_vld),
    .crc_V_6_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out),
    .crc_V_6_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out_ap_vld),
    .crc_V_5_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out),
    .crc_V_5_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out_ap_vld),
    .crc_V_4_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out),
    .crc_V_4_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out_ap_vld),
    .crc_V_3_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out),
    .crc_V_3_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out_ap_vld),
    .crc_V_2_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out),
    .crc_V_2_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out_ap_vld),
    .crc_V_1_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out),
    .crc_V_1_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out_ap_vld),
    .crc_V_out(grp_crc24a_Pipeline_loop2_fu_189_crc_V_out),
    .crc_V_out_ap_vld(grp_crc24a_Pipeline_loop2_fu_189_crc_V_out_ap_vld)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_input_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_U_apdone_blk)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_output_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_loop2_fu_189_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out_ap_vld == 1'b1))) begin
        crc_V_10_loc_fu_88 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out_ap_vld == 1'b1))) begin
        crc_V_11_loc_fu_92 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out_ap_vld == 1'b1))) begin
        crc_V_14_loc_fu_104 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_14_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out_ap_vld == 1'b1))) begin
        crc_V_15_loc_fu_108 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_15_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out_ap_vld == 1'b1))) begin
        crc_V_17_loc_fu_116 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_17_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out_ap_vld == 1'b1))) begin
        crc_V_18_loc_fu_120 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_18_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out_ap_vld == 1'b1))) begin
        crc_V_1_loc_fu_52 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out_ap_vld == 1'b1))) begin
        crc_V_21_loc_fu_132 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_21_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out_ap_vld == 1'b1))) begin
        crc_V_22_loc_fu_136 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_22_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out_ap_vld == 1'b1))) begin
        crc_V_28_loc_fu_160 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_28_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out_ap_vld == 1'b1))) begin
        crc_V_2_loc_fu_56 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out_ap_vld == 1'b1))) begin
        crc_V_31_loc_fu_172 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_31_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out_ap_vld == 1'b1))) begin
        crc_V_3_loc_fu_60 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out_ap_vld == 1'b1))) begin
        crc_V_4_loc_fu_64 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out_ap_vld == 1'b1))) begin
        crc_V_5_loc_fu_68 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out_ap_vld == 1'b1))) begin
        crc_V_6_loc_fu_72 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out_ap_vld == 1'b1))) begin
        crc_V_86_loc_fu_76 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_86_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out_ap_vld == 1'b1))) begin
        crc_V_87_loc_fu_96 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_87_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out_ap_vld == 1'b1))) begin
        crc_V_88_loc_fu_100 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_88_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out_ap_vld == 1'b1))) begin
        crc_V_89_loc_fu_112 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_89_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out_ap_vld == 1'b1))) begin
        crc_V_8_loc_fu_80 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out_ap_vld == 1'b1))) begin
        crc_V_90_loc_fu_124 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_90_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out_ap_vld == 1'b1))) begin
        crc_V_91_loc_fu_128 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_91_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        crc_V_91_reg_717 <= input_r_TDATA_int_regslice[32'd1];
        crc_V_92_reg_723 <= input_r_TDATA_int_regslice[32'd2];
        crc_V_93_reg_729 <= input_r_TDATA_int_regslice[32'd3];
        crc_V_94_reg_735 <= input_r_TDATA_int_regslice[32'd4];
        crc_V_95_reg_741 <= input_r_TDATA_int_regslice[32'd5];
        crc_V_96_reg_747 <= input_r_TDATA_int_regslice[32'd6];
        crc_V_97_reg_753 <= input_r_TDATA_int_regslice[32'd7];
        crc_V_reg_711 <= crc_V_fu_234_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out_ap_vld == 1'b1))) begin
        crc_V_92_loc_fu_140 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_92_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out_ap_vld == 1'b1))) begin
        crc_V_93_loc_fu_144 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_93_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out_ap_vld == 1'b1))) begin
        crc_V_94_loc_fu_148 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_94_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out_ap_vld == 1'b1))) begin
        crc_V_95_loc_fu_152 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_95_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out_ap_vld == 1'b1))) begin
        crc_V_96_loc_fu_156 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_96_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out_ap_vld == 1'b1))) begin
        crc_V_97_loc_fu_164 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_97_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out_ap_vld == 1'b1))) begin
        crc_V_98_loc_fu_168 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_98_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out_ap_vld == 1'b1))) begin
        crc_V_9_loc_fu_84 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_crc_V_out_ap_vld == 1'b1))) begin
        crc_V_loc_fu_48 <= grp_crc24a_Pipeline_loop2_fu_189_crc_V_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        last_reg_759 <= last_fu_294_p1;
    end
end

always @ (*) begin
    if (((input_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crc24a_Pipeline_loop2_fu_189_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~((input_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            output_r_TDATA_int_regslice = p_Result_3_fu_498_p9;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            output_r_TDATA_int_regslice = p_Result_2_fu_453_p9;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            output_r_TDATA_int_regslice = p_Result_1_fu_408_p9;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            output_r_TDATA_int_regslice = p_Result_s_fu_363_p9;
        end else begin
            output_r_TDATA_int_regslice = 'bx;
        end
    end else begin
        output_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((input_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((input_r_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_crc24a_Pipeline_loop2_fu_189_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((input_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((output_r_TREADY_int_regslice == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign crc_V_fu_234_p1 = input_r_TDATA_int_regslice[0:0];

assign grp_crc24a_Pipeline_loop2_fu_189_ap_start = grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg;

assign input_r_TREADY = regslice_both_input_r_U_ack_in;

assign last_fu_294_p1 = input_r_TDATA_int_regslice[0:0];

assign output_r_TVALID = regslice_both_output_r_U_vld_out;

assign p_Result_1_fu_408_p9 = {{{{{{{{crc_V_15_loc_fu_108}, {crc_V_14_loc_fu_104}}, {crc_V_88_loc_fu_100}}, {crc_V_87_loc_fu_96}}, {crc_V_11_loc_fu_92}}, {crc_V_10_loc_fu_88}}, {crc_V_9_loc_fu_84}}, {crc_V_8_loc_fu_80}};

assign p_Result_2_fu_453_p9 = {{{{{{{{crc_V_92_loc_fu_140}, {crc_V_22_loc_fu_136}}, {crc_V_21_loc_fu_132}}, {crc_V_91_loc_fu_128}}, {crc_V_90_loc_fu_124}}, {crc_V_18_loc_fu_120}}, {crc_V_17_loc_fu_116}}, {crc_V_89_loc_fu_112}};

assign p_Result_3_fu_498_p9 = {{{{{{{{crc_V_31_loc_fu_172}, {crc_V_98_loc_fu_168}}, {crc_V_97_loc_fu_164}}, {crc_V_28_loc_fu_160}}, {crc_V_96_loc_fu_156}}, {crc_V_95_loc_fu_152}}, {crc_V_94_loc_fu_148}}, {crc_V_93_loc_fu_144}};

assign p_Result_s_fu_363_p9 = {{{{{{{{ret_V_12_fu_358_p2}, {ret_V_11_fu_353_p2}}, {ret_V_10_fu_348_p2}}, {ret_V_9_fu_343_p2}}, {ret_V_8_fu_338_p2}}, {ret_V_7_fu_333_p2}}, {ret_V_6_fu_328_p2}}, {ret_V_fu_323_p2}};

assign ret_V_10_fu_348_p2 = (crc_V_95_reg_741 ^ crc_V_5_loc_fu_68);

assign ret_V_11_fu_353_p2 = (crc_V_96_reg_747 ^ crc_V_6_loc_fu_72);

assign ret_V_12_fu_358_p2 = (crc_V_97_reg_753 ^ crc_V_86_loc_fu_76);

assign ret_V_6_fu_328_p2 = (crc_V_91_reg_717 ^ crc_V_1_loc_fu_52);

assign ret_V_7_fu_333_p2 = (crc_V_92_reg_723 ^ crc_V_2_loc_fu_56);

assign ret_V_8_fu_338_p2 = (crc_V_93_reg_729 ^ crc_V_3_loc_fu_60);

assign ret_V_9_fu_343_p2 = (crc_V_94_reg_735 ^ crc_V_4_loc_fu_64);

assign ret_V_fu_323_p2 = (crc_V_reg_711 ^ crc_V_loc_fu_48);


reg find_kernel_block = 0;
// synthesis translate_off
`include "crc24a_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //crc24a

