
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\a25_mem'.
Generating RTLIL representation for module `\a25_dcache'.
Generating RTLIL representation for module `\single_port_ram_128_8'.
Generating RTLIL representation for module `\single_port_ram_21_8'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: single_port_ram_21_8
root of   0 design levels: single_port_ram_128_8
root of   1 design levels: a25_dcache          
root of   2 design levels: a25_mem             
Automatically selected a25_mem as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_mem
Used module:     \a25_dcache
Used module:         \single_port_ram_128_8
Used module:         \single_port_ram_21_8

2.3. Analyzing design hierarchy..
Top module:  \a25_mem
Used module:     \a25_dcache
Used module:         \single_port_ram_128_8
Used module:         \single_port_ram_21_8
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430 in module single_port_ram_21_8.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421 in module single_port_ram_128_8.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213 in module a25_dcache.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:921$201 in module a25_dcache.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181 in module a25_dcache.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 36 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:719$419'.
  Set init value: \wb_address = 0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:714$418'.
  Set init value: \ex_read_hit_way = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:713$417'.
  Set init value: \ex_read_hit_r = 1'0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:709$416'.
  Set init value: \wb_rdata_burst = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:707$415'.
  Set init value: \request_r = 1'0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:696$414'.
  Set init value: \miss_address = 0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:683$413'.
  Set init value: \data_wdata_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:675$412'.
  Set init value: \random_num = 4'1111
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:673$411'.
  Set init value: \valid_bits_r = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:671$410'.
  Set init value: \select_way = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:669$409'.
  Set init value: \data_hit_way_r = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:657$408'.
  Set init value: \init_count = 9'000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:656$407'.
  Set init value: \source_sel = 4'0010
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:654$406'.
  Set init value: \c_state = 4'0001
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:110$161'.
  Set init value: \daddress_valid_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:106$160'.
  Set init value: \fetch_only_stall_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:104$159'.
  Set init value: \mem_stall_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:100$158'.
  Set init value: \mem_load_rd_r = 11'00000000000
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:99$157'.
  Set init value: \mem_read_data_valid_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:98$156'.
  Set init value: \mem_read_data_r = 0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:96$155'.
  Set init value: \cached_wb_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:95$154'.
  Set init value: \uncached_wb_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:94$153'.
  Set init value: \uncached_wb_req_r = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
     1/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_EN[20:0]$436
     2/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_DATA[20:0]$435
     3/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_ADDR[7:0]$434
     4/4: $0\out[20:0]
Creating decoders for process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
     1/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_EN[127:0]$427
     2/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_DATA[127:0]$426
     3/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_ADDR[7:0]$425
     4/4: $0\out[127:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:719$419'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:714$418'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:713$417'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:709$416'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:707$415'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:696$414'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:683$413'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:675$412'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:673$411'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:671$410'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:669$409'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:657$408'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:656$407'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:654$406'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1280$380'.
     1/1: $0\valid_bits_r[3:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:966$216'.
     1/1: $0\ex_read_address[7:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213'.
     1/2: $0\ex_read_hit_way[3:0]
     2/2: $0\ex_read_hit_r[0:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:934$208'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:921$201'.
     1/1: $0\wb_address[31:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:909$194'.
     1/1: $0\data_wdata_r[127:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:903$193'.
     1/1: $0\data_hit_way_r[3:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:899$191'.
     1/1: $0\miss_address[31:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:890$190'.
     1/1: $0\wb_rdata_burst[127:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
     1/5: $0\random_num[3:0]
     2/5: $0\select_way[3:0]
     3/5: $0\init_count[8:0]
     4/5: $0\source_sel[3:0]
     5/5: $0\c_state[3:0]
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:110$161'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:106$160'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:104$159'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:100$158'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:99$157'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:98$156'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:96$155'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:95$154'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:94$153'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
     1/3: $0\mem_load_rd_r[10:0]
     2/3: $0\mem_read_data_valid_r[0:0]
     3/3: $0\mem_read_data_r[31:0]
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:331$131'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:324$125'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\single_port_ram_21_8.\out' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_ADDR' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_DATA' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1655$429_EN' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.\out' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_ADDR' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_DATA' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1624$420_EN' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\a25_dcache.\valid_bits_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1280$380'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:966$216'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_hit_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_hit_way' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\a25_dcache.\request_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:934$208'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\a25_dcache.\wb_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:921$201'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\a25_dcache.\data_wdata_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:909$194'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\a25_dcache.\data_hit_way_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:903$193'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\a25_dcache.\miss_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:899$191'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\a25_dcache.\wb_rdata_burst' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:890$190'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\a25_dcache.\c_state' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\a25_dcache.\source_sel' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\a25_dcache.\init_count' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\a25_dcache.\select_way' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\a25_dcache.\random_num' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\a25_mem.\mem_read_data_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\a25_mem.\mem_read_data_valid_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\a25_mem.\mem_load_rd_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\a25_mem.\uncached_wb_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\a25_mem.\cached_wb_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\a25_mem.\mem_stall_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\a25_mem.\daddress_valid_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\a25_mem.\fetch_only_stall_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:331$131'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\a25_mem.\uncached_wb_req_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:324$125'.
  created $dff cell `$procdff$642' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
Removing empty process `single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1651$430'.
Found and cleaned up 1 empty switch in `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
Removing empty process `single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1620$421'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:719$419'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:714$418'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:713$417'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:709$416'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:707$415'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:696$414'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:683$413'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:675$412'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:673$411'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:671$410'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:669$409'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:657$408'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:656$407'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:654$406'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1280$380'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1280$380'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:966$216'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:966$216'.
Found and cleaned up 3 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:945$213'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:934$208'.
Found and cleaned up 2 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:921$201'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:921$201'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:909$194'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:909$194'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:903$193'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:903$193'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:899$191'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:899$191'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:890$190'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:890$190'.
Found and cleaned up 12 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:763$181'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:110$161'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:106$160'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:104$159'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:100$158'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:99$157'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:98$156'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:96$155'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:95$154'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:94$153'.
Found and cleaned up 1 empty switch in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:352$150'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:340$137'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:331$131'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:324$125'.
Cleaned up 26 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module single_port_ram_21_8.
Optimizing module single_port_ram_128_8.
Optimizing module a25_dcache.
<suppressed ~19 debug messages>
Optimizing module a25_mem.
<suppressed ~3 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module single_port_ram_21_8.
Optimizing module single_port_ram_128_8.
Optimizing module a25_dcache.
Optimizing module a25_mem.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\single_port_ram_21_8'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\a25_dcache'.
<suppressed ~180 debug messages>
Finding identical cells in module `\a25_mem'.
<suppressed ~48 debug messages>
Removed a total of 76 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \single_port_ram_21_8.
    Consolidated identical input bits for $mux cell $procmux$439:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$procmux$439_Y
      New ports: A=1'0, B=1'1, Y=$procmux$439_Y [0]
      New connections: $procmux$439_Y [20:1] = { $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] $procmux$439_Y [0] }
  Optimizing cells in module \single_port_ram_21_8.
  Optimizing cells in module \single_port_ram_128_8.
    Consolidated identical input bits for $mux cell $procmux$451:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$451_Y
      New ports: A=1'0, B=1'1, Y=$procmux$451_Y [0]
      New connections: $procmux$451_Y [127:1] = { $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] $procmux$451_Y [0] }
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \a25_dcache.
    New ctrl vector for $pmux cell $procmux$569: { $procmux$601_CMP $procmux$597_CMP $procmux$582_CMP $procmux$578_CMP $auto$opt_reduce.cc:134:opt_mux$646 $procmux$576_CMP $procmux$573_CMP $procmux$570_CMP }
    New ctrl vector for $pmux cell $procmux$542: { $procmux$601_CMP $procmux$597_CMP $procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$648 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_mem.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\single_port_ram_21_8'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\a25_dcache'.
<suppressed ~9 debug messages>
Finding identical cells in module `\a25_mem'.
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$611 ($dff) from module single_port_ram_21_8 (D = $memrd$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1656$437_DATA, Q = \out).
Adding EN signal on $procdff$615 ($dff) from module single_port_ram_128_8 (D = $memrd$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1625$428_DATA, Q = \out).
Adding EN signal on $procdff$625 ($dff) from module a25_dcache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:990$229_Y, Q = \data_wdata_r).
Adding EN signal on $procdff$626 ($dff) from module a25_dcache (D = { $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1249$379_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1218$366_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1187$353_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1155$340_Y }, Q = \data_hit_way_r).
Adding EN signal on $procdff$627 ($dff) from module a25_dcache (D = \i_address, Q = \miss_address).
Adding EN signal on $procdff$628 ($dff) from module a25_dcache (D = \i_wb_cached_rdata, Q = \wb_rdata_burst).
Adding EN signal on $procdff$624 ($dff) from module a25_dcache (D = $procmux$483_Y [3:0], Q = \wb_address [3:0]).
Adding EN signal on $procdff$624 ($dff) from module a25_dcache (D = $procmux$483_Y [31:4], Q = \wb_address [31:4]).
Adding SRST signal on $procdff$629 ($dff) from module a25_dcache (D = $procmux$569_Y, Q = \c_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$665 ($sdff) from module a25_dcache (D = $procmux$569_Y, Q = \c_state).
Adding SRST signal on $procdff$630 ($dff) from module a25_dcache (D = $procmux$542_Y, Q = \source_sel, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$679 ($sdff) from module a25_dcache (D = $procmux$542_Y, Q = \source_sel).
Adding SRST signal on $procdff$631 ($dff) from module a25_dcache (D = $procmux$534_Y, Q = \init_count, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$689 ($sdff) from module a25_dcache (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:779$183_Y, Q = \init_count).
Adding EN signal on $procdff$632 ($dff) from module a25_dcache (D = $procmux$514_Y, Q = \select_way).
Adding EN signal on $procdff$633 ($dff) from module a25_dcache (D = { \random_num [2:0] $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:832$188_Y }, Q = \random_num).
Adding EN signal on $procdff$619 ($dff) from module a25_dcache (D = { \tag_rdata_way3 [20] \tag_rdata_way2 [20] \tag_rdata_way1 [20] \tag_rdata_way0 [20] }, Q = \valid_bits_r).
Adding EN signal on $procdff$620 ($dff) from module a25_dcache (D = \i_address [11:4], Q = \ex_read_address).
Adding SRST signal on $procdff$621 ($dff) from module a25_dcache (D = $procmux$475_Y, Q = \ex_read_hit_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$711 ($sdff) from module a25_dcache (D = 1'1, Q = \ex_read_hit_r).
Adding SRST signal on $procdff$622 ($dff) from module a25_dcache (D = $procmux$469_Y, Q = \ex_read_hit_way, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$713 ($sdff) from module a25_dcache (D = $procmux$469_Y, Q = \ex_read_hit_way).
Adding EN signal on $procdff$634 ($dff) from module a25_mem (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:301$106_Y, Q = \mem_read_data_r).
Adding EN signal on $procdff$635 ($dff) from module a25_mem (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:306$110_Y, Q = \mem_read_data_valid_r).
Adding EN signal on $procdff$636 ($dff) from module a25_mem (D = { \i_daddress [1:0] \i_exec_load_rd }, Q = \mem_load_rd_r).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \single_port_ram_21_8..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_mem..
Removed 33 unused cells and 291 unused wires.
<suppressed ~37 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_dcache.
<suppressed ~6 debug messages>
Optimizing module a25_mem.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_dcache.
    New ctrl vector for $pmux cell $procmux$569: { $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1083$319_Y $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1074$297_Y \fill_state $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1083$317_Y $auto$opt_reduce.cc:134:opt_mux$646 $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v:1074$298_Y $auto$opt_reduce.cc:134:opt_mux$721 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 1 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_dcache'.
<suppressed ~15 debug messages>
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$666 ($sdffe) from module a25_dcache (D = $procmux$569_Y, Q = \c_state).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_dcache.
Optimizing module a25_mem.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_dcache.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$726: { $auto$opt_dff.cc:197:make_patterns_logic$673 $auto$opt_dff.cc:197:make_patterns_logic$723 $auto$opt_dff.cc:197:make_patterns_logic$675 $auto$opt_dff.cc:197:make_patterns_logic$671 $auto$opt_dff.cc:197:make_patterns_logic$669 $auto$opt_dff.cc:197:make_patterns_logic$667 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 1 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_dcache'.
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_dcache.
Optimizing module a25_mem.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_dcache'.
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_dcache.
Optimizing module a25_mem.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_dcache ===

   Number of wires:                260
   Number of wire bits:           4014
   Number of public wires:          76
   Number of public wire bits:    2178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                           11
     $dff                            1
     $dffe                         344
     $eq                           215
     $logic_and                     58
     $logic_not                     15
     $logic_or                      32
     $lt                            32
     $mux                         2508
     $ne                            21
     $not                            1
     $or                             4
     $pmux                          12
     $reduce_and                    20
     $reduce_bool                   18
     $reduce_or                      8
     $sdffe                         22
     $xor                            1

=== a25_mem ===

   Number of wires:                166
   Number of wire bits:           1036
   Number of public wires:          55
   Number of public wire bits:     802
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $dff                            6
     $dffe                          44
     $eq                           172
     $ge                            32
     $logic_and                     28
     $logic_not                     20
     $logic_or                      11
     $lt                            64
     $mux                          283

=== single_port_ram_128_8 ===

   Number of wires:                  9
   Number of wire bits:            658
   Number of public wires:           5
   Number of public wire bits:     266
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dffe                         128
     $mux                          137

=== single_port_ram_21_8 ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:         5376
   Number of processes:              0
   Number of cells:                  6
     $dffe                          21
     $mux                           30

=== design hierarchy ===

   a25_mem                           1
     a25_dcache                      0
       single_port_ram_128_8         0
       single_port_ram_21_8          0

   Number of wires:                166
   Number of wire bits:           1036
   Number of public wires:          55
   Number of public wire bits:     802
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $dff                            6
     $dffe                          44
     $eq                           172
     $ge                            32
     $logic_and                     28
     $logic_not                     20
     $logic_or                      11
     $lt                            64
     $mux                          283

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 762b9cc690, CPU: user 0.48s system 0.00s, MEM: 18.64 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 6x opt_expr (0 sec), 18% 4x opt_clean (0 sec), ...
