# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20250319.srcs/sources_1/new/ram_ip.v" \
"../../../../20250319.srcs/sim_1/new/tb_mem_ip.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
