{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540528298181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540528298181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 00:31:38 2018 " "Processing started: Fri Oct 26 00:31:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540528298181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528298181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratorio_VHDL_Luigi -c laboratorio_VHDL_Luigi " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratorio_VHDL_Luigi -c laboratorio_VHDL_Luigi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528298181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540528298947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540528298947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_de_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_estados-behavior " "Found design unit 1: maquina_de_estados-behavior" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_estados " "Found entity 1: maquina_de_estados" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_tipo_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_tipo_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_tipo_jk-behv " "Found design unit 1: registrador_tipo_jk-behv" {  } { { "registrador_tipo_jk.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_jk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_tipo_jk " "Found entity 1: registrador_tipo_jk" {  } { { "registrador_tipo_jk.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_tipo_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_tipo_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_tipo_d-behavior " "Found design unit 1: registrador_tipo_d-behavior" {  } { { "registrador_tipo_d.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_d.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_tipo_d " "Found entity 1: registrador_tipo_d" {  } { { "registrador_tipo_d.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PNot-behavior " "Found design unit 1: PNot-behavior" {  } { { "PNot.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PNot.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""} { "Info" "ISGN_ENTITY_NAME" "1 PNot " "Found entity 1: PNot" {  } { { "PNot.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAnd-behavior " "Found design unit 1: PAnd-behavior" {  } { { "PAnd.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PAnd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""} { "Info" "ISGN_ENTITY_NAME" "1 PAnd " "Found entity 1: PAnd" {  } { { "PAnd.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "por.vhd 2 1 " "Found 2 design units, including 1 entities, in source file por.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POr-behavior " "Found design unit 1: POr-behavior" {  } { { "POr.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/POr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""} { "Info" "ISGN_ENTITY_NAME" "1 POr " "Found entity 1: POr" {  } { { "POr.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/POr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540528311475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_de_estados " "Elaborating entity \"maquina_de_estados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado maquina_de_estados.vhd(19) " "VHDL Process Statement warning at maquina_de_estados.vhd(19): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 "|maquina_de_estados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R maquina_de_estados.vhd(17) " "Inferred latch for \"R\" at maquina_de_estados.vhd(17)" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 "|maquina_de_estados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[0\] maquina_de_estados.vhd(17) " "Inferred latch for \"estado\[0\]\" at maquina_de_estados.vhd(17)" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 "|maquina_de_estados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[1\] maquina_de_estados.vhd(17) " "Inferred latch for \"estado\[1\]\" at maquina_de_estados.vhd(17)" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 "|maquina_de_estados"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "maquina_de_estados.vhd(21) " "HDL error at maquina_de_estados.vhd(21): couldn't implement registers for assignments on this clock edge" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "maquina_de_estados.vhd(26) " "HDL error at maquina_de_estados.vhd(26): couldn't implement registers for assignments on this clock edge" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 26 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "maquina_de_estados.vhd(31) " "HDL error at maquina_de_estados.vhd(31): couldn't implement registers for assignments on this clock edge" {  } { { "maquina_de_estados.vhd" "" { Text "C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/maquina_de_estados.vhd" 31 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540528311522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540528311631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 00:31:51 2018 " "Processing ended: Fri Oct 26 00:31:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540528311631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540528311631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540528311631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540528311631 ""}
