$date
  Wed Sep 14 22:17:35 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and_or_tb $end
$var reg 3 ! input[2:0] $end
$var reg 1 " output $end
$scope module uut $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % operation $end
$var reg 1 & result $end
$var reg 1 ' u $end
$var reg 1 ( v $end
$scope module u1_and $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$upscope $end
$scope module u2_or $end
$var reg 1 , a $end
$var reg 1 - b $end
$var reg 1 . c $end
$upscope $end
$scope module u3_mux $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 s $end
$var reg 1 2 c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
#10000000
b001 !
1$
1(
1*
1-
1.
10
#20000000
b010 !
1#
0$
1)
0*
1,
0-
#30000000
b011 !
1"
1$
1&
1'
1*
1+
1-
1/
12
#40000000
b100 !
0"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
11
02
#50000000
b101 !
1"
1$
1&
1(
1*
1-
1.
10
12
#60000000
b110 !
1#
0$
1)
0*
1,
0-
#70000000
b111 !
1$
1'
1*
1+
1-
1/
#80000000
