

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Tue Aug  1 06:40:08 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   112107|   112107| 1.121 ms | 1.121 ms |  112107|  112107|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i2      |   110904|   110904|      9242|          -|          -|    12|    no    |
        | + l_j2          |     9240|     9240|       770|          -|          -|    12|    no    |
        |  ++ l_S_k_0_k1  |      768|      768|        12|          -|          -|    64|    no    |
        |- l_norm_i3      |     1032|     1032|        86|          -|          -|    12|    no    |
        | + l_j3          |       84|       84|         7|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    274|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    262|    -|
|Register         |        -|      -|     288|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     636|   1247|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U9   |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U10  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln56_fu_267_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln62_fu_385_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln63_fu_395_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln65_fu_359_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln73_fu_463_p2   |     +    |      0|  0|  15|           9|           9|
    |i2_fu_283_p2         |     +    |      0|  0|  13|           4|           1|
    |i3_fu_411_p2         |     +    |      0|  0|  13|           4|           1|
    |j2_fu_337_p2         |     +    |      0|  0|  13|           4|           1|
    |j3_fu_453_p2         |     +    |      0|  0|  13|           4|           1|
    |k1_fu_375_p2         |     +    |      0|  0|  15|           7|           1|
    |v22_fu_215_p2        |     +    |      0|  0|  13|           4|           1|
    |v23_fu_257_p2        |     +    |      0|  0|  13|           4|           1|
    |sub_ln56_fu_245_p2   |     -    |      0|  0|  15|           9|           9|
    |sub_ln65_fu_325_p2   |     -    |      0|  0|  15|           9|           9|
    |sub_ln73_fu_441_p2   |     -    |      0|  0|  15|           9|           9|
    |icmp_ln54_fu_209_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln55_fu_251_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln59_fu_277_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln60_fu_331_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln61_fu_369_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln71_fu_405_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln72_fu_447_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 274|         138|         115|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         26|    1|         26|
    |grp_fu_192_p0  |   15|          3|   32|         96|
    |grp_fu_192_p1  |   15|          3|   32|         96|
    |i2_0_reg_133   |    9|          2|    4|          8|
    |i3_0_reg_166   |    9|          2|    4|          8|
    |j2_0_reg_144   |    9|          2|    4|          8|
    |j3_0_reg_177   |    9|          2|    4|          8|
    |k1_0_reg_155   |    9|          2|    7|         14|
    |v21_address0   |   27|          5|    8|         40|
    |v21_d0         |   21|          4|   32|        128|
    |v22_0_reg_111  |    9|          2|    4|          8|
    |v23_0_reg_122  |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  262|         55|  136|        448|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  25|   0|   25|          0|
    |i2_0_reg_133         |   4|   0|    4|          0|
    |i2_reg_497           |   4|   0|    4|          0|
    |i3_0_reg_166         |   4|   0|    4|          0|
    |i3_reg_566           |   4|   0|    4|          0|
    |j2_0_reg_144         |   4|   0|    4|          0|
    |j2_reg_515           |   4|   0|    4|          0|
    |j3_0_reg_177         |   4|   0|    4|          0|
    |j3_reg_579           |   4|   0|    4|          0|
    |k1_0_reg_155         |   7|   0|    7|          0|
    |k1_reg_533           |   7|   0|    7|          0|
    |reg_197              |  32|   0|   32|          0|
    |reg_203              |  32|   0|   32|          0|
    |sub_ln56_reg_481     |   7|   0|    9|          2|
    |sub_ln65_reg_507     |   7|   0|    9|          2|
    |sub_ln73_reg_571     |   7|   0|    9|          2|
    |v21_addr_1_reg_525   |   8|   0|    8|          0|
    |v21_addr_2_reg_584   |   8|   0|    8|          0|
    |v22_0_reg_111        |   4|   0|    4|          0|
    |v22_reg_476          |   4|   0|    4|          0|
    |v23_0_reg_122        |   4|   0|    4|          0|
    |v27_reg_548          |  32|   0|   32|          0|
    |v28_reg_553          |  32|   0|   32|          0|
    |v31_reg_558          |  32|   0|   32|          0|
    |zext_ln65_3_reg_520  |   4|   0|   11|          7|
    |zext_ln65_reg_502    |   4|   0|   11|          7|
    +---------------------+----+----+-----+-----------+
    |Total                | 288|   0|  308|         20|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_done       | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Attention_layer | return value |
|v19_address0  | out |   10|  ap_memory |       v19       |     array    |
|v19_ce0       | out |    1|  ap_memory |       v19       |     array    |
|v19_q0        |  in |   32|  ap_memory |       v19       |     array    |
|v20_address0  | out |   10|  ap_memory |       v20       |     array    |
|v20_ce0       | out |    1|  ap_memory |       v20       |     array    |
|v20_q0        |  in |   32|  ap_memory |       v20       |     array    |
|v21_address0  | out |    8|  ap_memory |       v21       |     array    |
|v21_ce0       | out |    1|  ap_memory |       v21       |     array    |
|v21_we0       | out |    1|  ap_memory |       v21       |     array    |
|v21_d0        | out |   32|  ap_memory |       v21       |     array    |
|v21_q0        |  in |   32|  ap_memory |       v21       |     array    |
+--------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 18 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:54]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%v22_0 = phi i4 [ 0, %0 ], [ %v22, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'v22_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp eq i4 %v22_0, -4" [kernel.cpp:54]   --->   Operation 28 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%v22 = add i4 %v22_0, 1" [kernel.cpp:54]   --->   Operation 30 'add' 'v22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader1.preheader, label %.preheader2.preheader" [kernel.cpp:54]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v22_0, i4 0)" [kernel.cpp:56]   --->   Operation 32 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %tmp_61 to i9" [kernel.cpp:56]   --->   Operation 33 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v22_0, i2 0)" [kernel.cpp:56]   --->   Operation 34 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i6 %tmp_62 to i9" [kernel.cpp:56]   --->   Operation 35 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%sub_ln56 = sub i9 %zext_ln56, %zext_ln56_1" [kernel.cpp:56]   --->   Operation 36 'sub' 'sub_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:55]   --->   Operation 37 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:59]   --->   Operation 38 'br' <Predicate = (icmp_ln54)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v23_0 = phi i4 [ %v23, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 39 'phi' 'v23_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln55 = icmp eq i4 %v23_0, -4" [kernel.cpp:55]   --->   Operation 40 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 41 'speclooptripcount' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%v23 = add i4 %v23_0, 1" [kernel.cpp:55]   --->   Operation 42 'add' 'v23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.loopexit.loopexit, label %1" [kernel.cpp:55]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i4 %v23_0 to i9" [kernel.cpp:56]   --->   Operation 44 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln56 = add i9 %sub_ln56, %zext_ln56_2" [kernel.cpp:56]   --->   Operation 45 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i9 %add_ln56 to i64" [kernel.cpp:56]   --->   Operation 46 'sext' 'sext_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v21_addr = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln56" [kernel.cpp:56]   --->   Operation 47 'getelementptr' 'v21_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v21_addr, align 4" [kernel.cpp:56]   --->   Operation 48 'store' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:55]   --->   Operation 49 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i2, %l_gemm_i2_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 51 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %i2_0, -4" [kernel.cpp:59]   --->   Operation 52 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 53 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:59]   --->   Operation 54 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.preheader.preheader, label %l_gemm_i2_begin" [kernel.cpp:59]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [kernel.cpp:59]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [kernel.cpp:59]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i2_0, i6 0)" [kernel.cpp:62]   --->   Operation 58 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %tmp_63 to i11" [kernel.cpp:65]   --->   Operation 59 'zext' 'zext_ln65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i2_0, i4 0)" [kernel.cpp:65]   --->   Operation 60 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %tmp_64 to i9" [kernel.cpp:65]   --->   Operation 61 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_65 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0, i2 0)" [kernel.cpp:65]   --->   Operation 62 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i6 %tmp_65 to i9" [kernel.cpp:65]   --->   Operation 63 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.91ns)   --->   "%sub_ln65 = sub i9 %zext_ln65_1, %zext_ln65_2" [kernel.cpp:65]   --->   Operation 64 'sub' 'sub_ln65' <Predicate = (!icmp_ln59)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:60]   --->   Operation 65 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:71]   --->   Operation 66 'br' <Predicate = (icmp_ln59)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.82>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %l_gemm_i2_begin ], [ %j2, %l_j2_end ]"   --->   Operation 67 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp eq i4 %j2_0, -4" [kernel.cpp:60]   --->   Operation 68 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 69 'speclooptripcount' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%j2 = add i4 %j2_0, 1" [kernel.cpp:60]   --->   Operation 70 'add' 'j2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %l_gemm_i2_end, label %l_j2_begin" [kernel.cpp:60]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:60]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:60]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %j2_0 to i9" [kernel.cpp:63]   --->   Operation 74 'zext' 'zext_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_68 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j2_0, i6 0)" [kernel.cpp:63]   --->   Operation 75 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i10 %tmp_68 to i11" [kernel.cpp:65]   --->   Operation 76 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln65 = add i9 %zext_ln63, %sub_ln65" [kernel.cpp:65]   --->   Operation 77 'add' 'add_ln65' <Predicate = (!icmp_ln60)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i9 %add_ln65 to i64" [kernel.cpp:65]   --->   Operation 78 'sext' 'sext_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v21_addr_1 = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln65" [kernel.cpp:65]   --->   Operation 79 'getelementptr' 'v21_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:61]   --->   Operation 80 'br' <Predicate = (!icmp_ln60)> <Delay = 1.76>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [kernel.cpp:70]   --->   Operation 81 'specregionend' 'empty_395' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:59]   --->   Operation 82 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.98>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ 0, %l_j2_begin ], [ %k1, %4 ]"   --->   Operation 83 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp eq i7 %k1_0, -64" [kernel.cpp:61]   --->   Operation 84 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 85 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.87ns)   --->   "%k1 = add i7 %k1_0, 1" [kernel.cpp:61]   --->   Operation 86 'add' 'k1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %l_j2_end, label %4" [kernel.cpp:61]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %k1_0 to i11" [kernel.cpp:62]   --->   Operation 88 'zext' 'zext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln62 = add i11 %zext_ln65, %zext_ln62" [kernel.cpp:62]   --->   Operation 89 'add' 'add_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i11 %add_ln62 to i64" [kernel.cpp:62]   --->   Operation 90 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%v19_addr = getelementptr [768 x float]* %v19, i64 0, i64 %zext_ln62_1" [kernel.cpp:62]   --->   Operation 91 'getelementptr' 'v19_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln63 = add i11 %zext_ln65_3, %zext_ln62" [kernel.cpp:63]   --->   Operation 92 'add' 'add_ln63' <Predicate = (!icmp_ln61)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i11 %add_ln63 to i64" [kernel.cpp:63]   --->   Operation 93 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%v20_addr = getelementptr [768 x float]* %v20, i64 0, i64 %zext_ln63_1" [kernel.cpp:63]   --->   Operation 94 'getelementptr' 'v20_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "%v27 = load float* %v19_addr, align 4" [kernel.cpp:62]   --->   Operation 95 'load' 'v27' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%v28 = load float* %v20_addr, align 4" [kernel.cpp:63]   --->   Operation 96 'load' 'v28' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_2)" [kernel.cpp:69]   --->   Operation 97 'specregionend' 'empty_394' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:60]   --->   Operation 98 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%v27 = load float* %v19_addr, align 4" [kernel.cpp:62]   --->   Operation 99 'load' 'v27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%v28 = load float* %v20_addr, align 4" [kernel.cpp:63]   --->   Operation 100 'load' 'v28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 101 [4/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 101 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 102 [3/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 102 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 103 [2/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 103 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%v30 = load float* %v21_addr_1, align 4" [kernel.cpp:65]   --->   Operation 104 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 105 [1/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 105 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/2] (3.25ns)   --->   "%v30 = load float* %v21_addr_1, align 4" [kernel.cpp:65]   --->   Operation 106 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 107 [5/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 107 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 108 [4/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 108 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 109 [3/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 109 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 110 [2/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 110 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 111 [1/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 111 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.25>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:61]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (3.25ns)   --->   "store float %v31, float* %v21_addr_1, align 4" [kernel.cpp:67]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:61]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 1.91>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i3, %l_norm_i3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 115 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %i3_0, -4" [kernel.cpp:71]   --->   Operation 116 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 117 'speclooptripcount' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (1.73ns)   --->   "%i3 = add i4 %i3_0, 1" [kernel.cpp:71]   --->   Operation 118 'add' 'i3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %7, label %l_norm_i3_begin" [kernel.cpp:71]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:71]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:71]   --->   Operation 121 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i3_0, i4 0)" [kernel.cpp:73]   --->   Operation 122 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %tmp_66 to i9" [kernel.cpp:73]   --->   Operation 123 'zext' 'zext_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i3_0, i2 0)" [kernel.cpp:73]   --->   Operation 124 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %tmp_67 to i9" [kernel.cpp:73]   --->   Operation 125 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (1.91ns)   --->   "%sub_ln73 = sub i9 %zext_ln73, %zext_ln73_1" [kernel.cpp:73]   --->   Operation 126 'sub' 'sub_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:72]   --->   Operation 127 'br' <Predicate = (!icmp_ln71)> <Delay = 1.76>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:78]   --->   Operation 128 'ret' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.07>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %l_norm_i3_begin ], [ %j3, %6 ]"   --->   Operation 129 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp eq i4 %j3_0, -4" [kernel.cpp:72]   --->   Operation 130 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 131 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (1.73ns)   --->   "%j3 = add i4 %j3_0, 1" [kernel.cpp:72]   --->   Operation 132 'add' 'j3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %l_norm_i3_end, label %6" [kernel.cpp:72]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i4 %j3_0 to i9" [kernel.cpp:73]   --->   Operation 134 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln73 = add i9 %sub_ln73, %zext_ln73_2" [kernel.cpp:73]   --->   Operation 135 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i9 %add_ln73 to i64" [kernel.cpp:73]   --->   Operation 136 'sext' 'sext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%v21_addr_2 = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln73" [kernel.cpp:73]   --->   Operation 137 'getelementptr' 'v21_addr_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 138 [2/2] (3.25ns)   --->   "%v34 = load float* %v21_addr_2, align 4" [kernel.cpp:74]   --->   Operation 138 'load' 'v34' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)" [kernel.cpp:77]   --->   Operation 139 'specregionend' 'empty_398' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:71]   --->   Operation 140 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 141 [1/2] (3.25ns)   --->   "%v34 = load float* %v21_addr_2, align 4" [kernel.cpp:74]   --->   Operation 141 'load' 'v34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 6> <Delay = 5.70>
ST_21 : Operation 142 [4/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 142 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 5.70>
ST_22 : Operation 143 [3/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 143 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 144 [2/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 144 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 145 [1/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 145 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 3.25>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [kernel.cpp:72]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (3.25ns)   --->   "store float %v35, float* %v21_addr_2, align 4" [kernel.cpp:75]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:72]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln54           (br               ) [ 01110000000000000000000000]
v22_0             (phi              ) [ 00100000000000000000000000]
icmp_ln54         (icmp             ) [ 00110000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000]
v22               (add              ) [ 01110000000000000000000000]
br_ln54           (br               ) [ 00000000000000000000000000]
tmp_61            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln56         (zext             ) [ 00000000000000000000000000]
tmp_62            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln56_1       (zext             ) [ 00000000000000000000000000]
sub_ln56          (sub              ) [ 00010000000000000000000000]
br_ln55           (br               ) [ 00110000000000000000000000]
br_ln59           (br               ) [ 00111111111111111100000000]
v23_0             (phi              ) [ 00010000000000000000000000]
icmp_ln55         (icmp             ) [ 00110000000000000000000000]
empty_390         (speclooptripcount) [ 00000000000000000000000000]
v23               (add              ) [ 00110000000000000000000000]
br_ln55           (br               ) [ 00000000000000000000000000]
zext_ln56_2       (zext             ) [ 00000000000000000000000000]
add_ln56          (add              ) [ 00000000000000000000000000]
sext_ln56         (sext             ) [ 00000000000000000000000000]
v21_addr          (getelementptr    ) [ 00000000000000000000000000]
store_ln56        (store            ) [ 00000000000000000000000000]
br_ln55           (br               ) [ 00110000000000000000000000]
br_ln0            (br               ) [ 01110000000000000000000000]
i2_0              (phi              ) [ 00001000000000000000000000]
icmp_ln59         (icmp             ) [ 00001111111111111100000000]
empty_391         (speclooptripcount) [ 00000000000000000000000000]
i2                (add              ) [ 00101111111111111100000000]
br_ln59           (br               ) [ 00000000000000000000000000]
specloopname_ln59 (specloopname     ) [ 00000000000000000000000000]
tmp               (specregionbegin  ) [ 00000111111111111100000000]
tmp_63            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln65         (zext             ) [ 00000111111111111100000000]
tmp_64            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln65_1       (zext             ) [ 00000000000000000000000000]
tmp_65            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln65_2       (zext             ) [ 00000000000000000000000000]
sub_ln65          (sub              ) [ 00000111111111111100000000]
br_ln60           (br               ) [ 00001111111111111100000000]
br_ln71           (br               ) [ 00001111111111111111111111]
j2_0              (phi              ) [ 00000100000000000000000000]
icmp_ln60         (icmp             ) [ 00001111111111111100000000]
empty_392         (speclooptripcount) [ 00000000000000000000000000]
j2                (add              ) [ 00001111111111111100000000]
br_ln60           (br               ) [ 00000000000000000000000000]
specloopname_ln60 (specloopname     ) [ 00000000000000000000000000]
tmp_2             (specregionbegin  ) [ 00000011111111111100000000]
zext_ln63         (zext             ) [ 00000000000000000000000000]
tmp_68            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln65_3       (zext             ) [ 00000011111111111100000000]
add_ln65          (add              ) [ 00000000000000000000000000]
sext_ln65         (sext             ) [ 00000000000000000000000000]
v21_addr_1        (getelementptr    ) [ 00000011111111111100000000]
br_ln61           (br               ) [ 00001111111111111100000000]
empty_395         (specregionend    ) [ 00000000000000000000000000]
br_ln59           (br               ) [ 00101111111111111100000000]
k1_0              (phi              ) [ 00000010000000000000000000]
icmp_ln61         (icmp             ) [ 00001111111111111100000000]
empty_393         (speclooptripcount) [ 00000000000000000000000000]
k1                (add              ) [ 00001111111111111100000000]
br_ln61           (br               ) [ 00000000000000000000000000]
zext_ln62         (zext             ) [ 00000000000000000000000000]
add_ln62          (add              ) [ 00000000000000000000000000]
zext_ln62_1       (zext             ) [ 00000000000000000000000000]
v19_addr          (getelementptr    ) [ 00000001000000000000000000]
add_ln63          (add              ) [ 00000000000000000000000000]
zext_ln63_1       (zext             ) [ 00000000000000000000000000]
v20_addr          (getelementptr    ) [ 00000001000000000000000000]
empty_394         (specregionend    ) [ 00000000000000000000000000]
br_ln60           (br               ) [ 00001111111111111100000000]
v27               (load             ) [ 00000000111100000000000000]
v28               (load             ) [ 00000000111100000000000000]
v29               (fmul             ) [ 00000000000011111000000000]
v30               (load             ) [ 00000000000011111000000000]
v31               (fadd             ) [ 00000000000000000100000000]
specloopname_ln61 (specloopname     ) [ 00000000000000000000000000]
store_ln67        (store            ) [ 00000000000000000000000000]
br_ln61           (br               ) [ 00001111111111111100000000]
i3_0              (phi              ) [ 00000000000000000010000000]
icmp_ln71         (icmp             ) [ 00000000000000000011111111]
empty_396         (speclooptripcount) [ 00000000000000000000000000]
i3                (add              ) [ 00001000000000000011111111]
br_ln71           (br               ) [ 00000000000000000000000000]
specloopname_ln71 (specloopname     ) [ 00000000000000000000000000]
tmp_s             (specregionbegin  ) [ 00000000000000000001111111]
tmp_66            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln73         (zext             ) [ 00000000000000000000000000]
tmp_67            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln73_1       (zext             ) [ 00000000000000000000000000]
sub_ln73          (sub              ) [ 00000000000000000001111111]
br_ln72           (br               ) [ 00000000000000000011111111]
ret_ln78          (ret              ) [ 00000000000000000000000000]
j3_0              (phi              ) [ 00000000000000000001000000]
icmp_ln72         (icmp             ) [ 00000000000000000011111111]
empty_397         (speclooptripcount) [ 00000000000000000000000000]
j3                (add              ) [ 00000000000000000011111111]
br_ln72           (br               ) [ 00000000000000000000000000]
zext_ln73_2       (zext             ) [ 00000000000000000000000000]
add_ln73          (add              ) [ 00000000000000000000000000]
sext_ln73         (sext             ) [ 00000000000000000000000000]
v21_addr_2        (getelementptr    ) [ 00000000000000000000111111]
empty_398         (specregionend    ) [ 00000000000000000000000000]
br_ln71           (br               ) [ 00001000000000000011111111]
v34               (load             ) [ 00000000000000000000011110]
v35               (fmul             ) [ 00000000000000000000000001]
specloopname_ln72 (specloopname     ) [ 00000000000000000000000000]
store_ln75        (store            ) [ 00000000000000000000000000]
br_ln72           (br               ) [ 00000000000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v19">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v21">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="v21_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="9" slack="0"/>
<pin id="60" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln56/3 v30/10 store_ln67/17 v34/19 store_ln75/25 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v21_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_addr_1/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="v19_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_addr/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v20_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="11" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_addr/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v27/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v28/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="v21_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_addr_2/19 "/>
</bind>
</comp>

<comp id="111" class="1005" name="v22_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="1"/>
<pin id="113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v22_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="v22_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v22_0/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="v23_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v23_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="v23_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v23_0/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i2_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i2_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j2_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j2_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="k1_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="k1_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i3_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i3_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/18 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j3_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="j3_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/19 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29/8 v35/21 "/>
</bind>
</comp>

<comp id="197" class="1005" name="reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v29 v35 "/>
</bind>
</comp>

<comp id="203" class="1005" name="reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 v34 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln54_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="v22_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v22/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_61_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln56_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_62_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln56_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln56_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln55_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="v23_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v23/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln56_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln56_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="1"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln56_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln59_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_63_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln65_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_64_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln65_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_65_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln65_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln65_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln60_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j2/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln63_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_68_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln65_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln65_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="1"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln65_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln61_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="k1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln62_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln62_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="2"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln62_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln63_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln63_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln71_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/18 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3/18 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_66_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/18 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln73_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/18 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_67_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="4" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/18 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln73_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/18 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln73_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln72_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/19 "/>
</bind>
</comp>

<comp id="453" class="1004" name="j3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j3/19 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln73_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln73_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="1"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln73_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/19 "/>
</bind>
</comp>

<comp id="476" class="1005" name="v22_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v22 "/>
</bind>
</comp>

<comp id="481" class="1005" name="sub_ln56_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="1"/>
<pin id="483" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln56 "/>
</bind>
</comp>

<comp id="489" class="1005" name="v23_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln65_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="2"/>
<pin id="504" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln65 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sub_ln65_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="1"/>
<pin id="509" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln65 "/>
</bind>
</comp>

<comp id="515" class="1005" name="j2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln65_3_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="1"/>
<pin id="522" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln65_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="v21_addr_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="5"/>
<pin id="527" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="v21_addr_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="k1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="v19_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="1"/>
<pin id="540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v19_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="v20_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v20_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="v27_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v27 "/>
</bind>
</comp>

<comp id="553" class="1005" name="v28_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v28 "/>
</bind>
</comp>

<comp id="558" class="1005" name="v31_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i3_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sub_ln73_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="1"/>
<pin id="573" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73 "/>
</bind>
</comp>

<comp id="579" class="1005" name="j3_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="v21_addr_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v21_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="77" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="84" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="206"><net_src comp="63" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="115" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="115" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="115" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="115" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="229" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="126" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="126" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="126" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="281"><net_src comp="137" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="137" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="137" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="137" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="137" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="309" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="148" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="148" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="148" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="148" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="343" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="373"><net_src comp="159" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="159" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="159" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="399"><net_src comp="381" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="409"><net_src comp="170" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="8" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="170" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="170" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="6" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="170" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="425" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="181" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="8" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="181" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="181" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="479"><net_src comp="215" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="484"><net_src comp="245" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="492"><net_src comp="257" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="500"><net_src comp="283" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="505"><net_src comp="297" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="510"><net_src comp="325" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="518"><net_src comp="337" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="523"><net_src comp="355" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="528"><net_src comp="70" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="536"><net_src comp="375" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="541"><net_src comp="77" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="546"><net_src comp="84" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="551"><net_src comp="91" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="556"><net_src comp="97" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="561"><net_src comp="188" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="569"><net_src comp="411" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="574"><net_src comp="441" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="582"><net_src comp="453" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="587"><net_src comp="103" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v21 | {3 17 25 }
 - Input state : 
	Port: Attention_layer : v19 | {6 7 }
	Port: Attention_layer : v20 | {6 7 }
	Port: Attention_layer : v21 | {10 11 19 20 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		v22 : 1
		br_ln54 : 2
		tmp_61 : 1
		zext_ln56 : 2
		tmp_62 : 1
		zext_ln56_1 : 2
		sub_ln56 : 3
	State 3
		icmp_ln55 : 1
		v23 : 1
		br_ln55 : 2
		zext_ln56_2 : 1
		add_ln56 : 2
		sext_ln56 : 3
		v21_addr : 4
		store_ln56 : 5
	State 4
		icmp_ln59 : 1
		i2 : 1
		br_ln59 : 2
		tmp_63 : 1
		zext_ln65 : 2
		tmp_64 : 1
		zext_ln65_1 : 2
		tmp_65 : 1
		zext_ln65_2 : 2
		sub_ln65 : 3
	State 5
		icmp_ln60 : 1
		j2 : 1
		br_ln60 : 2
		zext_ln63 : 1
		tmp_68 : 1
		zext_ln65_3 : 2
		add_ln65 : 2
		sext_ln65 : 3
		v21_addr_1 : 4
	State 6
		icmp_ln61 : 1
		k1 : 1
		br_ln61 : 2
		zext_ln62 : 1
		add_ln62 : 2
		zext_ln62_1 : 3
		v19_addr : 4
		add_ln63 : 2
		zext_ln63_1 : 3
		v20_addr : 4
		v27 : 5
		v28 : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln71 : 1
		i3 : 1
		br_ln71 : 2
		tmp_66 : 1
		zext_ln73 : 2
		tmp_67 : 1
		zext_ln73_1 : 2
		sub_ln73 : 3
	State 19
		icmp_ln72 : 1
		j3 : 1
		br_ln72 : 2
		zext_ln73_2 : 1
		add_ln73 : 2
		sext_ln73 : 3
		v21_addr_2 : 4
		v34 : 5
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_188     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_192     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |     v22_fu_215     |    0    |    0    |    13   |
|          |     v23_fu_257     |    0    |    0    |    13   |
|          |   add_ln56_fu_267  |    0    |    0    |    15   |
|          |      i2_fu_283     |    0    |    0    |    13   |
|          |      j2_fu_337     |    0    |    0    |    13   |
|    add   |   add_ln65_fu_359  |    0    |    0    |    15   |
|          |      k1_fu_375     |    0    |    0    |    15   |
|          |   add_ln62_fu_385  |    0    |    0    |    14   |
|          |   add_ln63_fu_395  |    0    |    0    |    14   |
|          |      i3_fu_411     |    0    |    0    |    13   |
|          |      j3_fu_453     |    0    |    0    |    13   |
|          |   add_ln73_fu_463  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln54_fu_209  |    0    |    0    |    9    |
|          |  icmp_ln55_fu_251  |    0    |    0    |    9    |
|          |  icmp_ln59_fu_277  |    0    |    0    |    9    |
|   icmp   |  icmp_ln60_fu_331  |    0    |    0    |    9    |
|          |  icmp_ln61_fu_369  |    0    |    0    |    11   |
|          |  icmp_ln71_fu_405  |    0    |    0    |    9    |
|          |  icmp_ln72_fu_447  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln56_fu_245  |    0    |    0    |    15   |
|    sub   |   sub_ln65_fu_325  |    0    |    0    |    15   |
|          |   sub_ln73_fu_441  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_61_fu_221   |    0    |    0    |    0    |
|          |    tmp_62_fu_233   |    0    |    0    |    0    |
|          |    tmp_63_fu_289   |    0    |    0    |    0    |
|bitconcatenate|    tmp_64_fu_301   |    0    |    0    |    0    |
|          |    tmp_65_fu_313   |    0    |    0    |    0    |
|          |    tmp_68_fu_347   |    0    |    0    |    0    |
|          |    tmp_66_fu_417   |    0    |    0    |    0    |
|          |    tmp_67_fu_429   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln56_fu_229  |    0    |    0    |    0    |
|          | zext_ln56_1_fu_241 |    0    |    0    |    0    |
|          | zext_ln56_2_fu_263 |    0    |    0    |    0    |
|          |  zext_ln65_fu_297  |    0    |    0    |    0    |
|          | zext_ln65_1_fu_309 |    0    |    0    |    0    |
|          | zext_ln65_2_fu_321 |    0    |    0    |    0    |
|   zext   |  zext_ln63_fu_343  |    0    |    0    |    0    |
|          | zext_ln65_3_fu_355 |    0    |    0    |    0    |
|          |  zext_ln62_fu_381  |    0    |    0    |    0    |
|          | zext_ln62_1_fu_390 |    0    |    0    |    0    |
|          | zext_ln63_1_fu_400 |    0    |    0    |    0    |
|          |  zext_ln73_fu_425  |    0    |    0    |    0    |
|          | zext_ln73_1_fu_437 |    0    |    0    |    0    |
|          | zext_ln73_2_fu_459 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln56_fu_272  |    0    |    0    |    0    |
|   sext   |  sext_ln65_fu_364  |    0    |    0    |    0    |
|          |  sext_ln73_fu_468  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   987   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i2_0_reg_133   |    4   |
|     i2_reg_497    |    4   |
|    i3_0_reg_166   |    4   |
|     i3_reg_566    |    4   |
|    j2_0_reg_144   |    4   |
|     j2_reg_515    |    4   |
|    j3_0_reg_177   |    4   |
|     j3_reg_579    |    4   |
|    k1_0_reg_155   |    7   |
|     k1_reg_533    |    7   |
|      reg_197      |   32   |
|      reg_203      |   32   |
|  sub_ln56_reg_481 |    9   |
|  sub_ln65_reg_507 |    9   |
|  sub_ln73_reg_571 |    9   |
|  v19_addr_reg_538 |   10   |
|  v20_addr_reg_543 |   10   |
| v21_addr_1_reg_525|    8   |
| v21_addr_2_reg_584|    8   |
|   v22_0_reg_111   |    4   |
|    v22_reg_476    |    4   |
|   v23_0_reg_122   |    4   |
|    v23_reg_489    |    4   |
|    v27_reg_548    |   32   |
|    v28_reg_553    |   32   |
|    v31_reg_558    |   32   |
|zext_ln65_3_reg_520|   11   |
| zext_ln65_reg_502 |   11   |
+-------------------+--------+
|       Total       |   307  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_63 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_192    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   296  || 10.7513 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   987  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |   307  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   655  |  1059  |
+-----------+--------+--------+--------+--------+
