-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity play_output is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_V_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    A_V_i_empty_n : IN STD_LOGIC;
    A_V_i_read : OUT STD_LOGIC;
    A_V_q_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    A_V_q_empty_n : IN STD_LOGIC;
    A_V_q_read : OUT STD_LOGIC;
    C_V_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    C_V_i_empty_n : IN STD_LOGIC;
    C_V_i_read : OUT STD_LOGIC;
    C_V_q_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    C_V_q_empty_n : IN STD_LOGIC;
    C_V_q_read : OUT STD_LOGIC;
    B_V_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    B_V_i_empty_n : IN STD_LOGIC;
    B_V_i_read : OUT STD_LOGIC;
    B_V_q_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    B_V_q_empty_n : IN STD_LOGIC;
    B_V_q_read : OUT STD_LOGIC;
    output_data_TREADY : IN STD_LOGIC;
    output_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_data_TVALID : OUT STD_LOGIC );
end;


architecture behav of play_output is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_17F : STD_LOGIC_VECTOR (8 downto 0) := "101111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln34_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op34 : STD_LOGIC;
    signal tmp_2_reg_296 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op38 : STD_LOGIC;
    signal icmp_ln45_reg_305 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op38_read_state4 : BOOLEAN;
    signal io_acc_block_signal_op42 : STD_LOGIC;
    signal ap_predicate_op42_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal regslice_forward_output_data_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal A_V_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal A_V_q_blk_n : STD_LOGIC;
    signal B_V_i_blk_n : STD_LOGIC;
    signal B_V_q_blk_n : STD_LOGIC;
    signal C_V_i_blk_n : STD_LOGIC;
    signal C_V_q_blk_n : STD_LOGIC;
    signal output_data_TDATA_blk_n : STD_LOGIC;
    signal cycle_01_reg_193 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cycle_fu_237_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cycle_reg_300 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_309_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cycle_01_phi_fu_197_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_temp_1_1_phi_fu_210_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_1_reg_207 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_temp_0_1_phi_fu_221_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_1_reg_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal output_data_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal output_data_TVALID_int : STD_LOGIC;
    signal output_data_TREADY_int : STD_LOGIC;
    signal regslice_forward_output_data_U_vld_out : STD_LOGIC;
    signal ap_condition_117 : BOOLEAN;

    component regslice_forward IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_forward_output_data_U : component regslice_forward
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => output_data_TDATA_int,
        vld_in => output_data_TVALID_int,
        ack_in => output_data_TREADY_int,
        data_out => output_data_TDATA,
        vld_out => regslice_forward_output_data_U_vld_out,
        ack_out => output_data_TREADY,
        apdone_blk => regslice_forward_output_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln34_reg_309_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cycle_01_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_309 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                cycle_01_reg_193 <= cycle_reg_300;
            elsif ((((icmp_ln34_reg_309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cycle_01_reg_193 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cycle_reg_300 <= cycle_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln34_reg_309 <= icmp_ln34_fu_249_p2;
                icmp_ln34_reg_309_pp0_iter1_reg <= icmp_ln34_reg_309;
                tmp_2_reg_296 <= ap_phi_mux_cycle_01_phi_fu_197_p6(8 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_fu_229_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln45_reg_305 <= icmp_ln45_fu_243_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    A_V_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, A_V_i_empty_n, tmp_2_reg_296, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_2_reg_296 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            A_V_i_blk_n <= A_V_i_empty_n;
        else 
            A_V_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    A_V_i_read_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_2_reg_296, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_2_reg_296 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            A_V_i_read <= ap_const_logic_1;
        else 
            A_V_i_read <= ap_const_logic_0;
        end if; 
    end process;


    A_V_q_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, A_V_q_empty_n, tmp_2_reg_296, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_2_reg_296 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            A_V_q_blk_n <= A_V_q_empty_n;
        else 
            A_V_q_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    A_V_q_read_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_2_reg_296, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_2_reg_296 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            A_V_q_read <= ap_const_logic_1;
        else 
            A_V_q_read <= ap_const_logic_0;
        end if; 
    end process;


    B_V_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, B_V_i_empty_n, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            B_V_i_blk_n <= B_V_i_empty_n;
        else 
            B_V_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    B_V_i_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            B_V_i_read <= ap_const_logic_1;
        else 
            B_V_i_read <= ap_const_logic_0;
        end if; 
    end process;


    B_V_q_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, B_V_q_empty_n, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            B_V_q_blk_n <= B_V_q_empty_n;
        else 
            B_V_q_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    B_V_q_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            B_V_q_read <= ap_const_logic_1;
        else 
            B_V_q_read <= ap_const_logic_0;
        end if; 
    end process;


    C_V_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, C_V_i_empty_n, ap_predicate_op38_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            C_V_i_blk_n <= C_V_i_empty_n;
        else 
            C_V_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    C_V_i_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op38_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            C_V_i_read <= ap_const_logic_1;
        else 
            C_V_i_read <= ap_const_logic_0;
        end if; 
    end process;


    C_V_q_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, C_V_q_empty_n, ap_predicate_op38_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            C_V_q_blk_n <= C_V_q_empty_n;
        else 
            C_V_q_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    C_V_q_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op38_read_state4, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            C_V_q_read <= ap_const_logic_1;
        else 
            C_V_q_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, io_acc_block_signal_op34, tmp_2_reg_296, io_acc_block_signal_op38, ap_predicate_op38_read_state4, io_acc_block_signal_op42, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, regslice_forward_output_data_U_apdone_blk, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (regslice_forward_output_data_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1)) or ((io_acc_block_signal_op38 = ap_const_logic_0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_296 = ap_const_lv1_0) and (io_acc_block_signal_op34 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, io_acc_block_signal_op34, tmp_2_reg_296, io_acc_block_signal_op38, ap_predicate_op38_read_state4, io_acc_block_signal_op42, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, regslice_forward_output_data_U_apdone_blk, ap_enable_reg_pp0_iter2, output_data_TREADY_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((output_data_TREADY_int = ap_const_logic_0) or (regslice_forward_output_data_U_apdone_blk = ap_const_logic_1))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((output_data_TREADY_int = ap_const_logic_0) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1)) or ((io_acc_block_signal_op38 = ap_const_logic_0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_296 = ap_const_lv1_0) and (io_acc_block_signal_op34 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, io_acc_block_signal_op34, tmp_2_reg_296, io_acc_block_signal_op38, ap_predicate_op38_read_state4, io_acc_block_signal_op42, ap_predicate_op42_read_state4, ap_enable_reg_pp0_iter1, regslice_forward_output_data_U_apdone_blk, ap_enable_reg_pp0_iter2, output_data_TREADY_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((output_data_TREADY_int = ap_const_logic_0) or (regslice_forward_output_data_U_apdone_blk = ap_const_logic_1))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((output_data_TREADY_int = ap_const_logic_0) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1)) or ((io_acc_block_signal_op38 = ap_const_logic_0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_296 = ap_const_lv1_0) and (io_acc_block_signal_op34 = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_forward_output_data_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (regslice_forward_output_data_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op34, tmp_2_reg_296, io_acc_block_signal_op38, ap_predicate_op38_read_state4, io_acc_block_signal_op42, ap_predicate_op42_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_read_state4 = ap_const_boolean_1)) or ((io_acc_block_signal_op38 = ap_const_logic_0) and (ap_predicate_op38_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_296 = ap_const_lv1_0) and (io_acc_block_signal_op34 = ap_const_logic_0)));
    end process;


    ap_condition_117_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_117 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln34_reg_309_pp0_iter1_reg)
    begin
        if (((icmp_ln34_reg_309_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cycle_01_phi_fu_197_p6_assign_proc : process(cycle_01_reg_193, cycle_reg_300, icmp_ln34_reg_309, ap_condition_117)
    begin
        if ((ap_const_boolean_1 = ap_condition_117)) then
            if ((icmp_ln34_reg_309 = ap_const_lv1_1)) then 
                ap_phi_mux_cycle_01_phi_fu_197_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln34_reg_309 = ap_const_lv1_0)) then 
                ap_phi_mux_cycle_01_phi_fu_197_p6 <= cycle_reg_300;
            else 
                ap_phi_mux_cycle_01_phi_fu_197_p6 <= cycle_01_reg_193;
            end if;
        else 
            ap_phi_mux_cycle_01_phi_fu_197_p6 <= cycle_01_reg_193;
        end if; 
    end process;


    ap_phi_mux_temp_0_1_phi_fu_221_p6_assign_proc : process(A_V_i_dout, tmp_2_reg_296, C_V_i_dout, icmp_ln45_reg_305, B_V_i_dout, ap_phi_reg_pp0_iter1_temp_0_1_reg_218)
    begin
        if (((icmp_ln45_reg_305 = ap_const_lv1_0) and (tmp_2_reg_296 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_0_1_phi_fu_221_p6 <= C_V_i_dout;
        elsif (((icmp_ln45_reg_305 = ap_const_lv1_1) and (tmp_2_reg_296 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_0_1_phi_fu_221_p6 <= B_V_i_dout;
        elsif ((tmp_2_reg_296 = ap_const_lv1_0)) then 
            ap_phi_mux_temp_0_1_phi_fu_221_p6 <= A_V_i_dout;
        else 
            ap_phi_mux_temp_0_1_phi_fu_221_p6 <= ap_phi_reg_pp0_iter1_temp_0_1_reg_218;
        end if; 
    end process;


    ap_phi_mux_temp_1_1_phi_fu_210_p6_assign_proc : process(A_V_q_dout, tmp_2_reg_296, C_V_q_dout, icmp_ln45_reg_305, B_V_q_dout, ap_phi_reg_pp0_iter1_temp_1_1_reg_207)
    begin
        if (((icmp_ln45_reg_305 = ap_const_lv1_0) and (tmp_2_reg_296 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_1_1_phi_fu_210_p6 <= C_V_q_dout;
        elsif (((icmp_ln45_reg_305 = ap_const_lv1_1) and (tmp_2_reg_296 = ap_const_lv1_1))) then 
            ap_phi_mux_temp_1_1_phi_fu_210_p6 <= B_V_q_dout;
        elsif ((tmp_2_reg_296 = ap_const_lv1_0)) then 
            ap_phi_mux_temp_1_1_phi_fu_210_p6 <= A_V_q_dout;
        else 
            ap_phi_mux_temp_1_1_phi_fu_210_p6 <= ap_phi_reg_pp0_iter1_temp_1_1_reg_207;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_temp_0_1_reg_218 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_temp_1_1_reg_207 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op38_read_state4_assign_proc : process(tmp_2_reg_296, icmp_ln45_reg_305)
    begin
                ap_predicate_op38_read_state4 <= ((icmp_ln45_reg_305 = ap_const_lv1_0) and (tmp_2_reg_296 = ap_const_lv1_1));
    end process;


    ap_predicate_op42_read_state4_assign_proc : process(tmp_2_reg_296, icmp_ln45_reg_305)
    begin
                ap_predicate_op42_read_state4 <= ((icmp_ln45_reg_305 = ap_const_lv1_1) and (tmp_2_reg_296 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln34_fu_249_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln34_fu_249_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cycle_fu_237_p2 <= std_logic_vector(unsigned(ap_phi_mux_cycle_01_phi_fu_197_p6) + unsigned(ap_const_lv9_1));
    icmp_ln34_fu_249_p2 <= "1" when (ap_phi_mux_cycle_01_phi_fu_197_p6 = ap_const_lv9_1FF) else "0";
    icmp_ln45_fu_243_p2 <= "1" when (unsigned(ap_phi_mux_cycle_01_phi_fu_197_p6) > unsigned(ap_const_lv9_17F)) else "0";
    io_acc_block_signal_op34 <= (A_V_q_empty_n and A_V_i_empty_n);
    io_acc_block_signal_op38 <= (C_V_q_empty_n and C_V_i_empty_n);
    io_acc_block_signal_op42 <= (B_V_q_empty_n and B_V_i_empty_n);

    output_data_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, output_data_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            output_data_TDATA_blk_n <= output_data_TREADY_int;
        else 
            output_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_data_TDATA_int <= (ap_phi_mux_temp_1_1_phi_fu_210_p6 & ap_phi_mux_temp_0_1_phi_fu_221_p6);
    output_data_TVALID <= regslice_forward_output_data_U_vld_out;

    output_data_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_data_TVALID_int <= ap_const_logic_1;
        else 
            output_data_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_229_p3 <= ap_phi_mux_cycle_01_phi_fu_197_p6(8 downto 8);
end behav;
