---
layout: page
title: "Karnaugh map"
categories: [Verilog]
day: 34
---

## ðŸ“Œ Introduction

### ðŸ§® Method 1ï¼šSOPï¼ˆSum of Productsï¼Œæœ€å¸¸è¦‹çš„åŒ–ç°¡æ³•ï¼‰

#### Steps

1. æ‰¾å‡º **1 çš„ç¾¤çµ„**ï¼ˆå¯ç‚º 1ã€2ã€4ã€8 æ ¼ï¼Œåªè¦æ˜¯ 2^n å€‹ç›¸é„° 1ï¼‰ã€‚
2. å°æ¯å€‹ç¾¤çµ„å¯«å‡ºç©é …ï¼ˆANDï¼‰ï¼Œä¿ç•™ä¸è®Šçš„è®Šæ•¸ï¼ŒåˆªæŽ‰è®ŠåŒ–çš„è®Šæ•¸ã€‚
3. æ‰€æœ‰ç©é …ç”¨åŠ è™Ÿï¼ˆORï¼‰é€£æŽ¥èµ·ä¾†ã€‚


### ðŸ§® Method 2ï¼šPOSï¼ˆProduct of Sumsï¼‰

#### Steps

1. æ‰¾å‡º **0 çš„ç¾¤çµ„**ï¼ˆå¯ç‚º 1ã€2ã€4ã€8 æ ¼ï¼Œåªè¦æ˜¯ 2^n å€‹ç›¸é„° 0ï¼‰ã€‚
2. å°æ¯å€‹ç¾¤çµ„å¯«å‡ºå’Œé …ï¼ˆORï¼‰ï¼Œä¿ç•™ä¸è®Šçš„è®Šæ•¸ä¸¦å–ï¼ŒåˆªæŽ‰è®ŠåŒ–çš„è®Šæ•¸ã€‚
3. æ‰€æœ‰å’Œé …ç”¨ä¹˜è™Ÿï¼ˆANDï¼‰é€£æŽ¥èµ·ä¾†ã€‚


## ðŸ§‘â€ðŸ’» Code Example

### Kmap1
![alt text](../assets/day34/Kmap1.png)
```verilog
module top_module(
    input a,
    input b,
    input c,
    output out  ); 
	assign out = a | b | c;
endmodule
```

## Kmap2
![alt text](../assets/day34/Kmap2.png)
### SOP
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    //assign out = ( a&~b&d | b&c&d | ~b&~c | ~a&~d );
    assign out = (~b & ~c) | (~a & ~d) | (c & d & (a | b));
endmodule
```
> Use POS aspect look ```cd``` column.

### POS
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = (~a|~b|c) & (~b|c|~d) & (a|b|~c|~d) & (~a|~c|d);
endmodule
```

## ðŸ“š Reference
* [HDLBits Problem - Kmap1](https://hdlbits.01xz.net/wiki/Kmap1)
* [HDLBits Problem - Kmap2](https://hdlbits.01xz.net/wiki/Kmap2)