module pcCounter(
<<<<<<< HEAD
  input wire clk,
  output reg[4:0] PC);
  
  //memoria falsa apenas para testes:
  reg[7:0] memoria[31:0];
  
  
  initial begin
    PC <= 5'b00000; //depende do numero de endereÃ§os da memoria
  end
  always @(posedge clk) begin
    PC <= PC + 5'b00001;
=======
  input wire PC_load,
  input wire PC_inc,
  output reg[7:0] PC);
  
  always @(*) begin
    if(PC_inc)begin
    PC <= PC + 1'b1;
    end
    else begin
    PC <= PC_load;
    end


>>>>>>> origin/Hubert
  end
endmodule
    
  