{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@122:165@HdlStmProcess", "assign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    up_dma_src_address <= 'h00;\n    up_dma_dest_address <= 'h00;\n    up_dma_x_length[DMA_LENGTH_WIDTH-1:DMA_LENGTH_ALIGN] <= 'h00;\n    up_dma_req_valid <= 1'b0;\n    up_dma_cyclic <= DMA_CYCLIC ? 1'b1 : 1'b0;\n    up_dma_last <= 1'b1;\n    up_dma_enable_tlen_reporting <= 1'b0;\n  end else begin\n    if (ctrl_enable == 1'b1) begin\n      if (up_wreq == 1'b1 && up_waddr == 9'h102) begin\n        up_dma_req_valid <= up_dma_req_valid | up_wdata[0];\n      end else if (up_sot == 1'b1) begin\n        up_dma_req_valid <= 1'b0;\n      end\n    end else begin\n      up_dma_req_valid <= 1'b0;\n    end\n\n    if (up_wreq == 1'b1) begin\n      case (up_waddr)\n      9'h103: begin\n        if (DMA_CYCLIC) up_dma_cyclic <= up_wdata[0];\n        up_dma_last <= up_wdata[1];\n        up_dma_enable_tlen_reporting <= up_wdata[2];\n      end\n      9'h104: up_dma_dest_address <= up_wdata[DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST];\n      9'h105: up_dma_src_address <= up_wdata[DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC];\n      9'h106: up_dma_x_length[DMA_LENGTH_WIDTH-1:DMA_LENGTH_ALIGN] <= up_wdata[DMA_LENGTH_WIDTH-1:DMA_LENGTH_ALIGN];\n      endcase\n    end\n  end\nend\n\nalways @(*) begin\n  case (up_raddr)\n  9'h101: up_rdata <= up_transfer_id;\n  9'h102: up_rdata <= up_dma_req_valid;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[135, "    up_dma_enable_tlen_reporting <= 1'b0;\n"]], "Add": [[135, "    up_dma_enable_tlen_reporting <= 1'b1;\n"]]}}