Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 5 dtrace files:

===========================================================================
..tick():::ENTER
w_start_wire == M_AXI_WVALID
w_start_wire == M_AXI_BVALID
w_start_wire == M_AXI_RLAST
w_start_wire == M_AXI_RVALID
w_start_wire == i_config
w_start_wire == reg01_config
w_start_wire == M_AXI_WVALID_wire
w_start_wire == M_AXI_BRESP_wire
w_start_wire == M_AXI_BVALID_wire
w_start_wire == B_STATE
w_start_wire == AW_EN_RST
w_start_wire == AR_EN_RST
M_AXI_AWADDR == M_AXI_AWLEN
M_AXI_AWADDR == M_AXI_AWSIZE
M_AXI_AWADDR == M_AXI_AWBURST
M_AXI_AWADDR == M_AXI_AWCACHE
M_AXI_AWADDR == M_AXI_AWVALID
M_AXI_AWADDR == M_AXI_WDATA
M_AXI_AWADDR == M_AXI_WSTRB
M_AXI_AWADDR == M_AXI_WLAST
M_AXI_AWADDR == M_AXI_ARID
M_AXI_AWADDR == M_AXI_ARADDR
M_AXI_AWADDR == M_AXI_ARLEN
M_AXI_AWADDR == M_AXI_ARSIZE
M_AXI_AWADDR == M_AXI_ARBURST
M_AXI_AWADDR == M_AXI_ARCACHE
M_AXI_AWADDR == M_AXI_ARVALID
M_AXI_AWADDR == reg02_r_anomaly
M_AXI_AWADDR == reg03_r_anomaly
M_AXI_AWADDR == reg04_w_anomaly
M_AXI_AWADDR == reg05_w_anomaly
M_AXI_AWADDR == M_AXI_AWVALID_wire
M_AXI_AWADDR == M_AXI_WDATA_wire
M_AXI_AWADDR == M_AXI_WLAST_wire
M_AXI_AWADDR == M_AXI_ARVALID_wire
M_AXI_AWADDR == M_AXI_RRESP_wire
M_AXI_AWADDR == M_AXI_RLAST_wire
M_AXI_AWADDR == M_AXI_RVALID_wire
M_AXI_AWADDR == AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR == AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AW_STATE
M_AXI_AWADDR == AR_STATE
M_AXI_AWADDR == R_STATE
M_AXI_AWADDR == AW_ILLEGAL_REQ
M_AXI_AWADDR == AR_ILLEGAL_REQ
M_AXI_AWADDR == W_DATA_TO_SERVE
M_AXI_AWADDR == W_B_TO_SERVE
M_AXI_AWADDR == W_CH_EN
M_AXI_AWADDR == AW_CH_DIS
M_AXI_AWADDR == AR_CH_DIS
M_AXI_AWADDR == AR_ADDR_VALID
M_AXI_AWADDR == AR_ADDR_VALID_FLAG
M_AXI_AWADDR == reg0_config
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_ARREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AR_CH_EN
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
shadow_M_AXI_ARLEN == shadow_M_AXI_ARADDR
shadow_M_AXI_ARLEN == shadow_M_AXI_RDATA_wire
shadow_M_AXI_ARLEN == shadow_M_AXI_ARADDR_wire
shadow_M_AXI_ARLEN == shadow_reg03_r_anomaly
shadow_M_AXI_ARLEN == shadow_AR_HIGH_ADDR
shadow_M_AXI_ARLEN == shadow_AR_ADDR_VALID
shadow_M_AXI_ARLEN == shadow_reg02_r_anomaly
shadow_M_AXI_ARLEN == shadow_AR_CH_EN
shadow_M_AXI_ARLEN == shadow_AR_CH_DIS
shadow_M_AXI_ARLEN == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_RLAST_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RLAST_wire == shadow_R_STATE
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
r_start_wire one of { 0, 1 }
w_start_wire == 0
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
w_done_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_AWADDR one of { -1, 0 }
M_AXI_BREADY == 1
M_AXI_RDATA one of { 0, 3 }
M_AXI_RREADY one of { -1, 1 }
M_AXI_RREADY != 0
o_data one of { -1, 4294901760L }
reg00_config one of { -1, 0, 4294967295L }
reg06_r_config one of { -1, 0, 1073750016 }
reg10_r_config one of { -1, 0, 2684383232L }
reg22_w_config one of { -1, 0, 2952790016L }
reg25_w_config one of { -1, 0, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { -1, 0, 1 }
M_AXI_AWADDR_wire >= -1
M_AXI_ARADDR_wire >= -1
M_AXI_ARLEN_wire one of { 0, 8 }
AW_ADDR_VALID one of { -1, 0, 1 }
AW_HIGH_ADDR >= -1
AR_HIGH_ADDR >= -1
internal_data one of { -1, 65535 }
shadow_M_AXI_ARCACHE one of { 0, 3 }
shadow_M_AXI_ARBURST one of { 0, 1 }
shadow_M_AXI_ARSIZE one of { 0, 2 }
shadow_M_AXI_ARLEN == 0
shadow_AR_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AR_ILL_TRANS_FIL_PTR one of { 0, 15 }
shadow_M_AXI_RRESP_wire one of { 0, 3 }
shadow_r_done_wire one of { 0, 1 }
shadow_M_AXI_RLAST_wire one of { 0, 1 }
DERIVED_taint_reg_count >= 0
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN >= w_start_wire
ARESETN != reset_wire
ARESETN >= M_AXI_AWADDR
ARESETN <= M_AXI_BREADY
ARESETN != o_data
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN >= AW_ADDR_VALID
ARESETN != AW_HIGH_ADDR
ARESETN != AR_HIGH_ADDR
ARESETN != internal_data
S_AXI_CTRL_AWADDR >= w_start_wire
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR >= M_AXI_AWADDR
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR != M_AXI_RREADY
S_AXI_CTRL_AWADDR % M_AXI_RREADY == 0
S_AXI_CTRL_AWADDR != o_data
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR != internal_data
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID >= w_start_wire
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID >= M_AXI_AWADDR
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID != o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != AR_HIGH_ADDR
S_AXI_CTRL_AWVALID != internal_data
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= w_start_wire
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY >= M_AXI_AWADDR
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY != o_data
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != AR_HIGH_ADDR
S_AXI_CTRL_AWREADY != internal_data
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= w_start_wire
S_AXI_CTRL_WDATA >= w_done_wire
S_AXI_CTRL_WDATA >= r_done_wire
S_AXI_CTRL_WDATA >= M_AXI_AWADDR
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA % M_AXI_RREADY == 0
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= axi_awaddr
S_AXI_CTRL_WDATA >= reg00_config
S_AXI_CTRL_WDATA >= reg06_r_config
S_AXI_CTRL_WDATA >= reg10_r_config
S_AXI_CTRL_WDATA >= reg22_w_config
S_AXI_CTRL_WDATA >= reg25_w_config
S_AXI_CTRL_WDATA >= reg_data_out
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB >= w_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB >= w_done_wire
S_AXI_CTRL_WSTRB >= r_done_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB != o_data
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB != internal_data
S_AXI_CTRL_WVALID >= w_start_wire
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID != o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != AR_HIGH_ADDR
S_AXI_CTRL_WVALID != internal_data
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID >= M_AXI_AWADDR
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID % M_AXI_RREADY == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= o_data
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= AR_HIGH_ADDR
S_AXI_CTRL_BVALID <= internal_data
r_start_wire >= w_start_wire
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire >= M_AXI_AWADDR
r_start_wire <= M_AXI_BREADY
r_start_wire != o_data
r_start_wire <= reg_data_out
r_start_wire != byte_index
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire >= AW_ADDR_VALID
r_start_wire != AW_HIGH_ADDR
r_start_wire != AR_HIGH_ADDR
r_start_wire != internal_data
w_start_wire <= reset_wire
w_start_wire <= r_base_addr_wire
w_start_wire <= w_base_addr_wire
w_start_wire <= w_done_wire
w_start_wire <= r_done_wire
w_start_wire >= M_AXI_AWADDR
w_start_wire <= M_AXI_RDATA
w_start_wire != M_AXI_RREADY
w_start_wire != o_data
w_start_wire <= reg_data_out
w_start_wire != byte_index
w_start_wire <= M_AXI_ARLEN_wire
w_start_wire != AW_HIGH_ADDR
w_start_wire != AR_HIGH_ADDR
w_start_wire != internal_data
reset_wire >= w_done_wire
reset_wire >= r_done_wire
reset_wire >= M_AXI_AWADDR
reset_wire <= M_AXI_BREADY
reset_wire != o_data
reset_wire != byte_index
reset_wire != M_AXI_ARLEN_wire
reset_wire != AW_HIGH_ADDR
reset_wire != AR_HIGH_ADDR
reset_wire != internal_data
r_base_addr_wire >= w_done_wire
r_base_addr_wire >= r_done_wire
r_base_addr_wire >= M_AXI_AWADDR
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire != M_AXI_RREADY
r_base_addr_wire % M_AXI_RREADY == 0
r_base_addr_wire != o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire >= M_AXI_ARADDR_wire
r_base_addr_wire >= AW_ADDR_VALID
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != AR_HIGH_ADDR
r_base_addr_wire != internal_data
w_base_addr_wire >= w_done_wire
w_base_addr_wire >= r_done_wire
w_base_addr_wire >= M_AXI_AWADDR
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire != M_AXI_RREADY
w_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire != o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire >= M_AXI_AWADDR_wire
w_base_addr_wire >= AW_ADDR_VALID
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != AR_HIGH_ADDR
w_base_addr_wire != internal_data
w_done_wire >= r_done_wire
w_done_wire >= M_AXI_AWADDR
w_done_wire <= M_AXI_BREADY
w_done_wire != o_data
w_done_wire != byte_index
w_done_wire != AW_HIGH_ADDR
w_done_wire != AR_HIGH_ADDR
w_done_wire != internal_data
r_done_wire >= M_AXI_AWADDR
r_done_wire <= M_AXI_BREADY
r_done_wire <= M_AXI_RDATA
r_done_wire != o_data
r_done_wire != byte_index
r_done_wire != AW_HIGH_ADDR
r_done_wire != AR_HIGH_ADDR
r_done_wire != internal_data
M_AXI_AWADDR < M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RDATA
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= o_data
M_AXI_AWADDR <= axi_awaddr
M_AXI_AWADDR <= reg00_config
M_AXI_AWADDR <= reg06_r_config
M_AXI_AWADDR <= reg10_r_config
M_AXI_AWADDR <= reg22_w_config
M_AXI_AWADDR <= reg25_w_config
M_AXI_AWADDR <= reg_data_out
M_AXI_AWADDR <= aw_en
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_ARADDR_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR <= AW_ADDR_VALID
M_AXI_AWADDR % AW_HIGH_ADDR == 0
M_AXI_AWADDR <= AW_HIGH_ADDR
M_AXI_AWADDR % AR_HIGH_ADDR == 0
M_AXI_AWADDR <= AR_HIGH_ADDR
M_AXI_AWADDR <= internal_data
M_AXI_BREADY != M_AXI_RDATA
M_AXI_BREADY >= M_AXI_RREADY
M_AXI_BREADY != o_data
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg00_config
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != reg_data_out
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY != M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_ARADDR_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= AW_ADDR_VALID
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != AR_HIGH_ADDR
M_AXI_BREADY != internal_data
M_AXI_RDATA != M_AXI_RREADY
M_AXI_RDATA != o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != AR_HIGH_ADDR
M_AXI_RDATA != internal_data
M_AXI_RREADY <= o_data
axi_awaddr % M_AXI_RREADY == 0
reg00_config % M_AXI_RREADY == 0
reg06_r_config % M_AXI_RREADY == 0
reg10_r_config % M_AXI_RREADY == 0
reg22_w_config % M_AXI_RREADY == 0
reg25_w_config % M_AXI_RREADY == 0
M_AXI_RREADY != reg_data_out
M_AXI_RREADY >= aw_en
aw_en % M_AXI_RREADY == 0
M_AXI_AWADDR_wire % M_AXI_RREADY == 0
M_AXI_ARADDR_wire % M_AXI_RREADY == 0
M_AXI_RREADY != M_AXI_ARLEN_wire
AW_ADDR_VALID % M_AXI_RREADY == 0
M_AXI_RREADY >= AW_ADDR_VALID
AW_HIGH_ADDR % M_AXI_RREADY == 0
M_AXI_RREADY <= AW_HIGH_ADDR
AR_HIGH_ADDR % M_AXI_RREADY == 0
M_AXI_RREADY <= AR_HIGH_ADDR
M_AXI_RREADY <= internal_data
o_data >= axi_awaddr
o_data >= reg06_r_config
o_data >= reg10_r_config
o_data >= reg22_w_config
o_data >= reg25_w_config
o_data != reg_data_out
o_data >= byte_index
o_data >= aw_en
o_data >= M_AXI_AWADDR_wire
o_data >= M_AXI_ARADDR_wire
o_data != M_AXI_ARLEN_wire
o_data >= AW_ADDR_VALID
o_data >= AW_HIGH_ADDR
o_data >= AR_HIGH_ADDR
o_data >= internal_data
axi_awaddr % byte_index == 0
axi_awaddr <= internal_data
reg00_config <= reg_data_out
reg00_config >= AW_ADDR_VALID
reg00_config % internal_data == 0
reg06_r_config % byte_index == 0
reg06_r_config >= AW_ADDR_VALID
reg10_r_config % byte_index == 0
reg10_r_config >= AW_ADDR_VALID
reg22_w_config % byte_index == 0
reg22_w_config >= AW_ADDR_VALID
reg25_w_config % byte_index == 0
reg25_w_config >= AW_ADDR_VALID
reg25_w_config % AW_HIGH_ADDR == 0
reg25_w_config % AR_HIGH_ADDR == 0
reg_data_out != byte_index
reg_data_out >= AW_ADDR_VALID
reg_data_out != AW_HIGH_ADDR
reg_data_out != AR_HIGH_ADDR
reg_data_out != internal_data
byte_index != M_AXI_ARLEN_wire
byte_index <= AW_HIGH_ADDR
byte_index <= AR_HIGH_ADDR
byte_index <= internal_data
aw_en != M_AXI_ARLEN_wire
aw_en <= AW_HIGH_ADDR
aw_en <= AR_HIGH_ADDR
aw_en <= internal_data
M_AXI_ARLEN_wire >= AW_ADDR_VALID
M_AXI_ARLEN_wire != AW_HIGH_ADDR
M_AXI_ARLEN_wire != AR_HIGH_ADDR
M_AXI_ARLEN_wire != internal_data
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= AR_HIGH_ADDR
AW_ADDR_VALID <= internal_data
AW_HIGH_ADDR <= internal_data
AR_HIGH_ADDR <= internal_data
shadow_M_AXI_ARCACHE >= shadow_M_AXI_ARBURST
shadow_M_AXI_ARCACHE >= shadow_M_AXI_ARSIZE
shadow_M_AXI_ARCACHE >= shadow_M_AXI_ARLEN
shadow_M_AXI_ARCACHE <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_M_AXI_ARCACHE <= shadow_AR_ILL_TRANS_FIL_PTR
shadow_M_AXI_ARBURST <= shadow_M_AXI_ARSIZE
shadow_M_AXI_ARBURST >= shadow_M_AXI_ARLEN
shadow_M_AXI_ARBURST <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_M_AXI_ARBURST <= shadow_AR_ILL_TRANS_FIL_PTR
shadow_M_AXI_ARBURST <= shadow_r_done_wire
shadow_M_AXI_ARSIZE >= shadow_M_AXI_ARLEN
shadow_M_AXI_ARSIZE <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_M_AXI_ARSIZE <= shadow_AR_ILL_TRANS_FIL_PTR
shadow_M_AXI_ARLEN <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_M_AXI_ARLEN <= shadow_AR_ILL_TRANS_FIL_PTR
shadow_M_AXI_ARLEN <= shadow_M_AXI_RRESP_wire
shadow_M_AXI_ARLEN <= shadow_r_done_wire
shadow_M_AXI_ARLEN <= shadow_M_AXI_RLAST_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_AR_ILL_TRANS_FIL_PTR
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_RRESP_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_r_done_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_RLAST_wire
shadow_M_AXI_RRESP_wire >= shadow_M_AXI_RLAST_wire
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
===========================================================================
..tick():::EXIT
w_start_wire == w_done_wire
w_start_wire == r_done_wire
w_start_wire == M_AXI_WVALID
w_start_wire == M_AXI_BVALID
w_start_wire == M_AXI_RLAST
w_start_wire == M_AXI_RVALID
w_start_wire == i_config
w_start_wire == reg01_config
w_start_wire == M_AXI_WVALID_wire
w_start_wire == M_AXI_BRESP_wire
w_start_wire == M_AXI_BVALID_wire
w_start_wire == B_STATE
w_start_wire == AW_EN_RST
w_start_wire == AR_EN_RST
w_start_wire == orig(w_start_wire)
w_start_wire == orig(M_AXI_WVALID)
w_start_wire == orig(M_AXI_BVALID)
w_start_wire == orig(M_AXI_RLAST)
w_start_wire == orig(M_AXI_RVALID)
w_start_wire == orig(i_config)
w_start_wire == orig(reg01_config)
w_start_wire == orig(M_AXI_WVALID_wire)
w_start_wire == orig(M_AXI_BRESP_wire)
w_start_wire == orig(M_AXI_BVALID_wire)
w_start_wire == orig(B_STATE)
w_start_wire == orig(AW_EN_RST)
w_start_wire == orig(AR_EN_RST)
M_AXI_AWADDR == M_AXI_AWLEN
M_AXI_AWADDR == M_AXI_AWSIZE
M_AXI_AWADDR == M_AXI_AWBURST
M_AXI_AWADDR == M_AXI_AWCACHE
M_AXI_AWADDR == M_AXI_AWVALID
M_AXI_AWADDR == M_AXI_WDATA
M_AXI_AWADDR == M_AXI_WSTRB
M_AXI_AWADDR == M_AXI_WLAST
M_AXI_AWADDR == M_AXI_ARID
M_AXI_AWADDR == M_AXI_ARADDR
M_AXI_AWADDR == M_AXI_ARLEN
M_AXI_AWADDR == M_AXI_ARSIZE
M_AXI_AWADDR == M_AXI_ARBURST
M_AXI_AWADDR == M_AXI_ARCACHE
M_AXI_AWADDR == M_AXI_ARVALID
M_AXI_AWADDR == reg02_r_anomaly
M_AXI_AWADDR == reg03_r_anomaly
M_AXI_AWADDR == reg04_w_anomaly
M_AXI_AWADDR == reg05_w_anomaly
M_AXI_AWADDR == M_AXI_AWADDR_wire
M_AXI_AWADDR == M_AXI_AWVALID_wire
M_AXI_AWADDR == M_AXI_WDATA_wire
M_AXI_AWADDR == M_AXI_WLAST_wire
M_AXI_AWADDR == M_AXI_ARADDR_wire
M_AXI_AWADDR == M_AXI_ARVALID_wire
M_AXI_AWADDR == M_AXI_RRESP_wire
M_AXI_AWADDR == M_AXI_RLAST_wire
M_AXI_AWADDR == M_AXI_RVALID_wire
M_AXI_AWADDR == AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR == AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR == AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR == AW_STATE
M_AXI_AWADDR == AR_STATE
M_AXI_AWADDR == R_STATE
M_AXI_AWADDR == AW_ILLEGAL_REQ
M_AXI_AWADDR == AR_ILLEGAL_REQ
M_AXI_AWADDR == W_DATA_TO_SERVE
M_AXI_AWADDR == W_B_TO_SERVE
M_AXI_AWADDR == W_CH_EN
M_AXI_AWADDR == AW_CH_DIS
M_AXI_AWADDR == AR_CH_DIS
M_AXI_AWADDR == AR_ADDR_VALID
M_AXI_AWADDR == AR_ADDR_VALID_FLAG
M_AXI_AWADDR == reg0_config
M_AXI_AWADDR == orig(M_AXI_AWADDR)
M_AXI_AWADDR == orig(M_AXI_AWLEN)
M_AXI_AWADDR == orig(M_AXI_AWSIZE)
M_AXI_AWADDR == orig(M_AXI_AWBURST)
M_AXI_AWADDR == orig(M_AXI_AWCACHE)
M_AXI_AWADDR == orig(M_AXI_AWVALID)
M_AXI_AWADDR == orig(M_AXI_WDATA)
M_AXI_AWADDR == orig(M_AXI_WSTRB)
M_AXI_AWADDR == orig(M_AXI_WLAST)
M_AXI_AWADDR == orig(M_AXI_ARID)
M_AXI_AWADDR == orig(M_AXI_ARADDR)
M_AXI_AWADDR == orig(M_AXI_ARLEN)
M_AXI_AWADDR == orig(M_AXI_ARSIZE)
M_AXI_AWADDR == orig(M_AXI_ARBURST)
M_AXI_AWADDR == orig(M_AXI_ARCACHE)
M_AXI_AWADDR == orig(M_AXI_ARVALID)
M_AXI_AWADDR == orig(reg02_r_anomaly)
M_AXI_AWADDR == orig(reg03_r_anomaly)
M_AXI_AWADDR == orig(reg04_w_anomaly)
M_AXI_AWADDR == orig(reg05_w_anomaly)
M_AXI_AWADDR == orig(M_AXI_AWVALID_wire)
M_AXI_AWADDR == orig(M_AXI_WDATA_wire)
M_AXI_AWADDR == orig(M_AXI_WLAST_wire)
M_AXI_AWADDR == orig(M_AXI_ARVALID_wire)
M_AXI_AWADDR == orig(M_AXI_RRESP_wire)
M_AXI_AWADDR == orig(M_AXI_RLAST_wire)
M_AXI_AWADDR == orig(M_AXI_RVALID_wire)
M_AXI_AWADDR == orig(AW_ILL_TRANS_FIL_PTR)
M_AXI_AWADDR == orig(AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_AWADDR == orig(AW_ILL_TRANS_SRV_PTR)
M_AXI_AWADDR == orig(AR_ILL_TRANS_FIL_PTR)
M_AXI_AWADDR == orig(AR_ILL_TRANS_SRV_PTR)
M_AXI_AWADDR == orig(AW_STATE)
M_AXI_AWADDR == orig(AR_STATE)
M_AXI_AWADDR == orig(R_STATE)
M_AXI_AWADDR == orig(AW_ILLEGAL_REQ)
M_AXI_AWADDR == orig(AR_ILLEGAL_REQ)
M_AXI_AWADDR == orig(W_DATA_TO_SERVE)
M_AXI_AWADDR == orig(W_B_TO_SERVE)
M_AXI_AWADDR == orig(W_CH_EN)
M_AXI_AWADDR == orig(AW_CH_DIS)
M_AXI_AWADDR == orig(AR_CH_DIS)
M_AXI_AWADDR == orig(AR_ADDR_VALID)
M_AXI_AWADDR == orig(AR_ADDR_VALID_FLAG)
M_AXI_AWADDR == orig(reg0_config)
M_AXI_BREADY == orig(M_AXI_BREADY)
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_ARREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AR_CH_EN
M_AXI_RREADY == orig(M_AXI_RREADY)
M_AXI_RREADY == orig(M_AXI_AWREADY_wire)
M_AXI_RREADY == orig(M_AXI_ARREADY_wire)
M_AXI_RREADY == orig(M_AXI_RREADY_wire)
M_AXI_RREADY == orig(AW_CH_EN)
M_AXI_RREADY == orig(AR_CH_EN)
o_data == orig(o_data)
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
AW_HIGH_ADDR == AR_HIGH_ADDR
internal_data == orig(internal_data)
shadow_M_AXI_ARCACHE == shadow_M_AXI_ARBURST
shadow_M_AXI_ARCACHE == shadow_M_AXI_ARSIZE
shadow_M_AXI_ARCACHE == shadow_M_AXI_ARLEN
shadow_M_AXI_ARCACHE == shadow_M_AXI_ARADDR
shadow_M_AXI_ARCACHE == shadow_AR_ILL_TRANS_FIL_PTR
shadow_M_AXI_ARCACHE == shadow_M_AXI_RDATA_wire
shadow_M_AXI_ARCACHE == shadow_M_AXI_ARADDR_wire
shadow_M_AXI_ARCACHE == shadow_reg03_r_anomaly
shadow_M_AXI_ARCACHE == shadow_AR_HIGH_ADDR
shadow_M_AXI_ARCACHE == shadow_AR_ADDR_VALID
shadow_M_AXI_ARCACHE == shadow_reg02_r_anomaly
shadow_M_AXI_ARCACHE == shadow_AR_CH_EN
shadow_M_AXI_ARCACHE == shadow_AR_CH_DIS
shadow_M_AXI_ARCACHE == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_ARCACHE == orig(shadow_M_AXI_ARLEN)
shadow_M_AXI_ARCACHE == orig(shadow_M_AXI_ARADDR)
shadow_M_AXI_ARCACHE == orig(shadow_M_AXI_RDATA_wire)
shadow_M_AXI_ARCACHE == orig(shadow_M_AXI_ARADDR_wire)
shadow_M_AXI_ARCACHE == orig(shadow_reg03_r_anomaly)
shadow_M_AXI_ARCACHE == orig(shadow_AR_HIGH_ADDR)
shadow_M_AXI_ARCACHE == orig(shadow_AR_ADDR_VALID)
shadow_M_AXI_ARCACHE == orig(shadow_reg02_r_anomaly)
shadow_M_AXI_ARCACHE == orig(shadow_AR_CH_EN)
shadow_M_AXI_ARCACHE == orig(shadow_AR_CH_DIS)
shadow_M_AXI_ARCACHE == orig(shadow_AR_ADDR_VALID_FLAG)
shadow_M_AXI_RRESP_wire == orig(shadow_M_AXI_RRESP_wire)
shadow_M_AXI_RLAST_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RLAST_wire == shadow_R_STATE
shadow_M_AXI_RLAST_wire == orig(shadow_M_AXI_RLAST_wire)
shadow_M_AXI_RLAST_wire == orig(shadow_M_AXI_RVALID_wire)
shadow_M_AXI_RLAST_wire == orig(shadow_R_STATE)
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
r_start_wire one of { 0, 1 }
w_start_wire == 0
reset_wire one of { 0, 1 }
r_base_addr_wire >= 0
w_base_addr_wire >= 0
M_AXI_AWADDR one of { -1, 0 }
M_AXI_BREADY == 1
M_AXI_RDATA one of { 0, 3 }
M_AXI_RREADY one of { -1, 1 }
M_AXI_RREADY != 0
o_data one of { -1, 4294901760L }
reg00_config one of { -1, 0, 4294967295L }
reg06_r_config one of { -1, 0, 1073750016 }
reg10_r_config one of { -1, 0, 2684383232L }
reg22_w_config one of { -1, 0, 2952790016L }
reg25_w_config one of { -1, 0, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
byte_index != 0
aw_en one of { -1, 0, 1 }
M_AXI_ARLEN_wire one of { 0, 8 }
AW_ADDR_VALID one of { -1, 0, 1 }
AW_HIGH_ADDR one of { -1, 4, 36 }
internal_data one of { -1, 65535 }
shadow_M_AXI_ARCACHE == 0
shadow_AR_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_M_AXI_RRESP_wire one of { 0, 3 }
shadow_r_done_wire one of { 0, 1 }
shadow_M_AXI_RLAST_wire one of { 0, 1 }
DERIVED_taint_reg_count one of { 0, 5, 6 }
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= r_start_wire
ARESETN >= w_start_wire
ARESETN != reset_wire
ARESETN >= M_AXI_AWADDR
ARESETN <= M_AXI_BREADY
ARESETN != o_data
ARESETN != byte_index
ARESETN <= M_AXI_ARLEN_wire
ARESETN >= AW_ADDR_VALID
ARESETN != AW_HIGH_ADDR
ARESETN != internal_data
ARESETN >= orig(ARESETN)
ARESETN >= orig(S_AXI_CTRL_AWVALID)
ARESETN >= orig(S_AXI_CTRL_AWREADY)
ARESETN >= orig(S_AXI_CTRL_WVALID)
ARESETN >= orig(S_AXI_CTRL_BVALID)
ARESETN >= orig(r_start_wire)
ARESETN != orig(byte_index)
ARESETN >= orig(AW_ADDR_VALID)
ARESETN != orig(AW_HIGH_ADDR)
ARESETN != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWADDR >= w_start_wire
S_AXI_CTRL_AWADDR <= r_base_addr_wire
S_AXI_CTRL_AWADDR <= w_base_addr_wire
S_AXI_CTRL_AWADDR >= M_AXI_AWADDR
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR != M_AXI_RREADY
S_AXI_CTRL_AWADDR % M_AXI_RREADY == 0
S_AXI_CTRL_AWADDR != o_data
S_AXI_CTRL_AWADDR % byte_index == 0
S_AXI_CTRL_AWADDR != internal_data
S_AXI_CTRL_AWADDR <= orig(r_base_addr_wire)
S_AXI_CTRL_AWADDR <= orig(w_base_addr_wire)
S_AXI_CTRL_AWADDR % orig(byte_index) == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID >= w_start_wire
S_AXI_CTRL_AWVALID <= r_base_addr_wire
S_AXI_CTRL_AWVALID <= w_base_addr_wire
S_AXI_CTRL_AWVALID >= M_AXI_AWADDR
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID != o_data
S_AXI_CTRL_AWVALID != byte_index
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != internal_data
S_AXI_CTRL_AWVALID <= orig(ARESETN)
S_AXI_CTRL_AWVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_AWVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_AWVALID != orig(byte_index)
S_AXI_CTRL_AWVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= w_start_wire
S_AXI_CTRL_AWREADY <= r_base_addr_wire
S_AXI_CTRL_AWREADY <= w_base_addr_wire
S_AXI_CTRL_AWREADY >= M_AXI_AWADDR
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY != o_data
S_AXI_CTRL_AWREADY != byte_index
S_AXI_CTRL_AWREADY <= M_AXI_ARLEN_wire
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != internal_data
S_AXI_CTRL_AWREADY <= orig(ARESETN)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY <= orig(r_base_addr_wire)
S_AXI_CTRL_AWREADY <= orig(w_base_addr_wire)
S_AXI_CTRL_AWREADY != orig(byte_index)
S_AXI_CTRL_AWREADY <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_AWREADY != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWREADY != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= r_start_wire
S_AXI_CTRL_WDATA >= w_start_wire
S_AXI_CTRL_WDATA >= M_AXI_AWADDR
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA % M_AXI_RREADY == 0
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA >= axi_awaddr
S_AXI_CTRL_WDATA >= reg00_config
S_AXI_CTRL_WDATA >= reg06_r_config
S_AXI_CTRL_WDATA >= reg10_r_config
S_AXI_CTRL_WDATA >= reg22_w_config
S_AXI_CTRL_WDATA >= reg25_w_config
S_AXI_CTRL_WDATA >= reg_data_out
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WDATA >= orig(r_start_wire)
S_AXI_CTRL_WDATA >= orig(w_done_wire)
S_AXI_CTRL_WDATA >= orig(r_done_wire)
S_AXI_CTRL_WDATA >= orig(M_AXI_RDATA)
S_AXI_CTRL_WDATA >= orig(axi_awaddr)
S_AXI_CTRL_WDATA >= orig(reg00_config)
S_AXI_CTRL_WDATA >= orig(reg06_r_config)
S_AXI_CTRL_WDATA >= orig(reg10_r_config)
S_AXI_CTRL_WDATA >= orig(reg22_w_config)
S_AXI_CTRL_WDATA >= orig(reg25_w_config)
S_AXI_CTRL_WDATA >= orig(reg_data_out)
S_AXI_CTRL_WDATA != orig(byte_index)
S_AXI_CTRL_WDATA >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WDATA != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WDATA != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= r_start_wire
S_AXI_CTRL_WSTRB >= w_start_wire
S_AXI_CTRL_WSTRB <= r_base_addr_wire
S_AXI_CTRL_WSTRB <= w_base_addr_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB != o_data
S_AXI_CTRL_WSTRB > byte_index
S_AXI_CTRL_WSTRB != aw_en
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != internal_data
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(r_start_wire)
S_AXI_CTRL_WSTRB <= orig(r_base_addr_wire)
S_AXI_CTRL_WSTRB <= orig(w_base_addr_wire)
S_AXI_CTRL_WSTRB >= orig(w_done_wire)
S_AXI_CTRL_WSTRB >= orig(r_done_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RDATA)
S_AXI_CTRL_WSTRB > orig(byte_index)
S_AXI_CTRL_WSTRB != orig(aw_en)
S_AXI_CTRL_WSTRB >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WSTRB != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WSTRB != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WVALID >= w_start_wire
S_AXI_CTRL_WVALID <= r_base_addr_wire
S_AXI_CTRL_WVALID <= w_base_addr_wire
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID != o_data
S_AXI_CTRL_WVALID != byte_index
S_AXI_CTRL_WVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != internal_data
S_AXI_CTRL_WVALID <= orig(ARESETN)
S_AXI_CTRL_WVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_WVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_WVALID != orig(byte_index)
S_AXI_CTRL_WVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_WVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_BVALID <= r_base_addr_wire
S_AXI_CTRL_BVALID <= w_base_addr_wire
S_AXI_CTRL_BVALID >= M_AXI_AWADDR
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID % M_AXI_RREADY == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= o_data
S_AXI_CTRL_BVALID <= reg06_r_config
S_AXI_CTRL_BVALID <= M_AXI_ARLEN_wire
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= internal_data
S_AXI_CTRL_BVALID <= orig(ARESETN)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID <= orig(r_base_addr_wire)
S_AXI_CTRL_BVALID <= orig(w_base_addr_wire)
S_AXI_CTRL_BVALID <= orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BVALID <= orig(AW_HIGH_ADDR)
S_AXI_CTRL_BVALID <= orig(AR_HIGH_ADDR)
r_start_wire >= w_start_wire
r_start_wire <= r_base_addr_wire
r_start_wire <= w_base_addr_wire
r_start_wire >= M_AXI_AWADDR
r_start_wire <= M_AXI_BREADY
r_start_wire != o_data
r_start_wire <= reg_data_out
r_start_wire != byte_index
r_start_wire <= M_AXI_ARLEN_wire
r_start_wire >= AW_ADDR_VALID
r_start_wire != AW_HIGH_ADDR
r_start_wire != internal_data
r_start_wire <= orig(ARESETN)
r_start_wire <= orig(S_AXI_CTRL_WDATA)
r_start_wire <= orig(S_AXI_CTRL_WSTRB)
r_start_wire >= orig(r_start_wire)
r_start_wire <= orig(r_base_addr_wire)
r_start_wire <= orig(w_base_addr_wire)
r_start_wire != orig(byte_index)
r_start_wire <= orig(M_AXI_ARLEN_wire)
r_start_wire >= orig(AW_ADDR_VALID)
r_start_wire != orig(AW_HIGH_ADDR)
r_start_wire != orig(AR_HIGH_ADDR)
w_start_wire <= reset_wire
w_start_wire <= r_base_addr_wire
w_start_wire <= w_base_addr_wire
w_start_wire >= M_AXI_AWADDR
w_start_wire <= M_AXI_RDATA
w_start_wire != M_AXI_RREADY
w_start_wire != o_data
w_start_wire <= reg_data_out
w_start_wire != byte_index
w_start_wire <= M_AXI_ARLEN_wire
w_start_wire != AW_HIGH_ADDR
w_start_wire != internal_data
w_start_wire <= orig(ARESETN)
w_start_wire <= orig(S_AXI_CTRL_AWADDR)
w_start_wire <= orig(S_AXI_CTRL_AWVALID)
w_start_wire <= orig(S_AXI_CTRL_AWREADY)
w_start_wire <= orig(S_AXI_CTRL_WDATA)
w_start_wire <= orig(S_AXI_CTRL_WSTRB)
w_start_wire <= orig(S_AXI_CTRL_WVALID)
w_start_wire <= orig(r_start_wire)
w_start_wire <= orig(reset_wire)
w_start_wire <= orig(r_base_addr_wire)
w_start_wire <= orig(w_base_addr_wire)
w_start_wire <= orig(w_done_wire)
w_start_wire <= orig(r_done_wire)
w_start_wire <= orig(M_AXI_RDATA)
w_start_wire <= orig(reg_data_out)
w_start_wire != orig(byte_index)
w_start_wire <= orig(M_AXI_ARLEN_wire)
w_start_wire != orig(AW_HIGH_ADDR)
w_start_wire != orig(AR_HIGH_ADDR)
reset_wire >= M_AXI_AWADDR
reset_wire <= M_AXI_BREADY
reset_wire != o_data
reset_wire != byte_index
reset_wire != M_AXI_ARLEN_wire
reset_wire != AW_HIGH_ADDR
reset_wire != internal_data
reset_wire <= orig(reset_wire)
reset_wire >= orig(w_done_wire)
reset_wire >= orig(r_done_wire)
reset_wire != orig(byte_index)
reset_wire != orig(AW_HIGH_ADDR)
reset_wire != orig(AR_HIGH_ADDR)
r_base_addr_wire >= M_AXI_AWADDR
r_base_addr_wire != M_AXI_BREADY
r_base_addr_wire >= M_AXI_RDATA
r_base_addr_wire != M_AXI_RREADY
r_base_addr_wire % M_AXI_RREADY == 0
r_base_addr_wire != o_data
r_base_addr_wire >= axi_awaddr
r_base_addr_wire > byte_index
r_base_addr_wire != aw_en
r_base_addr_wire >= AW_ADDR_VALID
r_base_addr_wire != AW_HIGH_ADDR
r_base_addr_wire != internal_data
r_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
r_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_AWREADY)
r_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
r_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
r_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
r_base_addr_wire >= orig(r_start_wire)
r_base_addr_wire >= orig(w_done_wire)
r_base_addr_wire >= orig(r_done_wire)
r_base_addr_wire >= orig(M_AXI_RDATA)
r_base_addr_wire >= orig(axi_awaddr)
r_base_addr_wire > orig(byte_index)
r_base_addr_wire != orig(aw_en)
r_base_addr_wire >= orig(M_AXI_ARADDR_wire)
r_base_addr_wire >= orig(AW_ADDR_VALID)
r_base_addr_wire != orig(AW_HIGH_ADDR)
r_base_addr_wire != orig(AR_HIGH_ADDR)
w_base_addr_wire >= M_AXI_AWADDR
w_base_addr_wire != M_AXI_BREADY
w_base_addr_wire >= M_AXI_RDATA
w_base_addr_wire != M_AXI_RREADY
w_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire != o_data
w_base_addr_wire >= axi_awaddr
w_base_addr_wire > byte_index
w_base_addr_wire != aw_en
w_base_addr_wire >= AW_ADDR_VALID
w_base_addr_wire != AW_HIGH_ADDR
w_base_addr_wire != internal_data
w_base_addr_wire >= orig(S_AXI_CTRL_AWADDR)
w_base_addr_wire >= orig(S_AXI_CTRL_AWVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_AWREADY)
w_base_addr_wire >= orig(S_AXI_CTRL_WSTRB)
w_base_addr_wire >= orig(S_AXI_CTRL_WVALID)
w_base_addr_wire >= orig(S_AXI_CTRL_BVALID)
w_base_addr_wire >= orig(r_start_wire)
w_base_addr_wire >= orig(w_done_wire)
w_base_addr_wire >= orig(r_done_wire)
w_base_addr_wire >= orig(M_AXI_RDATA)
w_base_addr_wire >= orig(axi_awaddr)
w_base_addr_wire > orig(byte_index)
w_base_addr_wire != orig(aw_en)
w_base_addr_wire >= orig(M_AXI_AWADDR_wire)
w_base_addr_wire >= orig(AW_ADDR_VALID)
w_base_addr_wire != orig(AW_HIGH_ADDR)
w_base_addr_wire != orig(AR_HIGH_ADDR)
M_AXI_AWADDR < M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RDATA
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= o_data
M_AXI_AWADDR <= axi_awaddr
M_AXI_AWADDR <= reg00_config
M_AXI_AWADDR <= reg06_r_config
M_AXI_AWADDR <= reg10_r_config
M_AXI_AWADDR <= reg22_w_config
M_AXI_AWADDR <= reg25_w_config
M_AXI_AWADDR <= reg_data_out
M_AXI_AWADDR <= aw_en
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR <= AW_ADDR_VALID
M_AXI_AWADDR % AW_HIGH_ADDR == 0
M_AXI_AWADDR <= AW_HIGH_ADDR
M_AXI_AWADDR <= internal_data
M_AXI_AWADDR <= orig(ARESETN)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWADDR)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWVALID)
M_AXI_AWADDR <= orig(S_AXI_CTRL_AWREADY)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR <= orig(S_AXI_CTRL_BVALID)
M_AXI_AWADDR <= orig(r_start_wire)
M_AXI_AWADDR <= orig(reset_wire)
M_AXI_AWADDR <= orig(r_base_addr_wire)
M_AXI_AWADDR <= orig(w_base_addr_wire)
M_AXI_AWADDR <= orig(w_done_wire)
M_AXI_AWADDR <= orig(r_done_wire)
M_AXI_AWADDR <= orig(M_AXI_RDATA)
M_AXI_AWADDR <= orig(axi_awaddr)
M_AXI_AWADDR <= orig(reg00_config)
M_AXI_AWADDR <= orig(reg06_r_config)
M_AXI_AWADDR <= orig(reg10_r_config)
M_AXI_AWADDR <= orig(reg22_w_config)
M_AXI_AWADDR <= orig(reg25_w_config)
M_AXI_AWADDR <= orig(reg_data_out)
M_AXI_AWADDR <= orig(aw_en)
M_AXI_AWADDR <= orig(M_AXI_AWADDR_wire)
M_AXI_AWADDR <= orig(M_AXI_ARADDR_wire)
M_AXI_AWADDR <= orig(M_AXI_ARLEN_wire)
M_AXI_AWADDR <= orig(AW_ADDR_VALID)
M_AXI_AWADDR % orig(AW_HIGH_ADDR) == 0
M_AXI_AWADDR <= orig(AW_HIGH_ADDR)
M_AXI_AWADDR % orig(AR_HIGH_ADDR) == 0
M_AXI_AWADDR <= orig(AR_HIGH_ADDR)
M_AXI_BREADY != M_AXI_RDATA
M_AXI_BREADY >= M_AXI_RREADY
M_AXI_BREADY != o_data
M_AXI_BREADY != axi_awaddr
M_AXI_BREADY != reg00_config
M_AXI_BREADY != reg06_r_config
M_AXI_BREADY != reg10_r_config
M_AXI_BREADY != reg22_w_config
M_AXI_BREADY != reg25_w_config
M_AXI_BREADY != reg_data_out
M_AXI_BREADY != byte_index
M_AXI_BREADY >= aw_en
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= AW_ADDR_VALID
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != internal_data
M_AXI_BREADY >= orig(ARESETN)
M_AXI_BREADY != orig(S_AXI_CTRL_AWADDR)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWREADY)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY >= orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(r_start_wire)
M_AXI_BREADY >= orig(reset_wire)
M_AXI_BREADY != orig(r_base_addr_wire)
M_AXI_BREADY != orig(w_base_addr_wire)
M_AXI_BREADY >= orig(w_done_wire)
M_AXI_BREADY >= orig(r_done_wire)
M_AXI_BREADY != orig(M_AXI_RDATA)
M_AXI_BREADY != orig(axi_awaddr)
M_AXI_BREADY != orig(reg00_config)
M_AXI_BREADY != orig(reg06_r_config)
M_AXI_BREADY != orig(reg10_r_config)
M_AXI_BREADY != orig(reg22_w_config)
M_AXI_BREADY != orig(reg25_w_config)
M_AXI_BREADY != orig(reg_data_out)
M_AXI_BREADY != orig(byte_index)
M_AXI_BREADY >= orig(aw_en)
M_AXI_BREADY != orig(M_AXI_AWADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARADDR_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= orig(AW_ADDR_VALID)
M_AXI_BREADY != orig(AW_HIGH_ADDR)
M_AXI_BREADY != orig(AR_HIGH_ADDR)
M_AXI_RDATA != M_AXI_RREADY
M_AXI_RDATA != o_data
M_AXI_RDATA != byte_index
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != internal_data
M_AXI_RDATA <= orig(S_AXI_CTRL_WDATA)
M_AXI_RDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RDATA <= orig(r_base_addr_wire)
M_AXI_RDATA <= orig(w_base_addr_wire)
M_AXI_RDATA >= orig(r_done_wire)
M_AXI_RDATA <= orig(M_AXI_RDATA)
M_AXI_RDATA != orig(byte_index)
M_AXI_RDATA != orig(AW_HIGH_ADDR)
M_AXI_RDATA != orig(AR_HIGH_ADDR)
M_AXI_RREADY <= o_data
axi_awaddr % M_AXI_RREADY == 0
reg00_config % M_AXI_RREADY == 0
reg06_r_config % M_AXI_RREADY == 0
reg10_r_config % M_AXI_RREADY == 0
reg22_w_config % M_AXI_RREADY == 0
reg25_w_config % M_AXI_RREADY == 0
M_AXI_RREADY != reg_data_out
M_AXI_RREADY >= aw_en
aw_en % M_AXI_RREADY == 0
M_AXI_RREADY != M_AXI_ARLEN_wire
AW_ADDR_VALID % M_AXI_RREADY == 0
M_AXI_RREADY >= AW_ADDR_VALID
AW_HIGH_ADDR % M_AXI_RREADY == 0
M_AXI_RREADY <= AW_HIGH_ADDR
M_AXI_RREADY <= internal_data
M_AXI_RREADY != orig(S_AXI_CTRL_AWADDR)
orig(S_AXI_CTRL_AWADDR) % M_AXI_RREADY == 0
orig(S_AXI_CTRL_WDATA) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(r_base_addr_wire)
orig(r_base_addr_wire) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(w_base_addr_wire)
orig(w_base_addr_wire) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(M_AXI_RDATA)
orig(axi_awaddr) % M_AXI_RREADY == 0
orig(reg00_config) % M_AXI_RREADY == 0
orig(reg06_r_config) % M_AXI_RREADY == 0
orig(reg10_r_config) % M_AXI_RREADY == 0
orig(reg22_w_config) % M_AXI_RREADY == 0
orig(reg25_w_config) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(reg_data_out)
M_AXI_RREADY >= orig(aw_en)
orig(aw_en) % M_AXI_RREADY == 0
orig(M_AXI_AWADDR_wire) % M_AXI_RREADY == 0
orig(M_AXI_ARADDR_wire) % M_AXI_RREADY == 0
M_AXI_RREADY != orig(M_AXI_ARLEN_wire)
M_AXI_RREADY >= orig(AW_ADDR_VALID)
orig(AW_ADDR_VALID) % M_AXI_RREADY == 0
M_AXI_RREADY <= orig(AW_HIGH_ADDR)
orig(AW_HIGH_ADDR) % M_AXI_RREADY == 0
M_AXI_RREADY <= orig(AR_HIGH_ADDR)
orig(AR_HIGH_ADDR) % M_AXI_RREADY == 0
o_data >= axi_awaddr
o_data >= reg06_r_config
o_data >= reg10_r_config
o_data >= reg22_w_config
o_data >= reg25_w_config
o_data != reg_data_out
o_data >= byte_index
o_data >= aw_en
o_data != M_AXI_ARLEN_wire
o_data >= AW_ADDR_VALID
o_data >= AW_HIGH_ADDR
o_data >= internal_data
o_data != orig(ARESETN)
o_data != orig(S_AXI_CTRL_AWADDR)
o_data != orig(S_AXI_CTRL_AWVALID)
o_data != orig(S_AXI_CTRL_AWREADY)
o_data != orig(S_AXI_CTRL_WDATA)
o_data != orig(S_AXI_CTRL_WSTRB)
o_data != orig(S_AXI_CTRL_WVALID)
o_data >= orig(S_AXI_CTRL_BVALID)
o_data != orig(r_start_wire)
o_data != orig(reset_wire)
o_data != orig(r_base_addr_wire)
o_data != orig(w_base_addr_wire)
o_data != orig(w_done_wire)
o_data != orig(r_done_wire)
o_data != orig(M_AXI_RDATA)
o_data >= orig(axi_awaddr)
o_data >= orig(reg06_r_config)
o_data >= orig(reg10_r_config)
o_data >= orig(reg22_w_config)
o_data >= orig(reg25_w_config)
o_data != orig(reg_data_out)
o_data >= orig(byte_index)
o_data >= orig(aw_en)
o_data >= orig(M_AXI_AWADDR_wire)
o_data >= orig(M_AXI_ARADDR_wire)
o_data != orig(M_AXI_ARLEN_wire)
o_data >= orig(AW_ADDR_VALID)
o_data >= orig(AW_HIGH_ADDR)
o_data >= orig(AR_HIGH_ADDR)
axi_awaddr % byte_index == 0
axi_awaddr <= internal_data
axi_awaddr <= orig(S_AXI_CTRL_WDATA)
axi_awaddr <= orig(r_base_addr_wire)
axi_awaddr <= orig(w_base_addr_wire)
axi_awaddr % orig(byte_index) == 0
reg00_config <= reg_data_out
reg00_config >= AW_ADDR_VALID
reg00_config % internal_data == 0
reg00_config <= orig(S_AXI_CTRL_WDATA)
reg00_config >= orig(reg00_config)
reg00_config >= orig(AW_ADDR_VALID)
reg06_r_config % byte_index == 0
reg06_r_config >= AW_ADDR_VALID
reg06_r_config <= orig(S_AXI_CTRL_WDATA)
reg06_r_config >= orig(S_AXI_CTRL_BVALID)
reg06_r_config >= orig(axi_awaddr)
reg06_r_config >= orig(reg06_r_config)
reg06_r_config % orig(byte_index) == 0
reg06_r_config >= orig(AW_ADDR_VALID)
reg10_r_config % byte_index == 0
reg10_r_config >= AW_ADDR_VALID
reg10_r_config <= orig(S_AXI_CTRL_WDATA)
reg10_r_config >= orig(reg10_r_config)
reg10_r_config % orig(byte_index) == 0
reg10_r_config >= orig(AW_ADDR_VALID)
reg22_w_config % byte_index == 0
reg22_w_config >= AW_ADDR_VALID
reg22_w_config <= orig(S_AXI_CTRL_WDATA)
reg22_w_config >= orig(reg22_w_config)
reg22_w_config % orig(byte_index) == 0
reg22_w_config >= orig(AW_ADDR_VALID)
reg25_w_config % byte_index == 0
reg25_w_config >= AW_ADDR_VALID
reg25_w_config % AW_HIGH_ADDR == 0
reg25_w_config <= orig(S_AXI_CTRL_WDATA)
reg25_w_config >= orig(reg25_w_config)
reg25_w_config % orig(byte_index) == 0
reg25_w_config >= orig(AW_ADDR_VALID)
reg25_w_config % orig(AW_HIGH_ADDR) == 0
reg25_w_config % orig(AR_HIGH_ADDR) == 0
reg_data_out != byte_index
reg_data_out >= AW_ADDR_VALID
reg_data_out != AW_HIGH_ADDR
reg_data_out != internal_data
reg_data_out <= orig(S_AXI_CTRL_WDATA)
reg_data_out >= orig(r_start_wire)
reg_data_out >= orig(reg00_config)
reg_data_out >= orig(reg_data_out)
reg_data_out != orig(byte_index)
reg_data_out >= orig(AW_ADDR_VALID)
reg_data_out != orig(AW_HIGH_ADDR)
reg_data_out != orig(AR_HIGH_ADDR)
byte_index != M_AXI_ARLEN_wire
AW_HIGH_ADDR % byte_index == 0
byte_index <= AW_HIGH_ADDR
byte_index <= internal_data
byte_index != orig(ARESETN)
orig(S_AXI_CTRL_AWADDR) % byte_index == 0
byte_index != orig(S_AXI_CTRL_AWVALID)
byte_index != orig(S_AXI_CTRL_AWREADY)
byte_index != orig(S_AXI_CTRL_WDATA)
byte_index < orig(S_AXI_CTRL_WSTRB)
byte_index != orig(S_AXI_CTRL_WVALID)
byte_index != orig(r_start_wire)
byte_index != orig(reset_wire)
byte_index < orig(r_base_addr_wire)
byte_index < orig(w_base_addr_wire)
byte_index != orig(w_done_wire)
byte_index != orig(r_done_wire)
byte_index != orig(M_AXI_RDATA)
orig(axi_awaddr) % byte_index == 0
orig(reg06_r_config) % byte_index == 0
orig(reg10_r_config) % byte_index == 0
orig(reg22_w_config) % byte_index == 0
orig(reg25_w_config) % byte_index == 0
byte_index != orig(reg_data_out)
byte_index >= orig(byte_index)
byte_index != orig(M_AXI_ARLEN_wire)
byte_index <= orig(AW_HIGH_ADDR)
byte_index <= orig(AR_HIGH_ADDR)
aw_en != M_AXI_ARLEN_wire
aw_en <= AW_HIGH_ADDR
aw_en <= internal_data
aw_en != orig(S_AXI_CTRL_WSTRB)
aw_en != orig(S_AXI_CTRL_WVALID)
aw_en >= orig(S_AXI_CTRL_BVALID)
aw_en != orig(r_base_addr_wire)
aw_en != orig(w_base_addr_wire)
aw_en != orig(M_AXI_ARLEN_wire)
aw_en >= orig(AW_ADDR_VALID)
aw_en <= orig(AW_HIGH_ADDR)
aw_en <= orig(AR_HIGH_ADDR)
M_AXI_ARLEN_wire >= AW_ADDR_VALID
M_AXI_ARLEN_wire != AW_HIGH_ADDR
M_AXI_ARLEN_wire != internal_data
M_AXI_ARLEN_wire >= orig(ARESETN)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_AWREADY)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_ARLEN_wire >= orig(r_start_wire)
M_AXI_ARLEN_wire != orig(reset_wire)
M_AXI_ARLEN_wire != orig(byte_index)
M_AXI_ARLEN_wire != orig(aw_en)
M_AXI_ARLEN_wire >= orig(M_AXI_ARLEN_wire)
M_AXI_ARLEN_wire >= orig(AW_ADDR_VALID)
M_AXI_ARLEN_wire != orig(AW_HIGH_ADDR)
M_AXI_ARLEN_wire != orig(AR_HIGH_ADDR)
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= internal_data
AW_ADDR_VALID <= orig(ARESETN)
AW_ADDR_VALID <= orig(S_AXI_CTRL_WDATA)
AW_ADDR_VALID <= orig(S_AXI_CTRL_WSTRB)
AW_ADDR_VALID <= orig(r_base_addr_wire)
AW_ADDR_VALID <= orig(w_base_addr_wire)
AW_ADDR_VALID <= orig(reg06_r_config)
AW_ADDR_VALID <= orig(reg10_r_config)
AW_ADDR_VALID <= orig(reg22_w_config)
AW_ADDR_VALID <= orig(reg25_w_config)
AW_ADDR_VALID <= orig(M_AXI_ARLEN_wire)
AW_ADDR_VALID >= orig(AW_ADDR_VALID)
AW_ADDR_VALID <= orig(AW_HIGH_ADDR)
AW_ADDR_VALID <= orig(AR_HIGH_ADDR)
AW_HIGH_ADDR <= internal_data
AW_HIGH_ADDR != orig(ARESETN)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWVALID)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWREADY)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WVALID)
AW_HIGH_ADDR >= orig(S_AXI_CTRL_BVALID)
AW_HIGH_ADDR != orig(r_start_wire)
AW_HIGH_ADDR != orig(reset_wire)
AW_HIGH_ADDR != orig(r_base_addr_wire)
AW_HIGH_ADDR != orig(w_base_addr_wire)
AW_HIGH_ADDR != orig(w_done_wire)
AW_HIGH_ADDR != orig(r_done_wire)
AW_HIGH_ADDR != orig(M_AXI_RDATA)
orig(reg25_w_config) % AW_HIGH_ADDR == 0
AW_HIGH_ADDR != orig(reg_data_out)
AW_HIGH_ADDR % orig(byte_index) == 0
AW_HIGH_ADDR >= orig(byte_index)
AW_HIGH_ADDR >= orig(aw_en)
AW_HIGH_ADDR != orig(M_AXI_ARLEN_wire)
AW_HIGH_ADDR >= orig(AW_ADDR_VALID)
internal_data != orig(ARESETN)
internal_data != orig(S_AXI_CTRL_AWADDR)
internal_data != orig(S_AXI_CTRL_AWVALID)
internal_data != orig(S_AXI_CTRL_AWREADY)
internal_data != orig(S_AXI_CTRL_WDATA)
internal_data != orig(S_AXI_CTRL_WSTRB)
internal_data != orig(S_AXI_CTRL_WVALID)
internal_data >= orig(S_AXI_CTRL_BVALID)
internal_data != orig(r_start_wire)
internal_data != orig(reset_wire)
internal_data != orig(r_base_addr_wire)
internal_data != orig(w_base_addr_wire)
internal_data != orig(w_done_wire)
internal_data != orig(r_done_wire)
internal_data != orig(M_AXI_RDATA)
internal_data >= orig(axi_awaddr)
orig(reg00_config) % internal_data == 0
internal_data != orig(reg_data_out)
internal_data >= orig(byte_index)
internal_data >= orig(aw_en)
internal_data != orig(M_AXI_ARLEN_wire)
internal_data >= orig(AW_ADDR_VALID)
internal_data >= orig(AW_HIGH_ADDR)
internal_data >= orig(AR_HIGH_ADDR)
shadow_M_AXI_ARCACHE <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_M_AXI_ARCACHE <= shadow_M_AXI_RRESP_wire
shadow_M_AXI_ARCACHE <= shadow_r_done_wire
shadow_M_AXI_ARCACHE <= shadow_M_AXI_RLAST_wire
shadow_M_AXI_ARCACHE <= orig(shadow_M_AXI_ARCACHE)
shadow_M_AXI_ARCACHE <= orig(shadow_M_AXI_ARBURST)
shadow_M_AXI_ARCACHE <= orig(shadow_M_AXI_ARSIZE)
shadow_M_AXI_ARCACHE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_ARCACHE <= orig(shadow_AR_ILL_TRANS_FIL_PTR)
shadow_M_AXI_ARCACHE <= orig(shadow_r_done_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_RRESP_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_r_done_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_RLAST_wire
shadow_AR_ILL_TRANS_SRV_PTR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_RRESP_wire >= shadow_r_done_wire
shadow_M_AXI_RRESP_wire >= shadow_M_AXI_RLAST_wire
shadow_M_AXI_RRESP_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_r_done_wire <= shadow_M_AXI_RLAST_wire
shadow_r_done_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_RLAST_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
DERIVED_taint_reg_count >= DERIVED_taint_reg_delta
DERIVED_taint_reg_count != DERIVED_vcd_timestamp
DERIVED_taint_reg_count >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_count != orig(DERIVED_vcd_timestamp)
DERIVED_taint_reg_delta != DERIVED_vcd_timestamp
DERIVED_taint_reg_delta != orig(DERIVED_vcd_timestamp)
DERIVED_vcd_timestamp != orig(DERIVED_taint_reg_count)
DERIVED_vcd_timestamp != orig(DERIVED_taint_reg_delta)
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
DERIVED_taint_reg_count - DERIVED_taint_reg_delta - orig(DERIVED_taint_reg_count) == 0
Exiting Daikon.
