{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748302229172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748302229173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 17:30:28 2025 " "Processing started: Mon May 26 17:30:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748302229173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302229173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAController -c FPGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAController -c FPGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302229174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748302230379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748302230379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bits " "Found entity 1: xor_4bits" {  } { { "xor_4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/xor_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_frequency_divider " "Found entity 1: Simple_frequency_divider" {  } { { "Simple_frequency_divider.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Simple_frequency_divider.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bits " "Found entity 1: and_4bits" {  } { { "and_4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/and_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave_module " "Found entity 1: Spi_slave_module" {  } { { "Spi_slave_module.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FpgaController " "Found entity 1: FpgaController" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave_tb " "Found entity 1: Spi_slave_tb" {  } { { "Spi_slave_tb.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_to_7seg_decoder " "Found entity 1: Hex_to_7seg_decoder" {  } { { "Hex_to_7seg_decoder.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Hex_to_7seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaselftester.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaselftester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FpgaSelfTester " "Found entity 1: FpgaSelfTester" {  } { { "FpgaSelfTester.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaSelfTester.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firtsdecoder_4to2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file firtsdecoder_4to2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FirtsDecoder_4to2bits " "Found entity 1: FirtsDecoder_4to2bits" {  } { { "FirtsDecoder_4to2bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FirtsDecoder_4to2bits.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_4bit " "Found entity 1: sub_4bit" {  } { { "sub_4bit.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/sub_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro4bits " "Found entity 1: Registro4bits" {  } { { "Registro4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Registro4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748302250630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302250630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FpgaController " "Elaborating entity \"FpgaController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748302250726 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FpgaController.sv(98) " "Verilog HDL warning at FpgaController.sv(98): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 98 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302250734 "|FpgaController"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FpgaController.sv(99) " "Verilog HDL warning at FpgaController.sv(99): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 99 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302250735 "|FpgaController"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FpgaController.sv(100) " "Verilog HDL warning at FpgaController.sv(100): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 100 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302250735 "|FpgaController"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FpgaController.sv(101) " "Verilog HDL warning at FpgaController.sv(101): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 101 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302250735 "|FpgaController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirtsDecoder_4to2bits FirtsDecoder_4to2bits:decoder_inst " "Elaborating entity \"FirtsDecoder_4to2bits\" for hierarchy \"FirtsDecoder_4to2bits:decoder_inst\"" {  } { { "FpgaController.sv" "decoder_inst" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "FpgaController.sv" "aluu" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bits alu:aluu\|and_4bits:and_gate " "Elaborating entity \"and_4bits\" for hierarchy \"alu:aluu\|and_4bits:and_gate\"" {  } { { "alu.sv" "and_gate" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bits alu:aluu\|xor_4bits:xor_gate " "Elaborating entity \"xor_4bits\" for hierarchy \"alu:aluu\|xor_4bits:xor_gate\"" {  } { { "alu.sv" "xor_gate" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_4bit alu:aluu\|sub_4bit:sub_module " "Elaborating entity \"sub_4bit\" for hierarchy \"alu:aluu\|sub_4bit:sub_module\"" {  } { { "alu.sv" "sub_module" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:aluu\|sub_4bit:sub_module\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:aluu\|sub_4bit:sub_module\|full_adder:fa0\"" {  } { { "sub_4bit.sv" "fa0" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/sub_4bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:aluu\|multiplier:mult_module " "Elaborating entity \"multiplier\" for hierarchy \"alu:aluu\|multiplier:mult_module\"" {  } { { "alu.sv" "mult_module" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302250961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro4bits Registro4bits:reg_inst " "Elaborating entity \"Registro4bits\" for hierarchy \"Registro4bits:reg_inst\"" {  } { { "FpgaController.sv" "reg_inst" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302251003 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Registro4bits.sv(9) " "Verilog HDL warning at Registro4bits.sv(9): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Registro4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Registro4bits.sv" 9 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302251004 "|FpgaController|Registro4bits:reg_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Registro4bits.sv(10) " "Verilog HDL warning at Registro4bits.sv(10): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Registro4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Registro4bits.sv" 10 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302251004 "|FpgaController|Registro4bits:reg_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Registro4bits.sv(11) " "Verilog HDL warning at Registro4bits.sv(11): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Registro4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Registro4bits.sv" 11 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302251004 "|FpgaController|Registro4bits:reg_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Registro4bits.sv(12) " "Verilog HDL warning at Registro4bits.sv(12): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Registro4bits.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Registro4bits.sv" 12 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748302251004 "|FpgaController|Registro4bits:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spi_slave_module Spi_slave_module:spi_unit " "Elaborating entity \"Spi_slave_module\" for hierarchy \"Spi_slave_module:spi_unit\"" {  } { { "FpgaController.sv" "spi_unit" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302251025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_miso_condition Spi_slave_module.sv(88) " "Verilog HDL or VHDL warning at Spi_slave_module.sv(88): object \"load_miso_condition\" assigned a value but never read" {  } { { "Spi_slave_module.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_module.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748302251027 "|FpgaController|Spi_slave_module:spi_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_to_send_on_miso Spi_slave_module.sv(89) " "Verilog HDL or VHDL warning at Spi_slave_module.sv(89): object \"byte_to_send_on_miso\" assigned a value but never read" {  } { { "Spi_slave_module.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_module.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748302251028 "|FpgaController|Spi_slave_module:spi_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_to_7seg_decoder Hex_to_7seg_decoder:bcd_decoder_unit_r " "Elaborating entity \"Hex_to_7seg_decoder\" for hierarchy \"Hex_to_7seg_decoder:bcd_decoder_unit_r\"" {  } { { "FpgaController.sv" "bcd_decoder_unit_r" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302251062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748302252956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748302253995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748302253995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748302254193 "|FpgaController|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748302254193 "|FpgaController|M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FpgaController.sv" "" { Text "C:/Users/zikito/Desktop/Funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748302254193 "|FpgaController|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748302254193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748302254196 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748302254196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748302254196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748302254196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748302254302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 17:30:54 2025 " "Processing ended: Mon May 26 17:30:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748302254302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748302254302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748302254302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748302254302 ""}
