Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Thu Nov  7 10:48:01 2024
| Host              : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         17          
DPIR-2     Warning           Asynchronous driver check                           10          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: system_i/divider_0/inst/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.814       -8.918                     12                 2539        0.017        0.000                      0                 2539        0.900        0.000                       0                  1182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_system_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_system_clk_wiz_0_0         -0.814       -8.918                     12                 2459        0.017        0.000                      0                 2459        0.900        0.000                       0                  1181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out2_system_clk_wiz_0_0  clk_out2_system_clk_wiz_0_0        2.170        0.000                      0                   80        0.496        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out2_system_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out2_system_clk_wiz_0_0                               
(none)                                                    clk_out2_system_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.814ns,  Total Violation       -8.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.902ns (51.061%)  route 2.781ns (48.939%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.677ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.626ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.984     3.891    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y204        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.005 r  system_i/divider_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.345     4.351    system_i/divider_0/inst/counter[5]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.583 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.613    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.727 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.185    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.409 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.438    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.676 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.706    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.812 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.215    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.296 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.311    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.543 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.573    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.744 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.113    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.301 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.316    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.488 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.518    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.596 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.794    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.850 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.879    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.065 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.222    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.360 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.381    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.556 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.586    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.664 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     9.011    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.237 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.218     9.455    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y205        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093     9.548 r  system_i/divider_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.027     9.575    system_i/divider_0/inst/counter0[6]
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.770     9.318    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.541     8.777    
                         clock uncertainty           -0.062     8.715    
    SLICE_X44Y205        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.761    system_i/divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.892ns (50.724%)  route 2.809ns (49.276%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.219     9.413    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X46Y204        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.494 r  system_i/divider_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.069     9.563    system_i/divider_0/inst/counter0[5]
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.783     9.331    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.541     8.791    
                         clock uncertainty           -0.062     8.728    
    SLICE_X46Y204        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.772    system_i/divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.867ns (50.902%)  route 2.765ns (49.098%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 9.312 - 5.000 ) 
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.677ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.626ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.984     3.891    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y204        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.005 r  system_i/divider_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.345     4.351    system_i/divider_0/inst/counter[5]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.583 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.613    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.727 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.185    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.409 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.438    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.676 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.706    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.812 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.215    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.296 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.311    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.543 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.573    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.744 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.113    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.301 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.316    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.488 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.518    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.596 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.794    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.850 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.879    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.065 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.222    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.360 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.381    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.556 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.586    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.664 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     9.011    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.237 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.162     9.399    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X44Y207        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     9.457 r  system_i/divider_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.067     9.524    system_i/divider_0/inst/counter0[12]
    SLICE_X44Y207        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.764     9.312    system_i/divider_0/inst/clk_in
    SLICE_X44Y207        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.541     8.771    
                         clock uncertainty           -0.062     8.709    
    SLICE_X44Y207        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.753    system_i/divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.761ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.891ns (51.038%)  route 2.773ns (48.962%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.157     9.351    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     9.431 r  system_i/divider_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.095     9.526    system_i/divider_0/inst/counter0[15]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.765    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                 -0.761    

Slack (VIOLATED) :        -0.750ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.893ns (51.173%)  route 2.760ns (48.827%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.159     9.353    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     9.435 r  system_i/divider_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.080     9.515    system_i/divider_0/inst/counter0[9]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.765    system_i/divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.894ns (51.209%)  route 2.757ns (48.792%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.161     9.355    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     9.438 r  system_i/divider_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.075     9.513    system_i/divider_0/inst/counter0[13]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.766    system_i/divider_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.911ns (51.637%)  route 2.726ns (48.363%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.157     9.351    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     9.451 r  system_i/divider_0/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.048     9.499    system_i/divider_0/inst/counter0[11]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     8.767    system_i/divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.906ns (51.659%)  route 2.719ns (48.342%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.161     9.355    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     9.450 r  system_i/divider_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.037     9.487    system_i/divider_0/inst/counter0[14]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.767    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.904ns (51.687%)  route 2.714ns (48.313%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.159     9.353    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X45Y206        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.093     9.446 r  system_i/divider_0/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.034     9.480    system_i/divider_0/inst/counter0[10]
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.541     8.784    
                         clock uncertainty           -0.062     8.722    
    SLICE_X45Y206        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.768    system_i/divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.868ns (51.001%)  route 2.755ns (48.999%))
  Logic Levels:           18  (CARRY8=12 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 9.334 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.677ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.626ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.955     3.862    system_i/divider_0/inst/clk_in
    SLICE_X44Y205        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.978 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.330     4.308    system_i/divider_0/inst/counter[6]
    SLICE_X44Y204        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.540 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.570    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X44Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.684 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=23, routed)          0.458     5.142    system_i/divider_0/inst/counter1[12]
    SLICE_X43Y202        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     5.366 r  system_i/divider_0/inst/counter0__120_carry__0_i_11/O
                         net (fo=1, routed)           0.029     5.395    system_i/divider_0/inst/counter0__120_carry__0_i_11_n_0
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     5.633 r  system_i/divider_0/inst/counter0__120_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.663    system_i/divider_0/inst/counter0__120_carry__0_n_0
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.769 r  system_i/divider_0/inst/counter0__120_carry__1/O[1]
                         net (fo=3, routed)           0.403     6.172    system_i/divider_0/inst/counter0__120_carry__1_n_14
    SLICE_X44Y201        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.253 r  system_i/divider_0/inst/counter0__181_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.268    system_i/divider_0/inst/counter0__181_carry__1_i_11_n_0
    SLICE_X44Y201        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.500 r  system_i/divider_0/inst/counter0__181_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.530    system_i/divider_0/inst/counter0__181_carry__1_n_0
    SLICE_X44Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.701 r  system_i/divider_0/inst/counter0__181_carry__2/O[7]
                         net (fo=9, routed)           0.370     7.071    system_i/divider_0/inst/counter0__181_carry__2_n_8
    SLICE_X46Y207        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     7.259 r  system_i/divider_0/inst/counter0__258_carry_i_5/O
                         net (fo=1, routed)           0.015     7.274    system_i/divider_0/inst/counter0__258_carry_i_5_n_0
    SLICE_X46Y207        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     7.446 r  system_i/divider_0/inst/counter0__258_carry/CO[7]
                         net (fo=1, routed)           0.030     7.476    system_i/divider_0/inst/counter0__258_carry_n_0
    SLICE_X46Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.554 r  system_i/divider_0/inst/counter0__258_carry__0/O[0]
                         net (fo=1, routed)           0.198     7.752    system_i/divider_0/inst/counter0__258_carry__0_n_15
    SLICE_X45Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.808 r  system_i/divider_0/inst/counter0__292_carry_i_4/O
                         net (fo=1, routed)           0.029     7.837    system_i/divider_0/inst/counter0__292_carry_i_4_n_0
    SLICE_X45Y207        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.023 r  system_i/divider_0/inst/counter0__292_carry/O[6]
                         net (fo=1, routed)           0.157     8.180    system_i/divider_0/inst/counter0__292_carry_n_9
    SLICE_X45Y205        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     8.318 r  system_i/divider_0/inst/counter0__316_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.339    system_i/divider_0/inst/counter0__316_carry__0_i_1_n_0
    SLICE_X45Y205        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.514 r  system_i/divider_0/inst/counter0__316_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.544    system_i/divider_0/inst/counter0__316_carry__0_n_0
    SLICE_X45Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.622 r  system_i/divider_0/inst/counter0__316_carry__1/O[0]
                         net (fo=2, routed)           0.347     8.969    system_i/divider_0/inst/counter0__316_carry__1_n_15
    SLICE_X46Y206        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.195 r  system_i/divider_0/inst/counter0__363_carry__0/CO[4]
                         net (fo=12, routed)          0.171     9.365    system_i/divider_0/inst/counter0__363_carry__0_n_3
    SLICE_X46Y204        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     9.422 r  system_i/divider_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.063     9.485    system_i/divider_0/inst/counter0[8]
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.786     9.334    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.541     8.794    
                         clock uncertainty           -0.062     8.731    
    SLICE_X46Y204        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.775    system_i/divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 -0.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.115ns (52.036%)  route 0.106ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Net Delay (Source):      2.095ns (routing 0.626ns, distribution 1.469ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.677ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.095     4.643    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y187         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     4.758 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[14]/Q
                         net (fo=1, routed)           0.106     4.864    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[15]
    SLICE_X1Y186         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.369     4.276    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y186         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.467     4.743    
    SLICE_X1Y186         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     4.847    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.093ns (routing 0.626ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.677ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.093     4.641    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y198         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.753 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.130     4.883    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.361     4.268    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.530     4.799    
    SLICE_X2Y198         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.860    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -4.860    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.112ns (41.900%)  route 0.155ns (58.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.238ns
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.078ns (routing 0.626ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.677ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.078     4.626    system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X0Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     4.738 r  system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[71]/Q
                         net (fo=3, routed)           0.155     4.894    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[9]
    SLICE_X2Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.331     4.238    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[70]/C
                         clock pessimism              0.530     4.768    
    SLICE_X2Y202         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.870    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[70]
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.099ns (routing 0.626ns, distribution 1.473ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.677ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.099     4.647    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y198         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.759 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.135     4.894    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.361     4.268    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.530     4.799    
    SLICE_X2Y198         SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.070     4.869    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.154%)  route 0.114ns (43.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.238ns
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.089ns (routing 0.626ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.677ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.089     4.637    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y196         FDSE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.749 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.082     4.831    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[13]
    SLICE_X3Y196         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     4.865 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.032     4.897    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X3Y196         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.331     4.238    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y196         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.530     4.768    
    SLICE_X3Y196         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.869    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.111ns (41.729%)  route 0.155ns (58.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.096ns (routing 0.626ns, distribution 1.470ns)
  Clock Net Delay (Destination): 2.340ns (routing 0.677ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.096     4.644    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y181         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.755 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[12]/Q
                         net (fo=1, routed)           0.155     4.910    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[13]
    SLICE_X1Y180         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.340     4.247    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y180         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.530     4.777    
    SLICE_X1Y180         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     4.881    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -4.881    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.112ns (41.064%)  route 0.161ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.238ns
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.078ns (routing 0.626ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.677ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.078     4.626    system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X0Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.738 r  system_i/ps8_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[70]/Q
                         net (fo=3, routed)           0.161     4.899    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[8]
    SLICE_X2Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.331     4.238    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y202         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[69]/C
                         clock pessimism              0.530     4.768    
    SLICE_X2Y202         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.870    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[69]
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.111ns (37.627%)  route 0.184ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Net Delay (Source):      2.091ns (routing 0.626ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.340ns (routing 0.677ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.091     4.639    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y179         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.750 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.184     4.934    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X1Y180         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.340     4.247    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y180         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.589     4.836    
    SLICE_X1Y180         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.067     4.903    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                           4.934    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.111ns (51.152%)  route 0.106ns (48.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.084ns (routing 0.626ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.677ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.084     4.632    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y201         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.743 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.106     4.849    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X2Y201         SRL16E                                       r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.358     4.265    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X2Y201         SRL16E                                       r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism              0.530     4.796    
    SLICE_X2Y201         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.022     4.818    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -4.818    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.111ns (46.250%)  route 0.129ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Net Delay (Source):      2.100ns (routing 0.626ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.677ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.100     4.648    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y197         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.759 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.129     4.888    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X4Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.347     4.254    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.530     4.784    
    SLICE_X4Y196         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.070     4.854    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -4.854    
                         arrival time                           4.888    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X10Y212  system_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X2Y198   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X10Y212  system_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X10Y212  system_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X10Y212  system_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X10Y212  system_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X7Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X2Y195   system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.114ns (4.967%)  route 2.181ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.626ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.181     6.478    system_i/divider_0/inst/rst
    SLICE_X45Y204        FDCE                                         f  system_i/divider_0/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.792     9.340    system_i/divider_0/inst/clk_in
    SLICE_X45Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[3]/C
                         clock pessimism             -0.538     8.803    
                         clock uncertainty           -0.062     8.740    
    SLICE_X45Y204        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     8.647    system_i/divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.114ns (5.006%)  route 2.163ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.163     6.460    system_i/divider_0/inst/rst
    SLICE_X46Y204        FDCE                                         f  system_i/divider_0/inst/clk_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.783     9.331    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/clk_out_reg/C
                         clock pessimism             -0.538     8.794    
                         clock uncertainty           -0.062     8.732    
    SLICE_X46Y204        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     8.639    system_i/divider_0/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.114ns (5.006%)  route 2.163ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.163     6.460    system_i/divider_0/inst/rst
    SLICE_X46Y204        FDCE                                         f  system_i/divider_0/inst/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.783     9.331    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.538     8.794    
                         clock uncertainty           -0.062     8.732    
    SLICE_X46Y204        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     8.639    system_i/divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.114ns (5.006%)  route 2.163ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 9.334 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.626ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.163     6.460    system_i/divider_0/inst/rst
    SLICE_X46Y204        FDCE                                         f  system_i/divider_0/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.786     9.334    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[7]/C
                         clock pessimism             -0.538     8.797    
                         clock uncertainty           -0.062     8.735    
    SLICE_X46Y204        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     8.642    system_i/divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.114ns (5.006%)  route 2.163ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 9.334 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.626ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.163     6.460    system_i/divider_0/inst/rst
    SLICE_X46Y204        FDCE                                         f  system_i/divider_0/inst/counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.786     9.334    system_i/divider_0/inst/clk_in
    SLICE_X46Y204        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.538     8.797    
                         clock uncertainty           -0.062     8.735    
    SLICE_X46Y204        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     8.642    system_i/divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.043%)  route 2.146ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.146     6.443    system_i/divider_0/inst/rst
    SLICE_X45Y206        FDCE                                         f  system_i/divider_0/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.538     8.787    
                         clock uncertainty           -0.062     8.725    
    SLICE_X45Y206        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093     8.632    system_i/divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.043%)  route 2.146ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.146     6.443    system_i/divider_0/inst/rst
    SLICE_X45Y206        FDCE                                         f  system_i/divider_0/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.538     8.787    
                         clock uncertainty           -0.062     8.725    
    SLICE_X45Y206        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093     8.632    system_i/divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.043%)  route 2.146ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.146     6.443    system_i/divider_0/inst/rst
    SLICE_X45Y206        FDCE                                         f  system_i/divider_0/inst/counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/C
                         clock pessimism             -0.538     8.787    
                         clock uncertainty           -0.062     8.725    
    SLICE_X45Y206        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093     8.632    system_i/divider_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.043%)  route 2.146ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.146     6.443    system_i/divider_0/inst/rst
    SLICE_X45Y206        FDCE                                         f  system_i/divider_0/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.538     8.787    
                         clock uncertainty           -0.062     8.725    
    SLICE_X45Y206        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093     8.632    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.114ns (5.043%)  route 2.146ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.677ns, distribution 1.599ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.626ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.276     4.183    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.297 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.146     6.443    system_i/divider_0/inst/rst
    SLICE_X45Y206        FDCE                                         f  system_i/divider_0/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.777     9.325    system_i/divider_0/inst/clk_in
    SLICE_X45Y206        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.538     8.787    
                         clock uncertainty           -0.062     8.725    
    SLICE_X45Y206        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093     8.632    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  2.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.084ns (15.517%)  route 0.457ns (84.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.404ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.457     3.269    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X50Y202        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.192     2.311    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                         clock pessimism              0.481     2.792    
    SLICE_X50Y202        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.774    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.084ns (14.806%)  route 0.483ns (85.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.483     3.295    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/rst_alias
    SLICE_X50Y205        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.189     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y205        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/C
                         clock pessimism              0.481     2.789    
    SLICE_X50Y205        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.771    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.084ns (14.806%)  route 0.483ns (85.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.483     3.295    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/rst_alias
    SLICE_X50Y205        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.189     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y205        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/C
                         clock pessimism              0.481     2.789    
    SLICE_X50Y205        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.771    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.084ns (13.929%)  route 0.519ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.519     3.331    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/rst_alias
    SLICE_X50Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.189     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/C
                         clock pessimism              0.481     2.789    
    SLICE_X50Y211        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.771    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.084ns (13.929%)  route 0.519ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.519     3.331    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/rst_alias
    SLICE_X50Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.189     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[4]/C
                         clock pessimism              0.481     2.789    
    SLICE_X50Y211        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.771    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.084ns (13.614%)  route 0.533ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.404ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.533     3.345    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X53Y200        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.201     2.320    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/C
                         clock pessimism              0.481     2.801    
    SLICE_X53Y200        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.783    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.084ns (13.614%)  route 0.533ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.404ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.533     3.345    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X53Y200        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.201     2.320    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/C
                         clock pessimism              0.481     2.801    
    SLICE_X53Y200        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.783    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.084ns (13.614%)  route 0.533ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.404ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.533     3.345    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X53Y200        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.201     2.320    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                         clock pessimism              0.481     2.801    
    SLICE_X53Y200        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.783    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.084ns (13.614%)  route 0.533ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.404ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.533     3.345    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X53Y200        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.201     2.320    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/C
                         clock pessimism              0.481     2.801    
    SLICE_X53Y200        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     2.783    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.084ns (13.614%)  route 0.533ns (86.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.074ns (routing 0.374ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.404ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.074     2.728    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y206        FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.812 f  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=62, routed)          0.533     3.345    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/rst_alias
    SLICE_X53Y200        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.201     2.320    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/C
                         clock pessimism              0.481     2.801    
    SLICE_X53Y200        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     2.783    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.562    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_system_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.137ns (9.519%)  route 1.302ns (90.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.062ns (routing 0.626ns, distribution 1.436ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.060     1.060    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y213        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     1.197 r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.242     1.439    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.062     4.610    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.067ns (11.365%)  route 0.523ns (88.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.351ns (routing 0.404ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.456     0.456    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y213        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     0.523 r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.067     0.590    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.351     2.470    system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 2.100ns (35.410%)  route 3.831ns (64.590%))
  Logic Levels:           14  (CARRY8=9 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     4.983 f  system_i/pwm_0/inst/counter0__62_carry/O[7]
                         net (fo=6, routed)           0.168     5.151    system_i/pwm_0/inst/counter0__62_carry_n_8
    SLICE_X47Y213        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     5.378 r  system_i/pwm_0/inst/counter[3]_i_2/O
                         net (fo=2, routed)           0.263     5.641    system_i/pwm_0/inst/counter[3]_i_2_n_0
    SLICE_X47Y210        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     5.862 r  system_i/pwm_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.069     5.931    system_i/pwm_0/inst/counter0[3]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 2.015ns (34.728%)  route 3.787ns (65.272%))
  Logic Levels:           14  (CARRY8=9 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     4.983 f  system_i/pwm_0/inst/counter0__62_carry/O[7]
                         net (fo=6, routed)           0.294     5.277    system_i/pwm_0/inst/counter0__62_carry_n_8
    SLICE_X47Y210        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.504 r  system_i/pwm_0/inst/counter[1]_i_2/O
                         net (fo=2, routed)           0.095     5.599    system_i/pwm_0/inst/counter[1]_i_2_n_0
    SLICE_X47Y210        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.735 r  system_i/pwm_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.067     5.802    system_i/pwm_0/inst/counter0[0]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 2.011ns (34.701%)  route 3.784ns (65.299%))
  Logic Levels:           14  (CARRY8=10 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.076 r  system_i/pwm_0/inst/counter0__62_carry/CO[7]
                         net (fo=1, routed)           0.030     5.106    system_i/pwm_0/inst/counter0__62_carry_n_0
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.184 r  system_i/pwm_0/inst/counter0__62_carry__0/O[0]
                         net (fo=8, routed)           0.353     5.537    system_i/pwm_0/inst/counter0__62_carry__0_n_15
    SLICE_X46Y209        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.725 r  system_i/pwm_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.070     5.795    system_i/pwm_0/inst/counter0[6]
    SLICE_X46Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 2.009ns (34.726%)  route 3.776ns (65.274%))
  Logic Levels:           14  (CARRY8=10 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.076 r  system_i/pwm_0/inst/counter0__62_carry/CO[7]
                         net (fo=1, routed)           0.030     5.106    system_i/pwm_0/inst/counter0__62_carry_n_0
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.184 r  system_i/pwm_0/inst/counter0__62_carry__0/O[0]
                         net (fo=8, routed)           0.349     5.533    system_i/pwm_0/inst/counter0__62_carry__0_n_15
    SLICE_X46Y209        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     5.719 r  system_i/pwm_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.066     5.785    system_i/pwm_0/inst/counter0[7]
    SLICE_X46Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 1.962ns (33.983%)  route 3.812ns (66.017%))
  Logic Levels:           14  (CARRY8=9 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     4.983 f  system_i/pwm_0/inst/counter0__62_carry/O[7]
                         net (fo=6, routed)           0.168     5.151    system_i/pwm_0/inst/counter0__62_carry_n_8
    SLICE_X47Y213        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     5.378 r  system_i/pwm_0/inst/counter[3]_i_2/O
                         net (fo=2, routed)           0.246     5.624    system_i/pwm_0/inst/counter[3]_i_2_n_0
    SLICE_X47Y210        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.707 r  system_i/pwm_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.067     5.774    system_i/pwm_0/inst/counter0[2]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 2.010ns (34.836%)  route 3.760ns (65.164%))
  Logic Levels:           14  (CARRY8=10 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.076 r  system_i/pwm_0/inst/counter0__62_carry/CO[7]
                         net (fo=1, routed)           0.030     5.106    system_i/pwm_0/inst/counter0__62_carry_n_0
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.184 r  system_i/pwm_0/inst/counter0__62_carry__0/O[0]
                         net (fo=8, routed)           0.330     5.514    system_i/pwm_0/inst/counter0__62_carry__0_n_15
    SLICE_X47Y209        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     5.701 r  system_i/pwm_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.069     5.770    system_i/pwm_0/inst/counter0[5]
    SLICE_X47Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 2.008ns (34.837%)  route 3.756ns (65.163%))
  Logic Levels:           14  (CARRY8=10 FDCE=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.076 r  system_i/pwm_0/inst/counter0__62_carry/CO[7]
                         net (fo=1, routed)           0.030     5.106    system_i/pwm_0/inst/counter0__62_carry_n_0
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.184 r  system_i/pwm_0/inst/counter0__62_carry__0/O[0]
                         net (fo=8, routed)           0.328     5.512    system_i/pwm_0/inst/counter0__62_carry__0_n_15
    SLICE_X47Y209        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     5.697 r  system_i/pwm_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.067     5.764    system_i/pwm_0/inst/counter0[4]
    SLICE_X47Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 2.012ns (34.954%)  route 3.744ns (65.046%))
  Logic Levels:           14  (CARRY8=9 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[1]/C
    SLICE_X47Y210        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  system_i/pwm_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.385     0.500    system_i/pwm_0/inst/counter[1]
    SLICE_X47Y211        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     0.577 r  system_i/pwm_0/inst/counter0__1_carry_i_1/O[0]
                         net (fo=8, routed)           1.308     1.885    system_i/pwm_0/inst/counter1[1]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     2.104 r  system_i/pwm_0/inst/counter0__1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.134    system_i/pwm_0/inst/counter0__1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.199 r  system_i/pwm_0/inst/counter0__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     2.229    system_i/pwm_0/inst/counter0__1_carry__0_n_0
    SLICE_X48Y213        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.294 r  system_i/pwm_0/inst/counter0__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030     2.324    system_i/pwm_0/inst/counter0__1_carry__1_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     2.430 r  system_i/pwm_0/inst/counter0__1_carry__2/O[1]
                         net (fo=9, routed)           0.428     2.858    system_i/pwm_0/inst/counter0__1_carry__2_n_14
    SLICE_X47Y214        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.173     3.031 r  system_i/pwm_0/inst/counter0__30_carry/CO[2]
                         net (fo=2, routed)           0.403     3.434    system_i/pwm_0/inst/counter0__30_carry_n_5
    SLICE_X45Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.249     3.683 r  system_i/pwm_0/inst/counter0__46_carry_i_4/CO[3]
                         net (fo=7, routed)           0.191     3.874    system_i/pwm_0/inst/counter0__46_carry_i_4_n_4
    SLICE_X46Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.101 r  system_i/pwm_0/inst/counter0__46_carry_i_2/O
                         net (fo=1, routed)           0.321     4.422    system_i/pwm_0/inst/counter0__46_carry_i_2_n_0
    SLICE_X46Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     4.641 r  system_i/pwm_0/inst/counter0__46_carry/O[4]
                         net (fo=1, routed)           0.190     4.831    system_i/pwm_0/inst/counter0__46_carry_n_11
    SLICE_X47Y212        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.889 r  system_i/pwm_0/inst/counter0__62_carry_i_2/O
                         net (fo=1, routed)           0.015     4.904    system_i/pwm_0/inst/counter0__62_carry_i_2_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     4.983 f  system_i/pwm_0/inst/counter0__62_carry/O[7]
                         net (fo=6, routed)           0.294     5.277    system_i/pwm_0/inst/counter0__62_carry_n_8
    SLICE_X47Y210        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.504 r  system_i/pwm_0/inst/counter[1]_i_2/O
                         net (fo=2, routed)           0.095     5.599    system_i/pwm_0/inst/counter[1]_i_2_n_0
    SLICE_X47Y210        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.732 r  system_i/pwm_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.024     5.756    system_i/pwm_0/inst/counter0[1]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            fan_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.310ns (58.216%)  route 2.376ns (41.784%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE                         0.000     0.000 r  system_i/pwm_0/inst/state_reg/C
    SLICE_X47Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  system_i/pwm_0/inst/state_reg/Q
                         net (fo=1, routed)           2.376     2.490    fan_pin_OBUF
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196     5.686 r  fan_pin_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    fan_pin
    B11                                                               r  fan_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.944ns  (logic 0.565ns (59.857%)  route 0.379ns (40.143%))
  Logic Levels:           3  (CARRY8=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[5]/C
    SLICE_X47Y209        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  system_i/pwm_0/inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.332     0.446    system_i/pwm_0/inst/counter[5]
    SLICE_X47Y207        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     0.667 r  system_i/pwm_0/inst/state1_carry_i_6/O
                         net (fo=1, routed)           0.015     0.682    system_i/pwm_0/inst/state1_carry_i_6_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.230     0.912 r  system_i/pwm_0/inst/state1_carry/O[4]
                         net (fo=1, routed)           0.032     0.944    system_i/pwm_0/inst/p_0_in
    SLICE_X47Y207        FDPE                                         r  system_i/pwm_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.163ns (72.562%)  route 0.062ns (27.438%))
  Logic Levels:           3  (CARRY8=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[4]/C
    SLICE_X47Y209        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.054     0.138    system_i/pwm_0/inst/counter[4]
    SLICE_X47Y207        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.023     0.161 r  system_i/pwm_0/inst/state1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.161    system_i/pwm_0/inst/state1_carry_i_2_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.056     0.217 r  system_i/pwm_0/inst/state1_carry/O[4]
                         net (fo=1, routed)           0.008     0.225    system_i/pwm_0/inst/p_0_in
    SLICE_X47Y207        FDPE                                         r  system_i/pwm_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.179ns (56.377%)  route 0.139ns (43.623%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.030     0.218 r  system_i/pwm_0/inst/counter0__62_carry/O[1]
                         net (fo=5, routed)           0.070     0.288    system_i/pwm_0/inst/counter0__62_carry_n_14
    SLICE_X47Y210        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.311 r  system_i/pwm_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.007     0.318    system_i/pwm_0/inst/counter0[1]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.193ns (56.349%)  route 0.150ns (43.651%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.030     0.218 f  system_i/pwm_0/inst/counter0__62_carry/O[1]
                         net (fo=5, routed)           0.070     0.288    system_i/pwm_0/inst/counter0__62_carry_n_14
    SLICE_X47Y210        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     0.325 r  system_i/pwm_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.018     0.343    system_i/pwm_0/inst/counter0[0]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.204ns (58.216%)  route 0.146ns (41.784%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[3])
                                                      0.056     0.244 f  system_i/pwm_0/inst/counter0__62_carry/O[3]
                         net (fo=4, routed)           0.068     0.311    system_i/pwm_0/inst/counter0__62_carry_n_12
    SLICE_X47Y210        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.022     0.333 r  system_i/pwm_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.017     0.350    system_i/pwm_0/inst/counter0[2]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.177ns (50.212%)  route 0.176ns (49.788%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.030     0.218 r  system_i/pwm_0/inst/counter0__62_carry/O[1]
                         net (fo=5, routed)           0.095     0.313    system_i/pwm_0/inst/counter0__62_carry_n_14
    SLICE_X47Y210        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.334 r  system_i/pwm_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.019     0.353    system_i/pwm_0/inst/counter0[3]
    SLICE_X47Y210        FDCE                                         r  system_i/pwm_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.232ns (50.837%)  route 0.224ns (49.163%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.085     0.273 f  system_i/pwm_0/inst/counter0__62_carry/O[6]
                         net (fo=6, routed)           0.144     0.417    system_i/pwm_0/inst/counter0__62_carry_n_9
    SLICE_X47Y209        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.021     0.438 r  system_i/pwm_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.018     0.456    system_i/pwm_0/inst/counter0[4]
    SLICE_X47Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.232ns (50.726%)  route 0.225ns (49.274%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.085     0.273 f  system_i/pwm_0/inst/counter0__62_carry/O[6]
                         net (fo=6, routed)           0.144     0.417    system_i/pwm_0/inst/counter0__62_carry_n_9
    SLICE_X47Y209        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.021     0.438 r  system_i/pwm_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.019     0.457    system_i/pwm_0/inst/counter0[5]
    SLICE_X47Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.240ns (50.699%)  route 0.233ns (49.301%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.077     0.265 r  system_i/pwm_0/inst/counter0__62_carry/O[4]
                         net (fo=6, routed)           0.153     0.418    system_i/pwm_0/inst/counter0__62_carry_n_11
    SLICE_X46Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.037     0.455 r  system_i/pwm_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.018     0.473    system_i/pwm_0/inst/counter0[7]
    SLICE_X46Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            system_i/pwm_0/inst/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.241ns (50.696%)  route 0.234ns (49.304%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE                         0.000     0.000 r  system_i/pwm_0/inst/counter_reg[0]/C
    SLICE_X47Y210        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 f  system_i/pwm_0/inst/counter_reg[0]/Q
                         net (fo=14, routed)          0.062     0.146    system_i/pwm_0/inst/counter[0]
    SLICE_X47Y212        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.042     0.188 r  system_i/pwm_0/inst/counter0__62_carry_i_1/O
                         net (fo=1, routed)           0.000     0.188    system_i/pwm_0/inst/counter0__62_carry_i_1_n_0
    SLICE_X47Y212        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.077     0.265 r  system_i/pwm_0/inst/counter0__62_carry/O[4]
                         net (fo=6, routed)           0.153     0.418    system_i/pwm_0/inst/counter0__62_carry_n_11
    SLICE_X46Y209        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     0.456 r  system_i/pwm_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.019     0.475    system_i/pwm_0/inst/counter0[6]
    SLICE_X46Y209        FDCE                                         r  system_i/pwm_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/pwm_0/inst/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            fan_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.808ns (64.163%)  route 1.010ns (35.837%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE                         0.000     0.000 r  system_i/pwm_0/inst/state_reg/C
    SLICE_X47Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     0.084 r  system_i/pwm_0/inst/state_reg/Q
                         net (fo=1, routed)           1.010     1.094    fan_pin_OBUF
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.724     2.818 r  fan_pin_OBUF_inst/O
                         net (fo=0)                   0.000     2.818    fan_pin
    B11                                                               r  fan_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.600ns  (logic 6.501ns (36.938%)  route 11.099ns (63.062%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.633    21.255    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187    21.442 r  system_i/temp2pwm_0/inst/pwm[2]_i_1/O
                         net (fo=1, routed)           0.069    21.511    system_i/temp2pwm_0/inst/pwm[2]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.594ns  (logic 6.502ns (36.956%)  route 11.092ns (63.044%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.628    21.250    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188    21.438 r  system_i/temp2pwm_0/inst/pwm[4]_i_1/O
                         net (fo=1, routed)           0.067    21.505    system_i/temp2pwm_0/inst/pwm[4]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.577ns  (logic 6.539ns (37.202%)  route 11.038ns (62.798%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.574    21.196    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225    21.421 r  system_i/temp2pwm_0/inst/pwm[6]_i_1/O
                         net (fo=1, routed)           0.067    21.488    system_i/temp2pwm_0/inst/pwm[6]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.564ns  (logic 6.510ns (37.065%)  route 11.054ns (62.935%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.628    21.250    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.196    21.446 r  system_i/temp2pwm_0/inst/pwm[5]_i_1/O
                         net (fo=1, routed)           0.029    21.475    system_i/temp2pwm_0/inst/pwm[5]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.559ns  (logic 6.504ns (37.041%)  route 11.055ns (62.959%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.633    21.255    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190    21.445 r  system_i/temp2pwm_0/inst/pwm[3]_i_1/O
                         net (fo=1, routed)           0.025    21.470    system_i/temp2pwm_0/inst/pwm[3]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.536ns  (logic 6.538ns (37.283%)  route 10.998ns (62.717%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.574    21.196    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224    21.420 r  system_i/temp2pwm_0/inst/pwm[7]_i_1/O
                         net (fo=1, routed)           0.027    21.447    system_i/temp2pwm_0/inst/pwm[7]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.531ns  (logic 6.499ns (37.072%)  route 11.032ns (62.928%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.568    21.190    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185    21.375 r  system_i/temp2pwm_0/inst/pwm[0]_i_1/O
                         net (fo=1, routed)           0.067    21.442    system_i/temp2pwm_0/inst/pwm[0]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.490ns  (logic 6.501ns (37.171%)  route 10.989ns (62.829%))
  Logic Levels:           32  (CARRY8=14 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.141     7.605    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X54Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.759 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_17/O
                         net (fo=180, routed)         1.248     9.007    system_i/temp2pwm_0/inst/pwm2__1_carry_i_17_n_0
    SLICE_X50Y203        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.194 r  system_i/temp2pwm_0/inst/pwm2__209_carry_i_2/O
                         net (fo=14, routed)          0.676     9.871    system_i/temp2pwm_0/inst/pwm2__209_carry_i_2_n_0
    SLICE_X49Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.092     9.963 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7/O
                         net (fo=2, routed)           0.950    10.913    system_i/temp2pwm_0/inst/pwm2__1_carry__0_i_7_n_0
    SLICE_X49Y196        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.171    11.084 r  system_i/temp2pwm_0/inst/pwm2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.030    11.114    system_i/temp2pwm_0/inst/pwm2__1_carry__0_n_0
    SLICE_X49Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.179 r  system_i/temp2pwm_0/inst/pwm2__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    11.209    system_i/temp2pwm_0/inst/pwm2__1_carry__1_n_0
    SLICE_X49Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.380 r  system_i/temp2pwm_0/inst/pwm2__1_carry__2/O[7]
                         net (fo=2, routed)           1.223    12.603    system_i/temp2pwm_0/inst/pwm2__1_carry__2_n_8
    SLICE_X47Y199        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.217    12.820 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8/O
                         net (fo=2, routed)           0.193    13.012    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_8_n_0
    SLICE_X48Y200        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152    13.164 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16/O
                         net (fo=1, routed)           0.014    13.178    system_i/temp2pwm_0/inst/pwm2__414_carry__2_i_16_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    13.456 r  system_i/temp2pwm_0/inst/pwm2__414_carry__2/CO[7]
                         net (fo=1, routed)           0.030    13.486    system_i/temp2pwm_0/inst/pwm2__414_carry__2_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    13.600 f  system_i/temp2pwm_0/inst/pwm2__414_carry__3/O[3]
                         net (fo=13, routed)          0.999    14.599    system_i/temp2pwm_0/inst/pwm2__414_carry__3_n_12
    SLICE_X51Y210        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136    14.735 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8/O
                         net (fo=1, routed)           0.657    15.392    system_i/temp2pwm_0/inst/pwm2__531_carry__1_i_8_n_0
    SLICE_X51Y208        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.192    15.584 r  system_i/temp2pwm_0/inst/pwm2__531_carry__1/CO[7]
                         net (fo=1, routed)           0.030    15.614    system_i/temp2pwm_0/inst/pwm2__531_carry__1_n_0
    SLICE_X51Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    15.692 r  system_i/temp2pwm_0/inst/pwm2__531_carry__2/O[0]
                         net (fo=3, routed)           0.372    16.065    system_i/temp2pwm_0/inst/pwm2__531_carry__2_n_15
    SLICE_X51Y205        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221    16.286 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7/O
                         net (fo=1, routed)           0.013    16.299    system_i/temp2pwm_0/inst/pwm2__609_carry__2_i_7_n_0
    SLICE_X51Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    16.525 r  system_i/temp2pwm_0/inst/pwm2__609_carry__2/CO[4]
                         net (fo=54, routed)          0.355    16.880    system_i/temp2pwm_0/inst/pwm2__609_carry__2_n_3
    SLICE_X50Y205        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221    17.101 r  system_i/temp2pwm_0/inst/pwm0_carry_i_32/O
                         net (fo=1, routed)           0.224    17.325    system_i/temp2pwm_0/inst/pwm0_carry_i_32_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    17.603 r  system_i/temp2pwm_0/inst/pwm0_carry_i_16/CO[7]
                         net (fo=1, routed)           0.030    17.633    system_i/temp2pwm_0/inst/pwm0_carry_i_16_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    17.698 r  system_i/temp2pwm_0/inst/pwm0_carry__0_i_17/CO[7]
                         net (fo=1, routed)           0.030    17.728    system_i/temp2pwm_0/inst/pwm0_carry__0_i_17_n_0
    SLICE_X50Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    17.821 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_17/O[2]
                         net (fo=3, routed)           1.203    19.023    system_i/temp2pwm_0/inst/pwm2[19]
    SLICE_X49Y209        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    19.244 r  system_i/temp2pwm_0/inst/pwm0_carry__1_i_13/O
                         net (fo=1, routed)           0.013    19.257    system_i/temp2pwm_0/inst/pwm0_carry__1_i_13_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    19.477 r  system_i/temp2pwm_0/inst/pwm0_carry__1/CO[7]
                         net (fo=1, routed)           0.062    19.539    system_i/temp2pwm_0/inst/pwm0_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128    19.667 r  system_i/temp2pwm_0/inst/pwm0_carry__2/CO[4]
                         net (fo=3, routed)           0.810    20.477    system_i/temp2pwm_0/inst/pwm0_carry__2_n_3
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.145    20.622 r  system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.568    21.190    system_i/temp2pwm_0/inst/pwm0_inferred__0/i__carry__0_n_5
    SLICE_X48Y206        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187    21.377 r  system_i/temp2pwm_0/inst/pwm[1]_i_1/O
                         net (fo=1, routed)           0.024    21.401    system_i/temp2pwm_0/inst/pwm[1]_i_1_n_0
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 2.948ns (55.746%)  route 2.340ns (44.254%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.444     7.908    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X53Y203        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     8.128 r  system_i/temp2pwm_0/inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.032     8.160    system_i/temp2pwm_0/inst/i__carry__0_i_5_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     8.399 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.800     9.199    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 2.948ns (55.746%)  route 2.340ns (44.254%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.004ns (routing 0.677ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.004     3.911    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y202        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.025 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.372     4.397    system_i/temp2pwm_0/inst/pwm6/A[0]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     4.655 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     4.655    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     4.769 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     4.769    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[11])
                                                      0.700     5.469 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.469    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<11>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     5.536 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.536    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<11>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     6.263 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.263    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     6.409 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[11]
                         net (fo=39, routed)          0.552     6.961    system_i/temp2pwm_0/inst/pwm6_n_94
    SLICE_X53Y200        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.187 r  system_i/temp2pwm_0/inst/pwm2__1_carry_i_19/O
                         net (fo=18, routed)          0.140     7.327    system_i/temp2pwm_0/inst/pwm2__1_carry_i_19_n_0
    SLICE_X53Y201        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.137     7.464 r  system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17/O
                         net (fo=40, routed)          0.444     7.908    system_i/temp2pwm_0/inst/pwm2__209_carry__0_i_17_n_0
    SLICE_X53Y203        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     8.128 r  system_i/temp2pwm_0/inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.032     8.160    system_i/temp2pwm_0/inst/i__carry__0_i_5_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     8.399 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.800     9.199    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/temp2pwm_0/inst/pwm_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.449ns (47.922%)  route 0.488ns (52.078%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.099ns (routing 0.374ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.099     2.753    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X53Y200        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.835 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/Q
                         net (fo=1, routed)           0.051     2.886    system_i/temp2pwm_0/inst/pwm6/A[4]
    DSP48E2_X12Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.055     2.941 r  system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     2.941    system_i/temp2pwm_0/inst/pwm6/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X12Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     2.962 r  system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     2.962    system_i/temp2pwm_0/inst/pwm6/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X12Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[24])
                                                      0.074     3.036 f  system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.036    system_i/temp2pwm_0/inst/pwm6/DSP_MULTIPLIER.U<24>
    DSP48E2_X12Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.014     3.050 r  system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.050    system_i/temp2pwm_0/inst/pwm6/DSP_M_DATA.U_DATA<24>
    DSP48E2_X12Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.127     3.177 f  system_i/temp2pwm_0/inst/pwm6/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.177    system_i/temp2pwm_0/inst/pwm6/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.033     3.210 r  system_i/temp2pwm_0/inst/pwm6/DSP_OUTPUT_INST/P[24]
                         net (fo=30, routed)          0.086     3.296    system_i/temp2pwm_0/inst/pwm6_n_81
    SLICE_X53Y203        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     3.317 r  system_i/temp2pwm_0/inst/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.013     3.330    system_i/temp2pwm_0/inst/i__carry__0_i_2__0_n_0
    SLICE_X53Y203        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.022     3.352 r  system_i/temp2pwm_0/inst/pwm0_inferred__1/i__carry__0/CO[6]
                         net (fo=8, routed)           0.338     3.690    system_i/temp2pwm_0/inst/p_1_in
    SLICE_X48Y206        FDRE                                         r  system_i/temp2pwm_0/inst/pwm_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_0/inst/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.083ns (9.724%)  route 0.771ns (90.276%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.243ns (routing 0.374ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.243     2.897    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.980 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.771     3.750    system_i/pwm_0/inst/rst
    SLICE_X47Y210        FDCE                                         f  system_i/pwm_0/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_0/inst/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.083ns (9.724%)  route 0.771ns (90.276%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.243ns (routing 0.374ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.243     2.897    system_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X10Y213        FDRE                                         r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.980 r  system_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.771     3.750    system_i/pwm_0/inst/rst
    SLICE_X47Y210        FDCE                                         f  system_i/pwm_0/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_system_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.226ns (16.143%)  route 1.174ns (83.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.061ns (routing 0.626ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  system_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.094     1.094    system_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X10Y212        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     1.320 r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.080     1.400    system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y212        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        2.061     4.609    system_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y212        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.104ns (17.687%)  route 0.484ns (82.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.348ns (routing 0.404ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  system_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.461     0.461    system_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X10Y212        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     0.565 r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.023     0.588    system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y212        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  system_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1179, routed)        1.348     2.467    system_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y212        FDRE                                         r  system_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





