Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun  3 09:43:14 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file PynqDemoTop_methodology_drc_routed.rpt -pb PynqDemoTop_methodology_drc_routed.pb -rpx PynqDemoTop_methodology_drc_routed.rpx
| Design       : PynqDemoTop
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 107
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 17         |
| TIMING-18 | Warning  | Missing input or output delay | 42         |
| TIMING-20 | Warning  | Non-clocked latch             | 48         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_push_but/x_o_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_push_but/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_push_but/x_o_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_push_but/x_o_reg_C/CLR, Pong/pong/controller_interface1/deb_push_but/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_C/CLR, Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_C/CLR, Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_push_but/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_push_but/x_o_reg_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_push_but/x_o_reg_C/CLR, Pong/pong/controller_interface2/deb_push_but/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_C/CLR, Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/CLR, Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Pong/pong/motion/ball_x[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/motion/ball_x_reg[0]/CLR, Pong/pong/motion/ball_x_reg[1]/CLR, Pong/pong/motion/ball_x_reg[2]/CLR, Pong/pong/motion/ball_x_reg[3]/CLR, Pong/pong/motion/ball_x_reg[4]/CLR, Pong/pong/motion/ball_x_reg[5]/CLR, Pong/pong/motion/ball_x_reg[7]/CLR, Pong/pong/motion/ball_x_reg[9]/CLR, Pong/pong/motion/ball_y_reg[0]/CLR, Pong/pong/motion/ball_y_reg[1]/CLR, Pong/pong/motion/ball_y_reg[2]/CLR, Pong/pong/motion/ball_y_reg[3]/CLR, Pong/pong/motion/ball_y_reg[8]/CLR, Pong/pong/motion/ball_y_reg[9]/CLR, Pong/pong/motion/ball_x_reg[6]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Pong/pong/motion/tmp_hit_racket_l[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR, Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Pong/pong/motion/tmp_hit_racket_r[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/motion/tmp_hit_racket_r_reg[0]/CLR, Pong/pong/motion/tmp_hit_racket_r_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Pong/pong/motion/tmp_hit_wall[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/motion/tmp_hit_wall_reg[0]/CLR, Pong/pong/motion/tmp_hit_wall_reg[1]/CLR, Pong/pong/motion/tmp_hit_wall_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Pong/pong/motion/count_hits_reg[0]/CLR, Pong/pong/motion/count_hits_reg[1]/CLR, Pong/pong/motion/speed_reg[0]/CLR, Pong/pong/motion/speed_reg[1]/CLR, Pong/pong/motion/speed_reg[2]/CLR, Pong/pong/motion/speed_reg[3]/CLR, Pong/pong/motion/speed_reg[4]/CLR, Pong/pong/motion/speed_reg[5]/CLR, Pong/pong/motion/speed_reg[6]/CLR, Pong/pong/motion/speed_reg[7]/CLR, Pong/pong/motion/speed_reg[8]/CLR, Pong/pong/motion/speed_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn_i[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn_i[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn_i[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn_i[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pmodA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pmodA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pmodA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pmodA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pmodA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on pmodA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on pmodA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on pmodA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw_i[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw_i[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on leds_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on n_digit_en_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on n_leds_shield_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on n_segments_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch A[0].pmod_arr_reg[3][pmodA_i][0] cannot be properly analyzed as its control pin A[0].pmod_arr_reg[3][pmodA_i][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch A[1].pmod_arr_reg[3][pmodA_i][1] cannot be properly analyzed as its control pin A[1].pmod_arr_reg[3][pmodA_i][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch A[2].pmod_arr_reg[3][pmodA_i][2] cannot be properly analyzed as its control pin A[2].pmod_arr_reg[3][pmodA_i][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch A[3].pmod_arr_reg[3][pmodA_i][3] cannot be properly analyzed as its control pin A[3].pmod_arr_reg[3][pmodA_i][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch A[4].pmod_arr_reg[2][pmodA_i][4] cannot be properly analyzed as its control pin A[4].pmod_arr_reg[2][pmodA_i][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch C[1].pmod_arr_reg[1][pmodC_i][1] cannot be properly analyzed as its control pin C[1].pmod_arr_reg[1][pmodC_i][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch C[2].pmod_arr_reg[1][pmodC_i][2] cannot be properly analyzed as its control pin C[2].pmod_arr_reg[1][pmodC_i][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch C[3].pmod_arr_reg[1][pmodC_i][3] cannot be properly analyzed as its control pin C[3].pmod_arr_reg[1][pmodC_i][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch C[5].pmod_arr_reg[1][pmodC_i][5] cannot be properly analyzed as its control pin C[5].pmod_arr_reg[1][pmodC_i][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch C[6].pmod_arr_reg[1][pmodC_i][6] cannot be properly analyzed as its control pin C[6].pmod_arr_reg[1][pmodC_i][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch C[7].pmod_arr_reg[1][pmodC_i][7] cannot be properly analyzed as its control pin C[7].pmod_arr_reg[1][pmodC_i][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface1/deb_push_but/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface1/deb_push_but/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface1/deb_rot_enc0/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface2/deb_push_but/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface2/deb_push_but/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_LDC cannot be properly analyzed as its control pin Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch btn_arr_reg[0][0] cannot be properly analyzed as its control pin btn_arr_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch btn_arr_reg[0][1] cannot be properly analyzed as its control pin btn_arr_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch btn_arr_reg[0][2] cannot be properly analyzed as its control pin btn_arr_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch btn_arr_reg[1][3] cannot be properly analyzed as its control pin btn_arr_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch btn_arr_reg[2][3] cannot be properly analyzed as its control pin btn_arr_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111105] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111105]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111106] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111106]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111107] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111107]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111108] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111108]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111109] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111109]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111110] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111110]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch name_arr[0][name_dat][-1111111111] cannot be properly analyzed as its control pin name_arr[0][name_dat][-1111111111]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch name_arr[0][name_len][-1111111107] cannot be properly analyzed as its control pin name_arr[0][name_len][-1111111107]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch name_arr[0][name_len][-1111111108] cannot be properly analyzed as its control pin name_arr[0][name_len][-1111111108]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch name_arr[0][name_len][-1111111109] cannot be properly analyzed as its control pin name_arr[0][name_len][-1111111109]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch name_arr[0][name_len][-1111111110] cannot be properly analyzed as its control pin name_arr[0][name_len][-1111111110]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch name_arr[0][name_len][-1111111111] cannot be properly analyzed as its control pin name_arr[0][name_len][-1111111111]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch name_arr_reg[1][name_ptr][0] cannot be properly analyzed as its control pin name_arr_reg[1][name_ptr][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch name_arr_reg[1][name_ptr][1] cannot be properly analyzed as its control pin name_arr_reg[1][name_ptr][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch name_arr_reg[1][name_ptr][2] cannot be properly analyzed as its control pin name_arr_reg[1][name_ptr][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch name_arr_reg[1][name_ptr][3] cannot be properly analyzed as its control pin name_arr_reg[1][name_ptr][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch name_arr_reg[2][name_ptr][0] cannot be properly analyzed as its control pin name_arr_reg[2][name_ptr][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch name_arr_reg[2][name_ptr][1] cannot be properly analyzed as its control pin name_arr_reg[2][name_ptr][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch name_arr_reg[2][name_ptr][2] cannot be properly analyzed as its control pin name_arr_reg[2][name_ptr][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch name_arr_reg[2][name_ptr][3] cannot be properly analyzed as its control pin name_arr_reg[2][name_ptr][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch name_arr_reg[2][name_ptr][4] cannot be properly analyzed as its control pin name_arr_reg[2][name_ptr][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch name_arr_reg[3][name_ptr][0] cannot be properly analyzed as its control pin name_arr_reg[3][name_ptr][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch name_arr_reg[3][name_ptr][1] cannot be properly analyzed as its control pin name_arr_reg[3][name_ptr][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch name_arr_reg[3][name_ptr][2] cannot be properly analyzed as its control pin name_arr_reg[3][name_ptr][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch name_arr_reg[3][name_ptr][3] cannot be properly analyzed as its control pin name_arr_reg[3][name_ptr][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch name_arr_reg[3][name_ptr][4] cannot be properly analyzed as its control pin name_arr_reg[3][name_ptr][4]/G is not reached by a timing clock
Related violations: <none>


