Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 14 19:47:10 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.602        0.000                      0                  229        0.099        0.000                      0                  229        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.602        0.000                      0                  229        0.099        0.000                      0                  229        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 U_TEST/byte_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.250ns (29.382%)  route 3.004ns (70.618%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TEST/CLK
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  U_TEST/byte_addr_reg[0]/Q
                         net (fo=13, routed)          1.245     7.092    U_TEST/byte_addr[0]
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.152     7.244 f  U_TEST/g0_b3/O
                         net (fo=1, routed)           0.812     8.056    U_TEST/data[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.332     8.388 f  U_TEST/state[0]_i_9/O
                         net (fo=1, routed)           0.401     8.789    U_TEST/state[0]_i_9_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.913 f  U_TEST/state[0]_i_6/O
                         net (fo=1, routed)           0.546     9.459    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.124     9.583 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.583    U_TRANSMITTER/U_FSM/next[0]
    SLICE_X3Y103         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.589    15.011    U_TRANSMITTER/U_FSM/CLK
    SLICE_X3Y103         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.029    15.185    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.704ns (19.953%)  route 2.824ns (80.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.709     5.311    U_TRANSMITTER/U_FSM/CLK
    SLICE_X1Y103         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  U_TRANSMITTER/U_FSM/state_reg[2]/Q
                         net (fo=14, routed)          1.055     6.823    U_TRANSMITTER/U_FSM/Q[1]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.947 r  U_TRANSMITTER/U_FSM/Q[3]_i_2__1/O
                         net (fo=5, routed)           0.835     7.782    U_TRANSMITTER/U_2_BIT_COUNTER/E[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     7.906 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.934     8.840    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X1Y102         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.590    15.012    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X1Y102         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429    14.823    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 2.259ns (56.492%)  route 1.740ns (43.508%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.709     5.311    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.757     6.488    U_RESET_DEBOUNCE/count_reg[6]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.320 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.994 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.983     8.976    U_RESET_DEBOUNCE/data0[22]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.334     9.310 r  U_RESET_DEBOUNCE/count_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.310    U_RESET_DEBOUNCE/count_next[22]
    SLICE_X3Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    15.010    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[22]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 2.376ns (60.222%)  route 1.569ns (39.778%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.709     5.311    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.757     6.488    U_RESET_DEBOUNCE/count_reg[6]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.320 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.788    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.111 r  U_RESET_DEBOUNCE/count_reg_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.812     8.923    U_RESET_DEBOUNCE/data0[26]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.334     9.257 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     9.257    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.075    15.324    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.193ns (32.946%)  route 2.428ns (67.054%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     6.459    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.324     6.783 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.605     7.389    U_TRANSMITTER/U_FSM/Q_reg[3]_3
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.326     7.715 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.464     8.179    U_TEST/rdy_ext_OBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.631     8.933    U_TEST/byte_addr_enable
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    15.004    U_TEST/byte_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.193ns (32.946%)  route 2.428ns (67.054%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     6.459    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.324     6.783 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.605     7.389    U_TRANSMITTER/U_FSM/Q_reg[3]_3
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.326     7.715 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.464     8.179    U_TEST/rdy_ext_OBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.631     8.933    U_TEST/byte_addr_enable
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    15.004    U_TEST/byte_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.193ns (32.946%)  route 2.428ns (67.054%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     6.459    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.324     6.783 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.605     7.389    U_TRANSMITTER/U_FSM/Q_reg[3]_3
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.326     7.715 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.464     8.179    U_TEST/rdy_ext_OBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.631     8.933    U_TEST/byte_addr_enable
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X2Y97          FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    15.004    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.999ns (51.663%)  route 1.870ns (48.337%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.709     5.311    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.757     6.488    U_RESET_DEBOUNCE/count_reg[6]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.320 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.773 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/O[0]
                         net (fo=1, routed)           1.113     8.886    U_RESET_DEBOUNCE/data0[17]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.295     9.181 r  U_RESET_DEBOUNCE/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.181    U_RESET_DEBOUNCE/count_next[17]
    SLICE_X3Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.588    15.010    U_RESET_DEBOUNCE/CLK
    SLICE_X3Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.029    15.279    U_RESET_DEBOUNCE/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.193ns (34.341%)  route 2.281ns (65.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     6.459    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.324     6.783 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.605     7.389    U_TRANSMITTER/U_FSM/Q_reg[3]_3
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.326     7.715 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.464     8.179    U_TEST/rdy_ext_OBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.484     8.786    U_TEST/byte_addr_enable
    SLICE_X0Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X0Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    U_TEST/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.193ns (34.341%)  route 2.281ns (65.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     6.459    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.324     6.783 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.605     7.389    U_TRANSMITTER/U_FSM/Q_reg[3]_3
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.326     7.715 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.464     8.179    U_TEST/rdy_ext_OBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.484     8.786    U_TEST/byte_addr_enable
    SLICE_X0Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X0Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  6.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  U_TEST/wait_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    U_TEST/wait_count_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  U_TEST/wait_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    U_TEST/wait_count_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  U_TEST/wait_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    U_TEST/wait_count_reg[8]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.063 r  U_TEST/wait_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    U_TEST/wait_count_reg[8]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y100         FDRE                                         r  U_TEST/wait_count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  U_TEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    U_TEST/wait_count_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.065 r  U_TEST/wait_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    U_TEST/wait_count_reg[12]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.570     1.489    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X9Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/Q
                         net (fo=6, routed)           0.087     1.718    U_TRANSMITTER/U_BAUD_RATE/q[10]
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  U_TRANSMITTER/U_BAUD_RATE/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    U_TRANSMITTER/U_BAUD_RATE/q_0[1]
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.841     2.006    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X8Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     1.623    U_TRANSMITTER/U_BAUD_RATE/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  U_TEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    U_TEST/wait_count_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.078 r  U_TEST/wait_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.078    U_TEST/wait_count_reg[12]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.597     1.516    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y104         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.119     1.777    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X4Y103         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.867     2.033    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X4Y103         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.070     1.602    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  U_TEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    U_TEST/wait_count_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.101 r  U_TEST/wait_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.101    U_TEST/wait_count_reg[12]_i_1_n_6
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_TEST/wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/wait_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.605     1.524    U_TEST/CLK
    SLICE_X2Y99          FDRE                                         r  U_TEST/wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TEST/wait_count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.815    U_TEST/wait_count_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  U_TEST/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    U_TEST/wait_count_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  U_TEST/wait_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    U_TEST/wait_count_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.103 r  U_TEST/wait_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    U_TEST/wait_count_reg[12]_i_1_n_4
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/wait_count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    U_TEST/wait_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C



