{"vcs1":{"timestamp_begin":1680533290.212690320, "rt":0.93, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680533291.175161873, "rt":1.21, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680533292.402979550, "rt":0.49, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533289.928095394}
{"VCS_COMP_START_TIME": 1680533289.928095394}
{"VCS_COMP_END_TIME": 1680533293.447922799}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340096}}
{"stitch_vcselab": {"peak_mem": 239012}}
