#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul  9 21:05:19 2018
# Process ID: 9232
# Current directory: D:/vivadoproject/project_2018070901/project_20180708
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11092 D:\vivadoproject\project_2018070901\project_20180708\project_20180708.xpr
# Log file: D:/vivadoproject/project_2018070901/project_20180708/vivado.log
# Journal file: D:/vivadoproject/project_2018070901/project_20180708\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project_2018070901/project_20180708/project_20180708.xpr
update_compile_order -fileset sources_1
close [ open D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/vga_640x480.v w ]
add_files D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/vga_640x480.v
update_compile_order -fileset sources_1
close [ open D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/debounce_vga.v w ]
add_files D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/debounce_vga.v
update_compile_order -fileset sources_1
close [ open D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/top_flyinglogo.v w ]
add_files D:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/new/top_flyinglogo.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name dcm_25m -dir d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.USE_LOCKED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_ips dcm_25m]
generate_target {instantiation_template} [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m.xci]
generate_target all [get_files  d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m.xci]
catch { config_ip_cache -export [get_ips -all dcm_25m] }
export_ip_user_files -of_objects [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m.xci]
launch_runs -jobs 4 dcm_25m_synth_1
wait_on_run dcm_25m_synth_1
export_simulation -of_objects [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/dcm_25m/dcm_25m.xci] -directory D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files -ipstatic_source_dir D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_1 -dir d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {15521} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/vivadoproject/project_2018070901/project_20180708/welcome.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files d:/vivadoproject/project_2018070901/project_20180708/project_20180708.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files -ipstatic_source_dir D:/vivadoproject/project_2018070901/project_20180708/project_20180708.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project_2018070901/project_20180708/project_20180708.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_flyinglogo [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
open_hw_target
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
open_hw_target
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
save_wave_config {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
open_hw_target
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivadoproject/project_2018070901/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
