Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/u_top_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/u_top_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.top_Con_Encoder_0_0_Convolutiona...
Compiling module xil_defaultlib.top_Con_Encoder_0_0_Con_Encoder
Compiling module xil_defaultlib.top_Con_Encoder_0_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_Det...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_CLK...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_Det...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_Det...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_Hea...
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_myS...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_MAT...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_RS_...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_sig...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1_Dat...
Compiling module xil_defaultlib.top_DataSource_Scrambler_0_1
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.top_Interleaver_0_0_Convolutiona...
Compiling module xil_defaultlib.top_Interleaver_0_0_Con_Interlea...
Compiling module xil_defaultlib.top_Interleaver_0_0_Interleaver
Compiling module xil_defaultlib.top_Interleaver_0_0
Compiling module xil_defaultlib.top_PolarityShift_0_0_PolaritySh...
Compiling module xil_defaultlib.top_PolarityShift_0_0
Compiling module xil_defaultlib.top_PolarityShift_1_0_PolaritySh...
Compiling module xil_defaultlib.top_PolarityShift_1_0
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111010000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111110100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100110000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110000010...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110010000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100101100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110001000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100101010...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110110110...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110010110...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0101010100...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111100000...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111111000...
Compiling module xil_defaultlib.top_RS_Enc_0_0_Integer_Input_RS_...
Compiling module xil_defaultlib.top_RS_Enc_0_0_RS
Compiling module xil_defaultlib.top_RS_Enc_0_0_RS_Enc
Compiling module xil_defaultlib.top_RS_Enc_0_0
Compiling module simprims_ver.DSP48E1(INMODEREG=0,MREG=0,USE_M...
Compiling module xil_defaultlib.top_c_addsub_0_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.top_dds_compiler_0_0
Compiling module xil_defaultlib.top_dds_compiler_0_1
Compiling module xil_defaultlib.top_dec2bin_0_3_dec2bin
Compiling module xil_defaultlib.top_dec2bin_0_3
Compiling module simprims_ver.DSP48E1(MASK=48'b111111111111111...
Compiling module xil_defaultlib.top_fir_compiler_0_0
Compiling module xil_defaultlib.top_fir_compiler_0_2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.top_mult_gen_0_0
Compiling module xil_defaultlib.top_mult_gen_0_1
Compiling module xil_defaultlib.top_terminal_0_0_terminal
Compiling module xil_defaultlib.top_terminal_0_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUFDS
Compiling module xil_defaultlib.top_util_ds_buf_0_0_util_ds_buf
Compiling module xil_defaultlib.top_util_ds_buf_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl
