		56	blocks of type: dsp
	Netlist
		9	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.14 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.17 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.16 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 125.8 MiB, delta_rss +0.0 MiB)
Warning 488: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 489: Sized nonsensical R=0 transistor to minimum width
Warning 490: Sized nonsensical R=0 transistor to minimum width
Warning 491: Sized nonsensical R=0 transistor to minimum width
Warning 492: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.09 seconds (max_rss 520.4 MiB, delta_rss +394.6 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.68 seconds (max_rss 520.4 MiB, delta_rss +394.6 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place.

Successfully read /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/i2c_gpio_ip_combined_litex/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_gpio_ip_combined_litex_post_synth.place.

# Load Placement took 0.05 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 34.47 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 493: Found no more sample locations for SOURCE in io_top
Warning 494: Found no more sample locations for OPIN in io_top
Warning 495: Found no more sample locations for SOURCE in io_right
Warning 496: Found no more sample locations for OPIN in io_right
Warning 497: Found no more sample locations for SOURCE in io_bottom
Warning 498: Found no more sample locations for OPIN in io_bottom
Warning 499: Found no more sample locations for SOURCE in io_left
Warning 500: Found no more sample locations for OPIN in io_left
Warning 501: Found no more sample locations for SOURCE in clb
Warning 502: Found no more sample locations for OPIN in clb
Warning 503: Found no more sample locations for SOURCE in dsp
Warning 504: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 34.55 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 505: 475 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1)  886 (  8.5%) |*********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  690 (  6.6%) |****************
[      0.3:      0.4) 1974 ( 18.9%) |**********************************************
[      0.4:      0.5) 1942 ( 18.6%) |*********************************************
[      0.5:      0.6) 1750 ( 16.7%) |*****************************************
[      0.6:      0.7) 1370 ( 13.1%) |********************************
[      0.7:      0.8) 1081 ( 10.3%) |*************************
[      0.8:      0.9)  591 (  5.7%) |**************
[      0.9:        1)  166 (  1.6%) |****
## Initializing router criticalities took 0.23 seconds (max_rss 520.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 506: 475 timing endpoints were not constrained during timing analysis
   1    0.5     0.0    0  953142    3136    9961    6123 ( 0.448%)   67034 ( 7.5%)    5.096     -1083.     -2.596      0.000      0.000      N/A
   2    0.5     0.5   10  916486    2566    8953    4195 ( 0.307%)   66754 ( 7.5%)    5.096     -1060.     -2.596      0.000      0.000      N/A
   3    0.5     0.6    1  938721    2281    8177    3838 ( 0.281%)   67863 ( 7.6%)    5.096     -1125.     -2.596      0.000      0.000      N/A
   4    0.5     0.8    9  968577    2026    7722    3121 ( 0.229%)   68841 ( 7.7%)    4.977     -1197.     -2.477      0.000      0.000      N/A
   5    0.5     1.1   13  941552    1790    6963    2467 ( 0.181%)   69922 ( 7.9%)    4.977     -1239.     -2.477      0.000      0.000      N/A
   6    0.5     1.4   10  913919    1557    6336    1890 ( 0.138%)   70723 ( 7.9%)    4.977     -1245.     -2.477      0.000      0.000      N/A
   7    0.4     1.9   13  800572    1295    5222    1355 ( 0.099%)   71339 ( 8.0%)    4.977     -1195.     -2.477      0.000      0.000      N/A
   8    0.4     2.4    7  729737     979    4314     897 ( 0.066%)   72320 ( 8.1%)    4.977     -1227.     -2.477      0.000      0.000      N/A
   9    0.3     3.1    7  591025     699    3161     561 ( 0.041%)   73307 ( 8.2%)    4.987     -1243.     -2.487      0.000      0.000      N/A
  10    0.2     4.1    6  456134     496    2273     317 ( 0.023%)   74025 ( 8.3%)    4.987     -1247.     -2.487      0.000      0.000       26
  11    0.2     5.3    5  330340     293    1230     118 ( 0.009%)   74723 ( 8.4%)    4.987     -1258.     -2.487      0.000      0.000       23
  12    0.1     6.9    6  212633     161     860      49 ( 0.004%)   75041 ( 8.4%)    4.987     -1260.     -2.487      0.000      0.000       20
  13    0.1     9.0    4   95835      75     316      15 ( 0.001%)   75245 ( 8.5%)    4.987     -1262.     -2.487      0.000      0.000       18
  14    0.1    11.6    1   39886      46     173       4 ( 0.000%)   75284 ( 8.5%)    4.987     -1262.     -2.487      0.000      0.000       17
  15    0.1    15.1    0   29507      36     150       3 ( 0.000%)   75327 ( 8.5%)    4.987     -1261.     -2.487      0.000      0.000       16
  16    0.1    19.7    0   20009      34     142       0 ( 0.000%)   75354 ( 8.5%)    4.987     -1261.     -2.487      0.000      0.000       16
ERROR: RTE: Design i2c_gpio_ip_combined_litex routing failed
