[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2007-09-26 09:38:02","objective":"1.積體電路的分類，2.積體電路晶片設計的流程，3.CMOS元件的基本結構與佈局，4.CMOS元件的設計規範技術，5.CMOS元件組成各種數位電路，6.以高階方法探討積體電路之設計，7.系統分割，8.設計問題之探討，9.IC的構造， 10.設計方法，11.時序問題之探討，12.鐘脈問題之探討，13.VLSI之測試，14.有助於設計與測試的結構化技巧探討。","schedule":"01. 09/20/07 Chapter 1 Introduction (Moore's Law)\n02. 09/27/07 Introduction (Cost)\n03. 10/04/07 Chapter 2 (Mask)\n04. 10/11/07 Chapter 2 (Processing )\n05. 10/18/07 Chapter 2 (Cross-section Layout)\n06. 10/25/07 Quiz 1,  Chapter 2 (RC Extraction)\n07. 11/01/07 Chapter 2 (DRC rules)\n08. 11/08/07 Midterm Examination\n09. 11/15/07 Exam review, Chapter 3 (Logic Gate)\n10. 11/22/07 Chapter 3 (Noise Margin)\n11. 11/29/07 Chapter 3 (Timing)\n12. 12/06/07 Chapter 4 (Combination Logic Networks)\n13. 12/13/07 Quiz 2, Chapter 4 (Cross Talk)\n14. 12/20/07 Chapter 4 (Power and Testing)\n15. 12/27/07 Chapter 5 (Memories)\n16. 01/03/08 Chapter 5 (Sequential Machines)\n17. 01/10/08 Final Examination\n18. 01/17/08 Exam review and extra material\n","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%\n","materials":"Textbook:\nModern VLSI Design\nSystem-on-Chip Design,\nThird edition, Prentice Hall,\nby: Wayne Wolf\n==================================\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n==================================\nDigital Integrated Circuits\nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolić\n","foreignLanguageTextbooks":false}]
