# 1 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
# 271 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_general_types.h" 1
# 111 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_general_types.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 1
# 105 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h"
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 1 3
# 10 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/_ansi.h" 1 3
# 15 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/_ansi.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/newlib.h" 1 3
# 16 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/_ansi.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/config.h" 1 3



# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/ieeefp.h" 1 3
# 5 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/config.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/features.h" 1 3
# 6 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/config.h" 2 3
# 17 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/_ansi.h" 2 3
# 11 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 1 3
# 13 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/_ansi.h" 1 3
# 14 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 1 3
# 12 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_types.h" 1 3






# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 1 3
# 26 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef signed char __int8_t ;
typedef unsigned char __uint8_t ;
# 36 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef signed short __int16_t;
typedef unsigned short __uint16_t;
# 46 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef __int16_t __int_least16_t;
typedef __uint16_t __uint_least16_t;
# 58 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef signed int __int32_t;
typedef unsigned int __uint32_t;
# 76 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef __int32_t __int_least32_t;
typedef __uint32_t __uint_least32_t;
# 99 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_default_types.h" 3
typedef signed long long __int64_t;
typedef unsigned long long __uint64_t;
# 8 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/_types.h" 2 3
# 13 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/lock.h" 1 3





typedef int _LOCK_T;
typedef int _LOCK_RECURSIVE_T;
# 14 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 2 3


typedef long _off_t;







typedef short __dev_t;




typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



__extension__ typedef long long _off64_t;







typedef long _fpos_t;
# 56 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 3
typedef int _ssize_t;






# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 1 3 4
# 353 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 3 4
typedef unsigned int wint_t;
# 64 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;
# 15 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 2 3






typedef unsigned long __ULong;
# 37 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct _reent;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 89 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
# 105 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 169 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                     ;
  int (* _write) (struct _reent *, void *, const char *, int)
                            ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  int _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 273 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 305 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};
# 580 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];

  int _current_category;
  const char *_current_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {

          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;


  struct _atexit *_atexit;
  struct _atexit _atexit0;


  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};
# 818 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 12 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 2 3






# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/time.h" 1 3
# 19 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 2 3
# 27 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 1 3 4
# 212 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 3 4
typedef unsigned int size_t;
# 28 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 2 3

# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 1 3
# 69 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 1 3 4
# 150 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 3 4
typedef int ptrdiff_t;
# 324 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 3 4
typedef unsigned int wchar_t;
# 70 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 2 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/types.h" 1 3
# 19 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/machine/types.h" 3
typedef long int __off_t;
typedef int __pid_t;

__extension__ typedef long long int __loff_t;
# 71 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 2 3
# 92 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
typedef unsigned char u_char;
typedef unsigned short u_short;
typedef unsigned int u_int;
typedef unsigned long u_long;



typedef unsigned short ushort;
typedef unsigned int uint;



typedef unsigned long clock_t;




typedef long time_t;




struct timespec {
  time_t tv_sec;
  long tv_nsec;
};

struct itimerspec {
  struct timespec it_interval;
  struct timespec it_value;
};


typedef long daddr_t;
typedef char * caddr_t;






typedef unsigned short ino_t;
# 162 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
typedef _off_t off_t;
typedef __dev_t dev_t;
typedef __uid_t uid_t;
typedef __gid_t gid_t;





typedef int pid_t;







typedef long key_t;

typedef _ssize_t ssize_t;
# 195 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
typedef unsigned int mode_t __attribute__ ((__mode__ (__SI__)));




typedef unsigned short nlink_t;
# 222 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
typedef long fd_mask;







typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;
# 253 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/types.h" 3
typedef unsigned long clockid_t;




typedef unsigned long timer_t;



typedef unsigned long useconds_t;
typedef long suseconds_t;
# 30 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 2 3



struct tm
{
  int tm_sec;
  int tm_min;
  int tm_hour;
  int tm_mday;
  int tm_mon;
  int tm_year;
  int tm_wday;
  int tm_yday;
  int tm_isdst;
};

clock_t clock (void);
double difftime (time_t _time2, time_t _time1);
time_t mktime (struct tm *_timeptr);
time_t time (time_t *_timer);

char *asctime (const struct tm *_tblock);
char *ctime (const time_t *_time);
struct tm *gmtime (const time_t *_timer);
struct tm *localtime (const time_t *_timer);

size_t strftime (char *_s, size_t _maxsize, const char *_fmt, const struct tm *_t);

char *asctime_r (const struct tm *, char *);
char *ctime_r (const time_t *, char *);
struct tm *gmtime_r (const time_t *, struct tm *);
struct tm *localtime_r (const time_t *, struct tm *);








char *strptime (const char *, const char *, struct tm *);
void tzset (void);
void _tzset_r (struct _reent *);

typedef struct __tzrule_struct
{
  char ch;
  int m;
  int n;
  int d;
  int s;
  time_t change;
  long offset;
} __tzrule_type;

typedef struct __tzinfo_struct
{
  int __tznorth;
  int __tzyear;
  __tzrule_type __tzrule[2];
} __tzinfo_type;

__tzinfo_type *__gettzinfo (void);
# 118 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/time.h" 3
extern long _timezone;
extern int _daylight;
extern char *_tzname[2];
# 106 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2




# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/time.h" 1 3
# 17 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/time.h" 3
struct timeval {
  time_t tv_sec;
  suseconds_t tv_usec;
};

struct timezone {
  int tz_minuteswest;
  int tz_dsttime;
};
# 37 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/time.h" 3
struct itimerval {
  struct timeval it_interval;
  struct timeval it_value;
};
# 74 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/time.h" 3
int gettimeofday (struct timeval *__p, void *__tz);
int settimeofday (const struct timeval *, const struct timezone *);
int utimes (const char *__path, const struct timeval *__tvp);
int getitimer (int __which, struct itimerval *__value);
int setitimer (int __which, const struct itimerval *__value, struct itimerval *__ovalue)
                                 ;
# 111 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 1 3
# 34 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 1 3 4
# 35 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 2 3


# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stdarg.h" 1 3 4
# 40 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stdarg.h" 3 4
typedef __builtin_va_list __gnuc_va_list;
# 38 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 2 3
# 48 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3


typedef __FILE FILE;




typedef _fpos_t fpos_t;





# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/sys/stdio.h" 1 3
# 62 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 2 3
# 171 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
FILE * tmpfile (void);
char * tmpnam (char *);
int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *, const char *, FILE *);
void setbuf (FILE *, char *);
int setvbuf (FILE *, char *, int, size_t);
int fprintf (FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fscanf (FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int printf (const char *, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int scanf (const char *, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int sscanf (const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int vfprintf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int vsprintf (char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int fgetc (FILE *);
char * fgets (char *, int, FILE *);
int fputc (int, FILE *);
int fputs (const char *, FILE *);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void *, size_t _size, size_t _n, FILE *);
size_t fwrite (const void * , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *, fpos_t *);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *_name, const char *_type);
int sprintf (char *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int remove (const char *);
int rename (const char *, const char *);






int fseeko (FILE *, off_t, int);
off_t ftello ( FILE *);




int asiprintf (char **, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
char * asniprintf (char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * asnprintf (char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int asprintf (char **, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int diprintf (int, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int fcloseall (void);
int fiprintf (FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fiscanf (FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int iprintf (const char *, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int iscanf (const char *, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int siprintf (char *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int siscanf (const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int snprintf (char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int sniprintf (char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * tempnam (const char *, const char *);
int vasiprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vasprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vdiprintf (int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiprintf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiscanf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vfscanf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int viprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int viscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsiprintf (char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vsiscanf (const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vsniprintf (char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vsnprintf (char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vsscanf (const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
# 313 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
FILE * fdopen (int, const char *);

int fileno (FILE *);
int getw (FILE *);
int pclose (FILE *);
FILE * popen (const char *, const char *);
int putw (int, FILE *);
void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);
int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
# 338 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
int dprintf (int, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

FILE * fmemopen (void *, size_t, const char *);


FILE * open_memstream (char **, size_t *);



int vdprintf (int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;







int _asiprintf_r (struct _reent *, char **, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
char * _asnprintf_r (struct _reent *, char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _asprintf_r (struct _reent *, char **, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _diprintf_r (struct _reent *, int, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _dprintf_r (struct _reent *, int, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *, int, FILE *);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fiscanf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
FILE * _fmemopen_r (struct _reent *, void *, size_t, const char *);
FILE * _fopen_r (struct _reent *, const char *, const char *);
FILE * _freopen_r (struct _reent *, const char *, const char *, FILE *);
int _fprintf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *, FILE *);
size_t _fread_r (struct _reent *, void *, size_t _size, size_t _n, FILE *);
int _fscanf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void * , size_t _size, size_t _n, FILE *);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _iscanf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *, const char *_old, const char *_new)
                                          ;
int _scanf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int _siprintf_r (struct _reent *, char *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _siscanf_r (struct _reent *, const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _snprintf_r (struct _reent *, char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _sprintf_r (struct _reent *, char *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _sscanf_r (struct _reent *, const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdprintf_r (struct _reent *, int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vfprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vprintf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _vscanf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsnprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsprintf_r (struct _reent *, char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);
# 515 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 535 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3
FILE *funopen (const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))



                                   ;
FILE *_funopen_r (struct _reent *, const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))



                                   ;







typedef ssize_t cookie_read_function_t(void *__cookie, char *__buf, size_t __n);
typedef ssize_t cookie_write_function_t(void *__cookie, const char *__buf,
     size_t __n);




typedef int cookie_seek_function_t(void *__cookie, off_t *__off, int __whence);

typedef int cookie_close_function_t(void *__cookie);
typedef struct
{


  cookie_read_function_t *read;
  cookie_write_function_t *write;
  cookie_seek_function_t *seek;
  cookie_close_function_t *close;
} cookie_io_functions_t;
FILE *fopencookie (void *__cookie, const char *__mode, cookie_io_functions_t __functions)
                                                         ;
FILE *_fopencookie_r (struct _reent *, void *__cookie, const char *__mode, cookie_io_functions_t __functions)
                                                         ;
# 683 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/stdio.h" 3

# 112 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stdarg.h" 1 3 4
# 102 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stdarg.h" 3 4
typedef __gnuc_va_list va_list;
# 113 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 1 3
# 11 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 3
# 1 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/include/stddef.h" 1 3 4
# 12 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 2 3
# 39 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 3




struct tm;



typedef _mbstate_t mbstate_t;


wint_t btowc (int);
int wctob (wint_t);
size_t mbrlen (const char * , size_t, mbstate_t *);
size_t mbrtowc (wchar_t * , const char * , size_t, mbstate_t *);
size_t _mbrtowc_r (struct _reent *, wchar_t * , const char * , size_t, mbstate_t *)
                        ;
int mbsinit (const mbstate_t *);
size_t mbsnrtowcs (wchar_t * , const char ** , size_t, size_t, mbstate_t *)
                ;
size_t _mbsnrtowcs_r (struct _reent *, wchar_t * , const char ** , size_t, size_t, mbstate_t *)
                                ;
size_t mbsrtowcs (wchar_t * , const char ** , size_t, mbstate_t *);
size_t _mbsrtowcs_r (struct _reent *, wchar_t * , const char ** , size_t, mbstate_t *);
size_t wcrtomb (char * , wchar_t, mbstate_t *);
size_t _wcrtomb_r (struct _reent *, char * , wchar_t, mbstate_t *);
size_t wcsnrtombs (char * , const wchar_t ** , size_t, size_t, mbstate_t *)
                ;
size_t _wcsnrtombs_r (struct _reent *, char * , const wchar_t ** , size_t, size_t, mbstate_t *)
                                ;
size_t wcsrtombs (char * , const wchar_t ** , size_t, mbstate_t *);
size_t _wcsrtombs_r (struct _reent *, char * , const wchar_t ** , size_t, mbstate_t *)
                        ;
int wcscasecmp (const wchar_t *, const wchar_t *);
wchar_t *wcscat (wchar_t * , const wchar_t *);
wchar_t *wcschr (const wchar_t *, wchar_t);
int wcscmp (const wchar_t *, const wchar_t *);
int wcscoll (const wchar_t *, const wchar_t *);
wchar_t *wcscpy (wchar_t * , const wchar_t *);
wchar_t *wcpcpy (wchar_t * , const wchar_t *);
wchar_t *wcsdup (const wchar_t *);
wchar_t *_wcsdup_r (struct _reent *, const wchar_t * );
size_t wcscspn (const wchar_t *, const wchar_t *);
size_t wcsftime (wchar_t *, size_t, const wchar_t *, const struct tm *);
size_t wcslcat (wchar_t *, const wchar_t *, size_t);
size_t wcslcpy (wchar_t *, const wchar_t *, size_t);
size_t wcslen (const wchar_t *);
int wcsncasecmp (const wchar_t *, const wchar_t *, size_t);
wchar_t *wcsncat (wchar_t * , const wchar_t * , size_t);
int wcsncmp (const wchar_t *, const wchar_t *, size_t);
wchar_t *wcsncpy (wchar_t * , const wchar_t * , size_t);
wchar_t *wcpncpy (wchar_t * , const wchar_t * , size_t);
size_t wcsnlen (const wchar_t *, size_t);
wchar_t *wcspbrk (const wchar_t *, const wchar_t *);
wchar_t *wcsrchr (const wchar_t *, wchar_t);
size_t wcsspn (const wchar_t *, const wchar_t *);
wchar_t *wcsstr (const wchar_t *, const wchar_t *);
wchar_t *wcstok (wchar_t *, const wchar_t *, wchar_t **);
double wcstod (const wchar_t *, wchar_t **);
double _wcstod_r (struct _reent *, const wchar_t *, wchar_t **);
float wcstof (const wchar_t *, wchar_t **);
float _wcstof_r (struct _reent *, const wchar_t *, wchar_t **);
int wcswidth (const wchar_t *, size_t);
size_t wcsxfrm (wchar_t *, const wchar_t *, size_t);
int wcwidth (const wchar_t);
wchar_t *wmemchr (const wchar_t *, wchar_t, size_t);
int wmemcmp (const wchar_t *, const wchar_t *, size_t);
wchar_t *wmemcpy (wchar_t * , const wchar_t * , size_t);
wchar_t *wmemmove (wchar_t *, const wchar_t *, size_t);
wchar_t *wmemset (wchar_t *, wchar_t, size_t);

long wcstol (const wchar_t *, wchar_t **, int);
long long wcstoll (const wchar_t *, wchar_t **, int);
unsigned long wcstoul (const wchar_t *, wchar_t **, int);
unsigned long long wcstoull (const wchar_t *, wchar_t **, int);
long _wcstol_r (struct _reent *, const wchar_t *, wchar_t **, int);
long long _wcstoll_r (struct _reent *, const wchar_t *, wchar_t **, int);
unsigned long _wcstoul_r (struct _reent *, const wchar_t *, wchar_t **, int);
unsigned long long _wcstoull_r (struct _reent *, const wchar_t *, wchar_t **, int);

wint_t fgetwc (__FILE *);
wchar_t *fgetws (wchar_t *, int, __FILE *);
wint_t fputwc (wchar_t, __FILE *);
int fputws (const wchar_t *, __FILE *);
int fwide (__FILE *, int);
wint_t getwc (__FILE *);
wint_t getwchar (void);
wint_t putwc (wchar_t, __FILE *);
wint_t putwchar (wchar_t);
wint_t ungetwc (wint_t wc, __FILE *);

wint_t _fgetwc_r (struct _reent *, __FILE *);
wchar_t *_fgetws_r (struct _reent *, wchar_t *, int, __FILE *);
wint_t _fputwc_r (struct _reent *, wchar_t, __FILE *);
int _fputws_r (struct _reent *, const wchar_t *, __FILE *);
int _fwide_r (struct _reent *, __FILE *, int);
wint_t _getwc_r (struct _reent *, __FILE *);
wint_t _getwchar_r (struct _reent *ptr);
wint_t _putwc_r (struct _reent *, wchar_t, __FILE *);
wint_t _putwchar_r (struct _reent *, wchar_t);
wint_t _ungetwc_r (struct _reent *, wint_t wc, __FILE *);

__FILE *open_wmemstream (wchar_t **, size_t *);
__FILE *_open_wmemstream_r (struct _reent *, wchar_t **, size_t *);
# 152 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 3
int fwprintf (__FILE *, const wchar_t *, ...);
int swprintf (wchar_t *, size_t, const wchar_t *, ...);
int vfwprintf (__FILE *, const wchar_t *, __gnuc_va_list);
int vswprintf (wchar_t *, size_t, const wchar_t *, __gnuc_va_list);
int vwprintf (const wchar_t *, __gnuc_va_list);
int wprintf (const wchar_t *, ...);

int _fwprintf_r (struct _reent *, __FILE *, const wchar_t *, ...);
int _swprintf_r (struct _reent *, wchar_t *, size_t, const wchar_t *, ...);
int _vfwprintf_r (struct _reent *, __FILE *, const wchar_t *, __gnuc_va_list);
int _vswprintf_r (struct _reent *, wchar_t *, size_t, const wchar_t *, __gnuc_va_list);
int _vwprintf_r (struct _reent *, const wchar_t *, __gnuc_va_list);
int _wprintf_r (struct _reent *, const wchar_t *, ...);

int fwscanf (__FILE *, const wchar_t *, ...);
int swscanf (const wchar_t *, const wchar_t *, ...);
int vfwscanf (__FILE *, const wchar_t *, __gnuc_va_list);
int vswscanf (const wchar_t *, const wchar_t *, __gnuc_va_list);
int vwscanf (const wchar_t *, __gnuc_va_list);
int wscanf (const wchar_t *, ...);

int _fwscanf_r (struct _reent *, __FILE *, const wchar_t *, ...);
int _swscanf_r (struct _reent *, const wchar_t *, const wchar_t *, ...);
int _vfwscanf_r (struct _reent *, __FILE *, const wchar_t *, __gnuc_va_list);
int _vswscanf_r (struct _reent *, const wchar_t *, const wchar_t *, __gnuc_va_list);
int _vwscanf_r (struct _reent *, const wchar_t *, __gnuc_va_list);
int _wscanf_r (struct _reent *, const wchar_t *, ...);
# 190 "/media/snowcat/ANDROID/modem/tools/GCC/4.6.2/linux/bin/../lib/gcc/arm-none-eabi/4.6.2/../../../../arm-none-eabi/include/wchar.h" 3

# 114 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2



#pragma GCC diagnostic error "-Wdeprecated-declarations"






# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib_list.h" 1
# 123 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib_list.h"
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void *alloca(size_t size) __attribute__((deprecated)) ;
# 134 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib_list.h"
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void (*signal (int sig, void (* func )(int)))(int) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) int raise(int sig) __attribute__((deprecated)) ;


__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) int remove(const char * filename) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) int rename(const char * old, const char * newname) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) FILE *tmpfile(void) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) char *tmpnam(char * s) __attribute__((deprecated)) ;



__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void *calloc(size_t nmemb, size_t size) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void free(void * ptr) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void *malloc(size_t size) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void *realloc(void * ptr, size_t size) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) int atexit(void (* func)(void)) __attribute__((deprecated));


__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void exit(int status) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) void _Exit(int status) __attribute__((deprecated));




__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) char *getenv(const char * name) __attribute__((deprecated));
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) int system(const char * string) __attribute__((deprecated)) ;


__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) char *strtok(char * __restrict s1, const char * __restrict s2) __attribute__((deprecated)) ;


struct tm;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) char *asctime(const struct tm * timeptr) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) char *ctime(const time_t * timer) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) struct tm *gmtime(const time_t * timer) __attribute__((deprecated)) ;
__attribute__((section("SHOULD_NOT_USED_FUNCTION"))) struct tm *localtime(const time_t * timer) __attribute__((deprecated)) ;
# 125 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/clib.h" 2



void clib_basic_init(void);
void clib_init(void);
void clib_init_time(void);
# 112 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_general_types.h" 2






typedef char kal_char;

typedef unsigned short kal_wchar;


typedef unsigned char kal_uint8;

typedef signed char kal_int8;

typedef unsigned short int kal_uint16;

typedef signed short int kal_int16;

typedef unsigned int kal_uint32;

typedef signed int kal_int32;



   typedef unsigned long long kal_uint64;






   typedef signed long long kal_int64;






typedef unsigned short WCHAR;




typedef enum
{

    KAL_FALSE,

    KAL_TRUE
} kal_bool;
# 272 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c" 2
# 1 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h" 1
# 38 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h"
# 1 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.h" 1
# 61 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_cid.h" 1
# 62 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.h" 2
# 147 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.h"
typedef struct
{
   kal_uint16 mipi_data_st;
   kal_uint16 mipi_data_sp;
}UL1_MIPI_DATA_STSP;

typedef struct
{
   kal_uint16 addr;
   kal_uint32 data;
}UL1_MIPI_ADDR_DATA_EXPAND_TABLE_T;

typedef struct
{
   kal_uint16 mipi_elm_type;
   UL1_MIPI_DATA_STSP mipi_data_stsp;
   kal_uint16 mipi_evt_type;
   kal_uint32 mipi_evt_offset;
}UL1_MIPI_EVENT_TABLE_T;

typedef struct
{
   kal_uint16 mipi_subband_freq;
   UL1_MIPI_ADDR_DATA_EXPAND_TABLE_T mipi_data;
}UL1_MIPI_DATA_EXPAND_TABLE_T;

typedef struct
{
   kal_uint16 mipi_elm_type;
   kal_uint16 mipi_port_sel;
   kal_uint16 mipi_data_seq;
   kal_uint16 mipi_usid;
   UL1_MIPI_DATA_EXPAND_TABLE_T mipi_subband_data[5];
}UL1_MIPI_DATA_SUBBAND_TABLE_T;

typedef struct
{
   kal_uint16 mipi_elm_type;
   kal_uint16 mipi_port_sel;
   kal_uint16 mipi_data_seq;
   kal_uint16 mipi_usid;
   UL1_MIPI_ADDR_DATA_EXPAND_TABLE_T mipi_data;
}UL1_MIPI_DATA_TABLE_T;

typedef struct
{
   UL1_MIPI_EVENT_TABLE_T umts_mipi_tpc_event[8];
   UL1_MIPI_DATA_SUBBAND_TABLE_T umts_mipi_tpc_data[40];
}UL1_UMTS_MIPI_TPC_T;

typedef struct
{
   kal_uint16 mipi_subband_freq;
   kal_uint32 mipi_pa_tpc_data[8][5];
}UL1_MIPI_PA_TPC_SECTION_TABLE_T;



extern UL1_MIPI_DATA_TABLE_T UMTS_MIPI_INITIAL_CW[];
extern UL1_MIPI_DATA_TABLE_T UMTS_MIPI_INITIAL_CW_set0[];
extern UL1_MIPI_DATA_TABLE_T UMTS_MIPI_INITIAL_CW_set1[];
extern UL1_MIPI_DATA_TABLE_T UMTS_MIPI_SLEEP_CW[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_RX_EVENT_TABLE[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_RX_EVENT_TABLE_set0[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_RX_EVENT_TABLE_set1[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_RX_DATA_TABLE[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_RX_DATA_TABLE_set0[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_RX_DATA_TABLE_set1[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_TX_EVENT_TABLE[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_TX_EVENT_TABLE_set0[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_TX_EVENT_TABLE_set1[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_TX_DATA_TABLE[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_TX_DATA_TABLE_set0[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_TX_DATA_TABLE_set1[];
extern UL1_MIPI_EVENT_TABLE_T* UMTS_MIPI_TPC_EVENT_TABLE[];
extern UL1_MIPI_DATA_SUBBAND_TABLE_T* UMTS_MIPI_TPC_DATA_TABLE[];
extern UL1_MIPI_DATA_TABLE_T* UMTS_MIPI_ASM_ISOLATION_DATA_TABLE[];

extern UL1_UMTS_MIPI_TPC_T* UMTS_MIPI_TPC_TABLE[];
extern UL1_UMTS_MIPI_TPC_T* UMTS_MIPI_TPC_TABLE_set0[];
extern UL1_UMTS_MIPI_TPC_T* UMTS_MIPI_TPC_TABLE_set1[];
# 39 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h" 2
# 273 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h" 1
# 231 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_cid.h" 1
# 232 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h" 2

# 1 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.h" 1
# 234 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h" 2
# 757 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef kal_uint32 BPI_data_type;
# 793 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef enum
{
   UMTSBandNone = 0,
   UMTSBand1 = 1,
   UMTSBand2 = 2,
   UMTSBand3 = 3,
   UMTSBand4 = 4,
   UMTSBand5 = 5,
   UMTSBand6 = 6,
   UMTSBand7 = 7,
   UMTSBand8 = 8,
   UMTSBand9 = 9,
   UMTSBand10 = 10,
   UMTSBand11 = 11,
   UMTSBand12 = 12,
   UMTSBand13 = 13,
   UMTSBand14 = 14,
   UMTSBand15 = 15,
   UMTSBand16 = 16,
   UMTSBand17 = 17,
   UMTSBand18 = 18,
   UMTSBand19 = 19,
   UMTSBand20 = 20,
   UMTSBand21 = 21,
   UMTSBand22 = 22,
   UMTSBandcount
} UMTSBand;

typedef struct {
   kal_uint32 capability;
   kal_uint32 band_support;
   kal_uint32 rxd_band_support;
   kal_uint32 padrift_band_support;
} UMTS_MsCapabilityEx;

typedef struct
{
   kal_uint16 max_uarfcn;
   kal_int8 path_loss_H;
   kal_int8 path_loss_M;
   kal_int8 path_loss_L;
} U_sAGCGAINOFFSET;

typedef struct
{
   U_sAGCGAINOFFSET gain_of_uarfcn[15];
} U_sTEMPAGCOFFSET;

typedef struct
{
   kal_uint16 level_0;
   kal_uint16 level_1;
} U_sDC2DC;

typedef struct
{
   kal_uint16 start;
   kal_uint16 end;
} U_sHYSTERESISDATA;

typedef struct
{
   kal_uint16 max_uarfcn;
   kal_int16 pwr_offset_dB;
   kal_int16 pwr_offset_txdac;
} U_sARFCN_SECTION;

typedef struct
{
   kal_uint8 pwr_dt_thr;
   kal_uint8 pwr_dt_section;
   kal_uint16 pwr_dt_dac[ 32 ];
   kal_int16 pwr_dt_value[ 32 ];
   U_sARFCN_SECTION pwr_dt_comp_by_subband[ 15 ];
   kal_int16 pwr_dt_comp_by_temperature[8][2];
} U_sPWTDTDATA;

typedef struct
{
   kal_uint16 dc2dc_level;
   kal_uint16 vbias_dac;
   kal_uint8 vm1;
   kal_uint8 vm2;
} U_sPADATA;

typedef struct
{
   U_sPADATA pa_data;
   kal_uint16 vga_dac[10];
   U_sARFCN_SECTION vga_comp_by_subband[ 15 ];
   kal_int16 vga_comp_by_temperature[8][2];
} U_sTXPOWERDATA;

typedef struct
{
   kal_int16 vga_comp_by_temperature[8][2];
} U_sRACHCOMP;


typedef struct
{
   U_sRACHCOMP power_dac[3];
} U_sPARACHTMCOMPDATA;
# 924 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef enum
{
   ANT_RX_MAIN_ONLY = 0,
   ANT_RX_RXD_ONLY = 1,
   ANT_RX_BOTH = 2,
   ANT_RESUME_DEFAULT = 3
}ANT_SEL_TYPE;

typedef struct
{
   kal_bool rx_path_selection_enable;
   ANT_SEL_TYPE rx_path_type;
} U_sRxPathSelection;


typedef struct
{
   kal_uint16 initDac;
   kal_int32 slope;
} U_sAFCDACDATA;

typedef struct
{
   kal_int32 cap_id;
} U_sAFCCAPDATA;


typedef struct
{
   U_sDC2DC pa_dc2dc;
   U_sTXPOWERDATA power_dac[3];
   U_sHYSTERESISDATA tx_hysteresis[2];
   U_sPWTDTDATA pwr_dt_data;
} U_sRAMPDATA;

typedef struct
{
   kal_uint8 pa_mode;
   kal_int8 prf;
   kal_uint8 dc2dc_lvl;
   kal_uint8 vm1;
   kal_uint8 vm2;
   kal_uint16 vbias_dac;
   kal_uint16 pa_gain;
} U_sPMULEVHANDLE;

typedef struct
{







   kal_uint8 octlev_num_section;
   kal_uint8 reserved_byte;
   kal_uint32 pa_phase_compensation[3];
   U_sPMULEVHANDLE pmu_level_handle[8];
} U_sPAOCTLVLSETTING;


typedef struct
{
   kal_bool ADAPT_Customized;
   kal_bool reserved1;
   kal_bool reserved2;
   kal_bool reserved3;
} U_sUl1IotCustomSupportStruct;
# 1027 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef struct
{

   kal_uint8 tpc_step;
   kal_uint8 itp;
   kal_uint8 rpp;
   kal_uint8 fmt_idx;
   kal_uint8 dl_frame_type;
   kal_uint16 slot_mask;
   kal_int8 tpc_cmd[15];
   kal_uint8 beta_c;
   kal_uint8 beta_d;
# 1052 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
} META_HWTPC_FRAME_INFO;


typedef struct
{
   kal_int8 temper_offset[8];
   U_sAGCGAINOFFSET gain_of_uarfcn[15];
} U_sAGCOFFSETRXD;

typedef struct
{
   kal_int16 pa_drift_comp_w_table[6][2];
   kal_int16 pa_drift_comp_h_table[6][4];
} U_sPADRIFTSETTING;


typedef enum
{
   MPRSetting0 = 0,
   MPRSetting1 = 1,
   MPRSetting2 = 2,
   MPRSetting3 = 3,
   MPRSetting4 = 4,
   MPRSettingCount
} MPR_Setting;


typedef enum
{
   MIPI_DEFAULT = 0,
   MIPI_DISABLE = 1,
   MIPI_ENABLE = 2



}MIPI_Setting;
# 1153 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef struct
{
   kal_uint16 maxOffset;
   kal_uint16 vmOffset;
   kal_uint16 vbiasOffset;
   kal_uint16 dc2dcOffset;
   kal_uint16 vgaOffset;
}U_sUl1dRfPaControlTiming;

typedef struct
{

   kal_int16 xTC_PR1;
   kal_int16 xTC_PR2;
   kal_int16 xTC_PR2B;


   kal_int16 xTC_PR3;
   kal_int16 xTC_PR3A;


   kal_int16 xTC_PT1;
   kal_int16 xTC_PT2;
   kal_int16 xTC_PT2B;


   kal_int16 xTC_PT3;
   kal_int16 xTC_PT3A;
}U_sUl1dRfBsiBpiTiming;

typedef struct
{

   BPI_data_type xPDATA_BAND1_PR1;
   BPI_data_type xPDATA_BAND1_PR2;
   BPI_data_type xPDATA_BAND1_PR2B;
   BPI_data_type xPDATA_BAND1_PR3;
   BPI_data_type xPDATA_BAND1_PR3A;
   BPI_data_type xPDATA_BAND1_PT1;
   BPI_data_type xPDATA_BAND1_PT2;
   BPI_data_type xPDATA_BAND1_PT2B;
   BPI_data_type xPDATA_BAND1_PT3;
   BPI_data_type xPDATA_BAND1_PT3A;

   BPI_data_type xPDATA_BAND1_RXD_PR1;
   BPI_data_type xPDATA_BAND1_RXD_PR2;
   BPI_data_type xPDATA_BAND1_RXD_PR2B;
   BPI_data_type xPDATA_BAND1_RXD_PR3;
   BPI_data_type xPDATA_BAND1_RXD_PR3A;



   BPI_data_type xPDATA_BAND2_PR1;
   BPI_data_type xPDATA_BAND2_PR2;
   BPI_data_type xPDATA_BAND2_PR2B;
   BPI_data_type xPDATA_BAND2_PR3;
   BPI_data_type xPDATA_BAND2_PR3A;
   BPI_data_type xPDATA_BAND2_PT1;
   BPI_data_type xPDATA_BAND2_PT2;
   BPI_data_type xPDATA_BAND2_PT2B;
   BPI_data_type xPDATA_BAND2_PT3;
   BPI_data_type xPDATA_BAND2_PT3A;

   BPI_data_type xPDATA_BAND2_RXD_PR1;
   BPI_data_type xPDATA_BAND2_RXD_PR2;
   BPI_data_type xPDATA_BAND2_RXD_PR2B;
   BPI_data_type xPDATA_BAND2_RXD_PR3;
   BPI_data_type xPDATA_BAND2_RXD_PR3A;



   BPI_data_type xPDATA_BAND3_PR1;
   BPI_data_type xPDATA_BAND3_PR2;
   BPI_data_type xPDATA_BAND3_PR2B;
   BPI_data_type xPDATA_BAND3_PR3;
   BPI_data_type xPDATA_BAND3_PR3A;
   BPI_data_type xPDATA_BAND3_PT1;
   BPI_data_type xPDATA_BAND3_PT2;
   BPI_data_type xPDATA_BAND3_PT2B;
   BPI_data_type xPDATA_BAND3_PT3;
   BPI_data_type xPDATA_BAND3_PT3A;

   BPI_data_type xPDATA_BAND3_RXD_PR1;
   BPI_data_type xPDATA_BAND3_RXD_PR2;
   BPI_data_type xPDATA_BAND3_RXD_PR2B;
   BPI_data_type xPDATA_BAND3_RXD_PR3;
   BPI_data_type xPDATA_BAND3_RXD_PR3A;



   BPI_data_type xPDATA_BAND4_PR1;
   BPI_data_type xPDATA_BAND4_PR2;
   BPI_data_type xPDATA_BAND4_PR2B;
   BPI_data_type xPDATA_BAND4_PR3;
   BPI_data_type xPDATA_BAND4_PR3A;
   BPI_data_type xPDATA_BAND4_PT1;
   BPI_data_type xPDATA_BAND4_PT2;
   BPI_data_type xPDATA_BAND4_PT2B;
   BPI_data_type xPDATA_BAND4_PT3;
   BPI_data_type xPDATA_BAND4_PT3A;

   BPI_data_type xPDATA_BAND4_RXD_PR1;
   BPI_data_type xPDATA_BAND4_RXD_PR2;
   BPI_data_type xPDATA_BAND4_RXD_PR2B;
   BPI_data_type xPDATA_BAND4_RXD_PR3;
   BPI_data_type xPDATA_BAND4_RXD_PR3A;



   BPI_data_type xPDATA_BAND5_PR1;
   BPI_data_type xPDATA_BAND5_PR2;
   BPI_data_type xPDATA_BAND5_PR2B;
   BPI_data_type xPDATA_BAND5_PR3;
   BPI_data_type xPDATA_BAND5_PR3A;
   BPI_data_type xPDATA_BAND5_PT1;
   BPI_data_type xPDATA_BAND5_PT2;
   BPI_data_type xPDATA_BAND5_PT2B;
   BPI_data_type xPDATA_BAND5_PT3;
   BPI_data_type xPDATA_BAND5_PT3A;

   BPI_data_type xPDATA_BAND5_RXD_PR1;
   BPI_data_type xPDATA_BAND5_RXD_PR2;
   BPI_data_type xPDATA_BAND5_RXD_PR2B;
   BPI_data_type xPDATA_BAND5_RXD_PR3;
   BPI_data_type xPDATA_BAND5_RXD_PR3A;



   BPI_data_type xPDATA_BAND6_PR1;
   BPI_data_type xPDATA_BAND6_PR2;
   BPI_data_type xPDATA_BAND6_PR2B;
   BPI_data_type xPDATA_BAND6_PR3;
   BPI_data_type xPDATA_BAND6_PR3A;
   BPI_data_type xPDATA_BAND6_PT1;
   BPI_data_type xPDATA_BAND6_PT2;
   BPI_data_type xPDATA_BAND6_PT2B;
   BPI_data_type xPDATA_BAND6_PT3;
   BPI_data_type xPDATA_BAND6_PT3A;

   BPI_data_type xPDATA_BAND6_RXD_PR1;
   BPI_data_type xPDATA_BAND6_RXD_PR2;
   BPI_data_type xPDATA_BAND6_RXD_PR2B;
   BPI_data_type xPDATA_BAND6_RXD_PR3;
   BPI_data_type xPDATA_BAND6_RXD_PR3A;



   BPI_data_type xPDATA_BAND7_PR1;
   BPI_data_type xPDATA_BAND7_PR2;
   BPI_data_type xPDATA_BAND7_PR2B;
   BPI_data_type xPDATA_BAND7_PR3;
   BPI_data_type xPDATA_BAND7_PR3A;
   BPI_data_type xPDATA_BAND7_PT1;
   BPI_data_type xPDATA_BAND7_PT2;
   BPI_data_type xPDATA_BAND7_PT2B;
   BPI_data_type xPDATA_BAND7_PT3;
   BPI_data_type xPDATA_BAND7_PT3A;

   BPI_data_type xPDATA_BAND7_RXD_PR1;
   BPI_data_type xPDATA_BAND7_RXD_PR2;
   BPI_data_type xPDATA_BAND7_RXD_PR2B;
   BPI_data_type xPDATA_BAND7_RXD_PR3;
   BPI_data_type xPDATA_BAND7_RXD_PR3A;



   BPI_data_type xPDATA_BAND8_PR1;
   BPI_data_type xPDATA_BAND8_PR2;
   BPI_data_type xPDATA_BAND8_PR2B;
   BPI_data_type xPDATA_BAND8_PR3;
   BPI_data_type xPDATA_BAND8_PR3A;
   BPI_data_type xPDATA_BAND8_PT1;
   BPI_data_type xPDATA_BAND8_PT2;
   BPI_data_type xPDATA_BAND8_PT2B;
   BPI_data_type xPDATA_BAND8_PT3;
   BPI_data_type xPDATA_BAND8_PT3A;

   BPI_data_type xPDATA_BAND8_RXD_PR1;
   BPI_data_type xPDATA_BAND8_RXD_PR2;
   BPI_data_type xPDATA_BAND8_RXD_PR2B;
   BPI_data_type xPDATA_BAND8_RXD_PR3;
   BPI_data_type xPDATA_BAND8_RXD_PR3A;



   BPI_data_type xPDATA_BAND9_PR1;
   BPI_data_type xPDATA_BAND9_PR2;
   BPI_data_type xPDATA_BAND9_PR2B;
   BPI_data_type xPDATA_BAND9_PR3;
   BPI_data_type xPDATA_BAND9_PR3A;
   BPI_data_type xPDATA_BAND9_PT1;
   BPI_data_type xPDATA_BAND9_PT2;
   BPI_data_type xPDATA_BAND9_PT2B;
   BPI_data_type xPDATA_BAND9_PT3;
   BPI_data_type xPDATA_BAND9_PT3A;

   BPI_data_type xPDATA_BAND9_RXD_PR1;
   BPI_data_type xPDATA_BAND9_RXD_PR2;
   BPI_data_type xPDATA_BAND9_RXD_PR2B;
   BPI_data_type xPDATA_BAND9_RXD_PR3;
   BPI_data_type xPDATA_BAND9_RXD_PR3A;



   BPI_data_type xPDATA_BAND10_PR1;
   BPI_data_type xPDATA_BAND10_PR2;
   BPI_data_type xPDATA_BAND10_PR2B;
   BPI_data_type xPDATA_BAND10_PR3;
   BPI_data_type xPDATA_BAND10_PR3A;
   BPI_data_type xPDATA_BAND10_PT1;
   BPI_data_type xPDATA_BAND10_PT2;
   BPI_data_type xPDATA_BAND10_PT2B;
   BPI_data_type xPDATA_BAND10_PT3;
   BPI_data_type xPDATA_BAND10_PT3A;

   BPI_data_type xPDATA_BAND10_RXD_PR1;
   BPI_data_type xPDATA_BAND10_RXD_PR2;
   BPI_data_type xPDATA_BAND10_RXD_PR2B;
   BPI_data_type xPDATA_BAND10_RXD_PR3;
   BPI_data_type xPDATA_BAND10_RXD_PR3A;


   BPI_data_type xPDATA_BAND11_PR1;
   BPI_data_type xPDATA_BAND11_PR2;
   BPI_data_type xPDATA_BAND11_PR2B;
   BPI_data_type xPDATA_BAND11_PR3;
   BPI_data_type xPDATA_BAND11_PR3A;
   BPI_data_type xPDATA_BAND11_PT1;
   BPI_data_type xPDATA_BAND11_PT2;
   BPI_data_type xPDATA_BAND11_PT2B;
   BPI_data_type xPDATA_BAND11_PT3;
   BPI_data_type xPDATA_BAND11_PT3A;
   BPI_data_type xPDATA_BAND11_RXD_PR1;
   BPI_data_type xPDATA_BAND11_RXD_PR2;
   BPI_data_type xPDATA_BAND11_RXD_PR2B;
   BPI_data_type xPDATA_BAND11_RXD_PR3;
   BPI_data_type xPDATA_BAND11_RXD_PR3A;


   BPI_data_type xPDATA_BAND19_PR1;
   BPI_data_type xPDATA_BAND19_PR2;
   BPI_data_type xPDATA_BAND19_PR2B;
   BPI_data_type xPDATA_BAND19_PR3;
   BPI_data_type xPDATA_BAND19_PR3A;
   BPI_data_type xPDATA_BAND19_PT1;
   BPI_data_type xPDATA_BAND19_PT2;
   BPI_data_type xPDATA_BAND19_PT2B;
   BPI_data_type xPDATA_BAND19_PT3;
   BPI_data_type xPDATA_BAND19_PT3A;
   BPI_data_type xPDATA_BAND19_RXD_PR1;
   BPI_data_type xPDATA_BAND19_RXD_PR2;
   BPI_data_type xPDATA_BAND19_RXD_PR2B;
   BPI_data_type xPDATA_BAND19_RXD_PR3;
   BPI_data_type xPDATA_BAND19_RXD_PR3A;

}U_sUl1dRfBpiData;
# 1572 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
typedef struct
{
   UMTSBand HB1;
   UMTSBand HB2;


   UMTSBand HB3;


   UMTSBand LB1;

   UMTSBand LB2;

}U_sUl1dRfBandIndicator;

typedef struct
{
   kal_uint8 xBAND1_CHANNEL_SEL;
   kal_uint8 xBAND2_CHANNEL_SEL;
   kal_uint8 xBAND3_CHANNEL_SEL;
   kal_uint8 xBAND4_CHANNEL_SEL;
   kal_uint8 xBAND5_CHANNEL_SEL;
   kal_uint8 xBAND6_CHANNEL_SEL;
   kal_uint8 xBAND8_CHANNEL_SEL;
   kal_uint8 xBAND9_CHANNEL_SEL;
   kal_uint8 xBAND10_CHANNEL_SEL;

   kal_uint8 xBAND11_CHANNEL_SEL;
   kal_uint8 xBAND19_CHANNEL_SEL;

   kal_uint8 xBAND1_CHANNEL2_SEL;
   kal_uint8 xBAND2_CHANNEL2_SEL;
   kal_uint8 xBAND3_CHANNEL2_SEL;
   kal_uint8 xBAND4_CHANNEL2_SEL;
   kal_uint8 xBAND5_CHANNEL2_SEL;
   kal_uint8 xBAND6_CHANNEL2_SEL;
   kal_uint8 xBAND8_CHANNEL2_SEL;
   kal_uint8 xBAND9_CHANNEL2_SEL;
   kal_uint8 xBAND10_CHANNEL2_SEL;
   kal_uint8 xBAND11_CHANNEL2_SEL;
   kal_uint8 xBAND19_CHANNEL2_SEL;


}U_sUl1dRfRxLnaPortSel;

typedef struct
{
   kal_uint8 xBAND1_OUTPUT_SEL;
   kal_uint8 xBAND2_OUTPUT_SEL;
   kal_uint8 xBAND3_OUTPUT_SEL;
   kal_uint8 xBAND4_OUTPUT_SEL;
   kal_uint8 xBAND5_OUTPUT_SEL;
   kal_uint8 xBAND6_OUTPUT_SEL;
   kal_uint8 xBAND8_OUTPUT_SEL;
   kal_uint8 xBAND9_OUTPUT_SEL;
   kal_uint8 xBAND10_OUTPUT_SEL;

   kal_uint8 xBAND11_OUTPUT_SEL;
   kal_uint8 xBAND19_OUTPUT_SEL;

}U_sUl1dRfTxPathSel;

typedef struct
{
   kal_uint32 Rx_Main_Path_Onoff;
   kal_uint32 Rx_Diversity_Path_Onoff;
}U_sUl1dRxdPathSetting;


typedef struct
{
   MPR_Setting HSDPA_MprBackOff[20];
   MPR_Setting HSUPA_MprBackOff[20];
}U_sUl1dMprBackOff;


typedef struct
{

   kal_uint32 startPattern;


   kal_uint8 structVersion;
   kal_uint8 rfType;
   kal_uint8 isDataUpdate;

   kal_bool umtsRfSettingByNVRAM;



   U_sUl1dRfPaControlTiming umtsRfPaControlTimingOffset;


   U_sUl1dRfBsiBpiTiming umtsBsiBpiTiming;


   U_sUl1dRfBpiData umtsPdata;


   U_sUl1dRfBandIndicator umtsBandIndicator;


   U_sUl1dRfRxLnaPortSel umtsRxLnaPortSel;


   U_sUl1dRfTxPathSel umtsTxPathSel;


   kal_bool xPMU_PA_CONTROL;



   U_sUl1dMprBackOff umtsMprBackOff;



   kal_bool umtsRxDAlwaysOn;


   kal_uint32 umtsPADriftCompensation;


   kal_bool ultra_low_cost_solution;


   kal_bool customer_TM_enable;


   kal_bool isDrdiNvramSaved;

   kal_uint16 drdiCombinedIndex;


   kal_bool umtsIdleModeRxDOn;







   U_sRxPathSelection umtsRxPathSelection;




   kal_uint32 endPattern;

}U_sUl1dRfCustomInputData;





extern kal_uint8 ul1d_BandInfo[5];
# 1735 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
extern U_sUl1dRfCustomInputData UMTS_RF_CUSTOM_INPUT_DATA;
extern U_sTEMPAGCOFFSET* U_AGC_PATHLOSS_TABLE[];
extern kal_uint16 U_TEMP_DAC[8];
extern U_sRAMPDATA* UMTS_RampData[];
extern U_sPAOCTLVLSETTING* U_PA_OCTLEV_TABLE[];
extern U_sPARACHTMCOMPDATA* U_PA_RACH_COMP_TABLE[];
extern U_sAFCDACDATA U_AFC_DAC;
extern U_sAFCCAPDATA U_AFC_CAP;

extern kal_uint8 DC2DC[(3)];
extern kal_uint8 VM_data[(3)];
extern kal_int16 UMTS_RX_START_TQ_TABLE[(9)];
extern kal_int16 UMTS_RX_END_TQ_TABLE[(5)];




extern kal_int16 UMTS_TX_START_TQ_TABLE[(7)];
extern kal_int16 UMTS_TX_END_TQ_TABLE[(3)];



extern BPI_data_type UMTS_PDATA_TABLE[][(2)][(5)];


extern BPI_data_type UMTS_PDATA2_RX_TABLE[][(5)];


extern kal_int16 max_rx_start_offset;
extern kal_int16 max_tx_start_offset;
extern kal_int16 min_rx_end_offset;
extern kal_int16 min_tx_end_offset;
extern kal_uint16 max_offset;
extern kal_uint16 vm_offset;
extern kal_uint16 vbias_offset;
extern kal_uint16 dc2dc_offset;
extern kal_uint16 vga_offset;
extern kal_uint8 pa_section;
extern kal_uint16 vbias_mode;



extern kal_uint32 UL1D_DCXO_CAPID;
extern kal_bool UL1D_Set_CAPID;


extern U_sAGCOFFSETRXD* U_AGC_PATHLOSS_RXD_TABLE[];
extern U_sPADRIFTSETTING* U_PA_DRIFT_TABLE[];
# 1800 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
extern void UL1D_UeBandCapability(kal_uint16 *ue_cap);
extern void UL1D_UeBandCapabilityEx(kal_uint32 *ue_cap);
extern void UL1TST_MsCapability(UMTS_MsCapabilityEx *ms_cap);
extern void UL1D_RF_SetTempDac(void* table);
extern void UL1D_RF_SetPathLossTable(UMTSBand rf_band, void* table);
extern void UL1D_RF_SetTxDacData(UMTSBand rf_band, void* table );
extern void UL1D_RF_SetPaApcDac(UMTSBand rf_band, kal_uint16 idx, kal_uint8 pa_mode, kal_uint8 vm1, kal_uint8 vm2, kal_uint16 dc2dc_level, kal_uint16 vbias_dac, kal_uint16 apc_dac);
extern void UL1D_RF_SetImmediateBSI(kal_uint32 bsidata);
extern void UL1D_RF_GetImmediateBSI(kal_uint32 bsi_addr, kal_uint32 *bsi_data);
extern void UL1D_RF_SetTxPaOctLevData(UMTSBand rf_band, void* table);
extern void UL1D_RF_GetPwrDetMeas(kal_uint16 txpwr_set_idx, kal_uint16 *txpwr_meas);
extern void UL1D_RF_SetTxPrachTmCompData(UMTSBand rf_band, void* table);
extern void UL1D_RF_SetAfcDac(void* table);
extern void UL1D_RF_SetAfcCap(void* table);




extern void UL1D_RF_SetPathLossRxdTable( UMTSBand rf_band, void* table );
extern kal_uint8 UL1D_RF_GetCurrRxDLnaStatus(void);
extern void UL1D_RF_SetTxPaDriftData(UMTSBand rf_band, void* table);
extern void UL1D_RF_SetRxBandwidth(kal_bool is_5mhz);
# 1830 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
extern void UL1D_Meta_HWTPC_Config(kal_uint8 pc_algo, kal_uint8 tpc_used_frame, kal_int16 pini, META_HWTPC_FRAME_INFO* info);



extern kal_bool UL1TST_GET_BIT_COUNT(kal_uint32* total_bits, kal_uint32* error_bits);
extern kal_int8 UL1D_RF_Replace_Gain_Table_for_Cal(kal_uint32 action);
extern kal_uint8 UL1D_RF_GetCurrRxLnaStatus(void);
extern kal_uint32 UL1D_RF_GetID(void);
extern kal_uint32 UL1TST_CAPID_MAX(void);
extern void UL1D_RF_SetCrystalCap(kal_uint32 cap_no);


extern void UL1D_RF_SetDefaultCalDataDetection(kal_uint8 index);
extern void nvram_init_uL1_RF_customInputData(void);


void nvram_init_uL1_mipiData(void);


void nvram_init_uL1_mipiTxData(void);
void nvram_init_uL1_mipiTxEvent(void);
void nvram_init_uL1_mipiRxData(void);
void nvram_init_uL1_mipiRxEvent(void);
void nvram_init_uL1_mipiInitCw(void);
void nvram_init_uL1_mipiSleepCw(void);
# 1932 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h"
extern unsigned long UL1D_RF_GetRxDCOC_CW151(void);
# 274 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_common.h" 1
# 104 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_common.h"
# 1 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/wcustomdata.h" 1
# 39 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/wcustomdata.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h" 1
# 70 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_general_types.h" 1
# 71 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_public.h" 1
# 72 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 1
# 272 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
typedef char DCL_CHAR;
typedef signed char DCL_INT8;
typedef signed short DCL_INT16;
typedef signed long DCL_INT32;

typedef unsigned char DCL_UCHAR;
typedef unsigned char DCL_UINT8;
typedef unsigned short DCL_UINT16;
typedef unsigned long DCL_UINT32;





   typedef unsigned long long DCL_UINT64;
   typedef signed long long DCL_INT64;


typedef double DCL_DOUBLE;
typedef int DCL_INT;


typedef enum
{
   DCL_FALSE = 0,
   DCL_TRUE
}DCL_BOOLEAN;






# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h" 1
# 94 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h" 1
# 282 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 1
# 108 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h" 1
# 94 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/module_id_range.h" 1
# 131 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/module_id_range.h"
# 1 "interface/sap/cross_core/global_modid_range.h" 1
# 69 "interface/sap/cross_core/global_modid_range.h"
typedef enum {

    MOD_ID_GLOBAL_BEGIN = 0, MOD_ID_GLOBAL_NIL_CHECK_TAIL = MOD_ID_GLOBAL_BEGIN,
    MOD_ID_GLOBAL_MD1_BEGIN, MOD_ID_GLOBAL_MD1_TAIL = MOD_ID_GLOBAL_MD1_BEGIN + 63,
    MOD_ID_GLOBAL_MD2_BEGIN, MOD_ID_GLOBAL_MD2_TAIL = MOD_ID_GLOBAL_MD2_BEGIN + 31,
    MOD_ID_GLOBAL_MD3_BEGIN, MOD_ID_GLOBAL_MD3_TAIL = MOD_ID_GLOBAL_MD3_BEGIN + 31,
    MOD_ID_GLOBAL_TAIL,

}GLOBAL_MODULE_ID_TYPE;

typedef unsigned int module_global_id_boundary_check1[130 - MOD_ID_GLOBAL_TAIL];
# 132 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/module_id_range.h" 2

typedef enum {

 MOD_ID_SRV_CODE_BEGIN = 130, MOD_ID_SRV_CODE_TAIL = MOD_ID_SRV_CODE_BEGIN + 50,

 MOD_ID_MODEM_2G3G_CODE_BEGIN, MOD_ID_MODEM_2G3G_CODE_TAIL = MOD_ID_MODEM_2G3G_CODE_BEGIN + 340,

 MOD_ID_MODEM_4G_CODE_BEGIN, MOD_ID_MODEM_4G_CODE_TAIL = MOD_ID_MODEM_4G_CODE_BEGIN + 230,

 MOD_ID_MIDDLEWARE_CODE_BEGIN, MOD_ID_MIDDLEWARE_CODE_TAIL = MOD_ID_MIDDLEWARE_CODE_BEGIN + 90,

 MOD_ID_DRV_CODE_BEGIN, MOD_ID_DRV_CODE_TAIL = MOD_ID_DRV_CODE_BEGIN + 150,

 MOD_ID_HISR_CODE_BEGIN, MOD_ID_HISR_CODE_TAIL = MOD_ID_HISR_CODE_BEGIN + 148 +1,

   MOD_ID_CODE_END,

 MOD_ID_END = MOD_ID_CODE_END,






 END_OF_MOD_ID_BEGIN = (1023 + 130), END_OF_MOD_ID_TAIL,

}MODULE_ID_TYPE;

typedef unsigned int module_id_boundary_check1[END_OF_MOD_ID_BEGIN - MOD_ID_CODE_END];






enum { MODULE_TAG_END_OF_MOD_ID_BEGIN = END_OF_MOD_ID_BEGIN,
 END_OF_MOD_ID,
};
# 95 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/module_hisrid_range.h" 1



typedef enum {
 HISR_ID_CODE_RESERVED = 0,
 HISR_ID_SS_CODE_BEGIN = HISR_ID_CODE_RESERVED,
 HISR_ID_MODEM_CODE_BEGIN = HISR_ID_SS_CODE_BEGIN + 9,
 HISR_ID_DRV_CODE_BEGIN = HISR_ID_MODEM_CODE_BEGIN + 17,
 HISR_ID_LISR2HISR_CODE_BEGIN = HISR_ID_DRV_CODE_BEGIN + 22,
 HISR_ID_CODE_MAX = 9 + 17 + 22 + 61
} HISR_ID_CODE_BEGIN;
# 96 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h" 2

enum { MODULE_TAG_MOD_ID_HISR_CODE_BEGIN = MOD_ID_HISR_CODE_BEGIN,
# 126 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h" 1
# 686 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_TRCPRCHISR,







# 707 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"
MOD_TIMER_HISR,




MOD_BCHISR,




MOD_L1DMA_HISR,




MOD_MALMO_HISR,




MOD_IRDEBUG_HISR,
# 740 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"



MOD_UMTS_HISR,






MOD_UL1_LOW_HISR,






MOD_UUL2HISR,










MOD_UL2ACCRXHISR,






MOD_UL2BCP_HISR,






MOD_TL1HISR,




MOD_HIF_CB_HISR,




MOD_LTE_DSP_TIMER_HISR,




MOD_ERT_HISR,




MOD_UL2ACCFINT_HISR,
# 817 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"
















MOD_DRV_HISR,







MOD_L1SPHISR,
# 851 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"
MOD_HIF_USB_HISR,




MOD_HIF_SDIO_HISR,




MOD_HIF_CLDMA_HISR,
# 878 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"



MOD_HIF_CCIFRX_HISR,




MOD_HIF_CCIFTX_HISR,
# 919 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_GPT_DEBUG_HISR,






MOD_LISR2HISR_WTIMER,




MOD_LISR2HISR_RTR_SLT,




MOD_LISR2HISR_AI,




MOD_LISR2HISR_PI,





MOD_LISR2HISR_LTE2MD_PEER_WAKEUP,






MOD_LISR2HISR_DSP_IRQ_EVENT,






MOD_LISR2HISR_DSP_TIMER,




MOD_L2_LTE_COPRO_HISR,




MOD_L2_LMAC_RAR_HISR,




MOD_L2_LMAC_EAR_HISR,





MOD_LISR2HISR_SEARCHER,




MOD_LISR2HISR_TFCI_0,




MOD_LISR2HISR_TFCI_1,




MOD_LISR2HISR_RXBRP_CC0,




MOD_LISR2HISR_RXBRP_CC1,




MOD_LISR2HISR_RXBRP_CCB,




MOD_LISR2HISR_TDMA,



MOD_LISR2HISR_CTIRQ1,






MOD_LISR2HISR_CTIRQ2,





MOD_LISR2HISR_RXBRP_HS,




MOD_LISR2HISR_RXADC_OVLD_ANT0,




MOD_LISR2HISR_RXADC_OVLD_ANT1,
# 1064 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_LISR2HISR_SW_LISR2,




MOD_LISR2HISR_SW_LISR1,




MOD_LISR2HISR_SW_LISR3,
# 1090 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_LISR2HISR_TOPSM,







MOD_LISR2HISR_OSTIMER_ARM,
# 1109 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_LISR2HISR_MODEM2G_TOPSM,
# 1120 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"


MOD_LISR2HISR_DSP2CPU,
# 1136 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"

MOD_LISR2HISR_MDGDMA2,




MOD_LISR2HISR_DEINT0,




MOD_LISR2HISR_DEINT1,




MOD_LISR2HISR_DEINT2,




MOD_LISR2HISR_DEINT3,




MOD_LISR2HISR_EINT,





MOD_DCC_HISR,



MOD_LISR2HISR_EMIMPU,
# 1181 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_config_internal.h"

MOD_BT_SCO_HISR,




MOD_LISR2HISR_CC_IRQ_MD2MD1_SYS,




MOD_LISR2HISR_CC_IRQ_MD2MD1_R0,




MOD_LISR2HISR_CC_IRQ_MD2MD1_R1,




MOD_LISR2HISR_CC_IRQ_MD2MD1_R2,




MOD_LISR2HISR_BUS_MONITOR_MDPERI,




MOD_LISR2HISR_BUS_MONITOR_MDMCU,
# 127 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h" 2
# 136 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/hisr_modid.h"
};
# 109 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "interface/sap/cross_core/global_modid.h" 1
# 66 "interface/sap/cross_core/global_modid.h"
# 1 "interface/sap/cross_core/global_modid_range.h" 1
# 67 "interface/sap/cross_core/global_modid.h" 2


enum { MODULE_TAG_MOD_ID_GLOBAL_BEGIN = MOD_ID_GLOBAL_BEGIN,

    MOD_NIL = MOD_ID_GLOBAL_BEGIN,
};


enum { MODULE_TAG_MOD_ID_GLOBAL_MD1_BEGIN = MOD_ID_GLOBAL_MD1_BEGIN,


# 1 "interface/sap/cross_core/md1_module_config.h" 1
# 70 "interface/sap/cross_core/md1_module_config.h"
MOD_GMSS_MD1,
MOD_SIM_MD1,
MOD_SIM_2_MD1,
MOD_L4C_MD1,
MOD_RAC_MD1,
MOD_ERRC_MD1,
MOD_EL1_MD1,
MOD_RRM_MD1,
MOD_RRM_2_MD1,
MOD_RRM_3_MD1,
MOD_RRM_4_MD1,
MOD_RRCE_MD1,
# 79 "interface/sap/cross_core/global_modid.h" 2

MODULE_TAG_MOD_ID_GLOBAL_MD1_TAIL,
};


enum { MODULE_TAG_MOD_ID_GLOBAL_MD2_BEGIN = MOD_ID_GLOBAL_MD2_BEGIN,


# 1 "interface/sap/cross_core/md2_module_config.h" 1
# 88 "interface/sap/cross_core/global_modid.h" 2

MODULE_TAG_MOD_ID_GLOBAL_MD2_TAIL,
};


enum { MODULE_TAG_MOD_ID_GLOBAL_MD3_BEGIN = MOD_ID_GLOBAL_MD3_BEGIN,


# 1 "interface/sap/cross_core/md3_module_config.h" 1
# 70 "interface/sap/cross_core/md3_module_config.h"
MOD_UIM_MD3,
MOD_UIM_2_MD3,
MOD_CSS_MD3,
MOD_VAL_MD3,
MOD_CLC_MD3,
MOD_CL1_MD3,
# 97 "interface/sap/cross_core/global_modid.h" 2

MODULE_TAG_MOD_ID_GLOBAL_MD3_TAIL,
};
# 110 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_modid.h" 1
# 93 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_modid.h"
enum { MODULE_TAG_MOD_ID_SRV_CODE_BEGIN = MOD_ID_SRV_CODE_BEGIN,
# 129 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h" 1
# 329 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"




MOD_DUMMY_NIL = MOD_ID_SRV_CODE_BEGIN,


















MOD_DUMMY_NVRAM,

MOD_NVRAM,































MOD_DUMMY_DHL,

MOD_DHL,






















# 444 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"


MOD_DUMMY_DHL_READER,

MOD_DHL_READER,
























# 511 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"


MOD_DUMMY_TST_FTRANS,


MOD_TST_FTRANS,















# 593 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"


MOD_DUMMY_DHLRT,

MOD_DHLRT,

















# 625 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"


MOD_DUMMY_FS,
MOD_FS,























MOD_DUMMY_CCCISRV,


MOD_CCCISRV,
MOD_CCCIFS,
MOD_CCCIIPC,
MOD_CCCIRPC,
MOD_CCCIMSG,
MOD_CCCI,





















MOD_DUMMY_CCCI_IT_CTRL,
MOD_CCCI_IT_CTRL,





















MOD_DUMMY_CCCI_IT_CTRL_TASK1,
MOD_CCCI_IT_CTRL_TASK1,




















MOD_DUMMY_CCCI_IT_CTRL_TASK2,
MOD_CCCI_IT_CTRL_TASK2,




















MOD_DUMMY_CCCI_IT_CTRL_TASK3,
MOD_CCCI_IT_CTRL_TASK3,




















MOD_DUMMY_CCCI_IT_CTRL_TASK4,
MOD_CCCI_IT_CTRL_TASK4,





















MOD_DUMMY_QBM,
MOD_QBM,




















MOD_DUMMY_MDDBG,
MOD_MDDBG,




















MOD_DUMMY_EXTEST,
MOD_EXTEST,






















MOD_DUMMY_DHLSPR,

MOD_DHL_SP_READER,











# 886 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"
MOD_TIMER,

MOD_SYSTEM,
MOD_EVENT_INFO,

MOD_FLC,

MOD_HMU,


MOD_SST_COMMON,
MOD_EX_LOG,
MOD_IDC,
MOD_EARLY_LOG,
MOD_HLT,
# 936 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h"


MODULE_TAG_SRV_TAIL,











# 130 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_modid.h" 2

};
# 111 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_modid.h" 1
# 89 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_modid.h"
enum { MODULE_TAG_MOD_ID_MODEM_2G3G_CODE_BEGIN = MOD_ID_MODEM_2G3G_CODE_BEGIN,
# 125 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h" 1
# 487 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"




MOD_MODEM_DUMMY_BEGIN = MOD_ID_MODEM_2G3G_CODE_BEGIN,



















MOD_DUMMY_RRLP,

MOD_RRLP,










# 552 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_RATCM,

MOD_RATCM,

MOD_RATCM_2,
# 568 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


















# 708 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_URR,


MOD_MEME,
# 724 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_CSE,
# 735 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_CSCE,
# 746 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SIBE,
# 757 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_USIME,
# 768 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_RRCE,
# 779 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SLCE,
# 790 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_ADR,
# 801 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_URR,
# 812 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_DB,
# 980 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
   

























MOD_DUMMY_UL2,


MOD_URLC,
# 1020 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_UMAC,
# 1031 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_UL2,
# 1042 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SEQ,
# 1097 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
   













# 1137 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_UL2D,

MOD_DRLC,
# 1152 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_BMC,
# 1163 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_PDCP,
MOD_RABM,
MOD_CSR,
MOD_UL2D,
# 1181 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
   

























MOD_DUMMY_UL1,

MOD_UL1,
# 1219 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"

















# 1325 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_RSVA,

MOD_RSVAS,

MOD_RSVAK,
MOD_RSVAU,
# 1343 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_RSVAG,


MOD_RSVAE,


































MOD_DUMMY_MM,

MOD_MM,

MOD_MM_2,
# 1395 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"























MOD_DUMMY_CC,

MOD_CC,

MOD_CC_2,
# 1435 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
   



















MOD_DUMMY_CISS,

MOD_CISS,

MOD_CISS_2,
# 1469 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"





















MOD_DUMMY_SMS,

MOD_SMS,

MOD_SMS_2,
# 1504 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"





















MOD_DUMMY_SIM,




MOD_DUMMY_SIM_2,
# 1540 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SIM,
# 1552 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"





















MOD_SIM_2,


















# 1655 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_L4,


MOD_ATCI,

MOD_ATCI_2,
# 1672 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_MBCI,

MOD_MBCI_2,
# 1684 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_L4C,

MOD_L4C_2,
# 1695 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_RAT_TCM,

MOD_RAT_TCM_2,
# 1706 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_TCM,

MOD_TCM_2,
# 1718 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SMSAL,

MOD_SMSAL_2,
# 1729 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_UEM,


MOD_RAC,

MOD_RAC_2,
# 1744 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_SMU,

MOD_SMU_2,
# 1755 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_USAT,


MOD_CSM,

MOD_CSM_2,
# 1770 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_ENG,

MOD_ENG_2,



MOD_PHB,

MOD_PHB_2,
# 1789 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_TFTLIB,

MOD_TFTLIB_2,
# 1807 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"



















# 1840 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"








MOD_DUMMY_RR,

MOD_RRM,
MOD_GAS = MOD_RRM,
MOD_AS = MOD_RRM,
MOD_RMPC = MOD_RRM,

MOD_RRM_2,
MOD_GAS_2 = MOD_RRM_2,
MOD_AS_2 = MOD_RRM_2,
MOD_RMPC_2 = MOD_RRM_2,

MOD_RRM_3,
MOD_GAS_3 = MOD_RRM_3,
MOD_AS_3 = MOD_RRM_3,
MOD_RMPC_3 = MOD_RRM_3,

MOD_RRM_4,
MOD_GAS_4 = MOD_RRM_4,
MOD_AS_4 = MOD_RRM_4,
MOD_RMPC_4 = MOD_RRM_4,





MOD_RLC,

MOD_RLC_2,
# 1897 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_MAC,

MOD_MAC_2,
# 1908 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_LAPDM,

MOD_LAPDM_2,
# 1920 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_MPAL,

MOD_MPAL_2,
# 1936 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
   






# 1956 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
























MOD_DUMMY_REASM,

MOD_REASM,

MOD_REASM_2,
# 1993 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"



















MOD_DUMMY_SNDCP,

MOD_SNDCP,

MOD_SNDCP_2,
# 2025 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"



















MOD_DUMMY_SM,

MOD_SM,

MOD_SM_2,
# 2060 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"




















MOD_DUMMY_LLC,

MOD_LLC,

MOD_LLC_2,
# 2093 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"



















MOD_DUMMY_DATA,

MOD_TDT,

MOD_TDT_2,
# 2125 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_RLP,

MOD_RLP_2,
# 2136 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_L2R,

MOD_L2R_2,
# 2147 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_T30,

MOD_T30_2,
# 2158 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_FA,

MOD_FA_2,
# 2171 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"













# 2352 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_L1,




MOD_DUMMY_L1_2,
# 2371 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_L1,































MOD_L1_2,




















# 2518 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MOD_DUMMY_EXT_MODEM,

MOD_EXT_MODEM,























MOD_DUMMY_UL1TST,

MOD_UL1TST,
























MOD_DUMMY_ULCS,

MOD_UAGPS,




MOD_UAGPS_CP,






















MOD_NWSEL,

MOD_NWSEL_2,
# 2615 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_GMSS,

MOD_GMSS_2,
# 2627 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"














# 2710 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_UL1HISR,
# 2721 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"
MOD_RFC2507,
# 2732 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h"


MODULE_TAG_MODEM_DUMMY_TAIL,










# 126 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_modid.h" 2

};
# 112 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_modid.h" 1
# 81 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_modid.h"
enum { MODULE_TAG_MOD_ID_MODEM_4G_CODE_BEGIN = MOD_ID_MODEM_4G_CODE_BEGIN,
# 117 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h" 1
# 459 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"




MOD_MODEM_4G_DUMMY_BEGIN = MOD_ID_MODEM_4G_CODE_BEGIN,
















MOD_DUMMY_EUTEST,
MOD_EUTEST,






















MOD_DUMMY_ETSTM,

MOD_ETSTM,


























MOD_DUMMY_ERT,


MOD_ERLCUL,
MOD_EMAC,
MOD_EL1TX,
MOD_LTE_TIMER,






















MOD_DUMMY_EL1,


MOD_EL1,






















MOD_DUMMY_EL2,


MOD_ERLCDL,
MOD_EPDCP,
MOD_EL2TASK,
MOD_ROHC,
MOD_EL2TASK_EMAC,























MOD_DUMMY_MRS,

MOD_MRS,

MOD_MRS_2,
# 633 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"






















MOD_ERRC,
MOD_ERRC_EVTH,
MOD_ERRC_CEL,
MOD_ERRC_CHM,
MOD_ERRC_CONN,
MOD_ERRC_MOB,
MOD_ERRC_RCM,
MOD_ERRC_SPV,
MOD_ERRC_SYS,
MOD_EAS,
# 680 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"






   









# 723 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"



MOD_EMM,


MOD_EMM_CALL,
MOD_EMM_CMNPROC,
MOD_EMM_CONN,
MOD_EMM_ERRCIF,
MOD_EMM_ESMIF,
MOD_EMM_ETCIF,
MOD_EMM_EVALIF,
MOD_EMM_EVTCTRL,
MOD_EMM_MMIF,
MOD_EMM_NASMSG,
MOD_EMM_PLMNSEL,
MOD_EMM_RATBAND,
MOD_EMM_RATCHG,
MOD_EMM_REG,
MOD_EMM_SEC,
MOD_EMM_SV,
MOD_EMM_TIMERIF,








   








# 773 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"


MOD_ESM,








   








# 802 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"


MOD_IMC,

    MOD_IMC_2,
# 815 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"
MOD_IMCB,

    MOD_IMCB_2,
# 826 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"
MOD_IMCSMS,

    MOD_IMCSMS_2,
# 838 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"

















MOD_SDM,





















MOD_VDM,
MOD_VDM_CTRL,
MOD_VDM_TRK,
MOD_VDM_ADS,
MOD_VDM_VCC,




















MOD_DUMMY_IMSP,

MOD_IMSP,

MOD_IMSP_2,
# 916 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"















# 939 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"



MOD_EVAL,








   







# 967 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"



MOD_ETC,








   







# 1096 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"


MOD_MLL1,
















# 1144 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"


MOD_DUMMY_LPP,

MOD_LPP,





















MOD_DUMMY_EDSP,
MOD_EDSP,















# 1199 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"
MOD_EMM_NMSRV,
MOD_EMM_OPIDSRV,
MOD_EMM_USIMSRV,
MOD_EMM_NVMSRV,
MOD_USBOSD,
# 1214 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h"


MODULE_TAG_MODEM_4G_DUMMY_TAIL,










# 118 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_modid.h" 2

};
# 113 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleware_modid.h" 1
# 93 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleware_modid.h"
enum { MODULE_TAG_MOD_ID_MIDDLEWARE_CODE_BEGIN = MOD_ID_MIDDLEWARE_CODE_BEGIN,
# 129 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleware_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h" 1
# 451 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h"


MOD_MW_DUMMY_BEGIN = MOD_ID_MIDDLEWARE_CODE_BEGIN,
















MOD_DUMMY_PPP,

MOD_PPP,

























MOD_DUMMY_PFC_SW,

MOD_PFC_SW,
























MOD_DUMMY_UPS,

MOD_UPS,















# 630 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h"


MOD_DUMMY_SYSDEBUG,

MOD_SYSDEBUG,





















MOD_DUMMY_VT,

MOD_VT,




















MOD_DUMMY_FT,

MOD_FT,




















MOD_DUMMY_FTC,


MOD_FTC,















# 749 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h"


MOD_DUMMY_LBS,

MOD_GPS,
MOD_LBS,























MOD_DUMMY_IPCORE,


MOD_RATDM,

MOD_RATDM_2,
# 792 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h"
MOD_IPCORE,
MOD_LTM,
MOD_UPCM,
MOD_TFT_PF,
MOD_LTM_SIM,






















MOD_DUMMY_ETHERCORE,


MOD_ETHERCORE,






















MOD_DUMMY_USBCLASS,


MOD_USBCLASS,
MOD_ACM,
MOD_RNDIS,
MOD_MBIM,
MOD_ECM,






















MOD_DUMMY_USBCORE,


MOD_USBCORE,























MOD_DUMMY_NMU,


MOD_NMU,
MOD_DHCP4C,
MOD_NDPC,






















MOD_CLDMACORE,





















MOD_CCIFCORE,







MOD_CCCI_HISR,















MOD_UARTCORE,























MOD_DUMMY_USBMSD,


MOD_USBMSD,






















MOD_DUMMY_CCCIDEV,


MOD_CCCIDEV,
MOD_CCMNI,
MOD_CCCITTY,





















MOD_DUMMY_CCCIITDEV1,

MOD_CCCIITDEV1,



















MOD_DUMMY_CCCIITDEV2,

MOD_CCCIITDEV2,




















MOD_DUMMY_CCCIITDEV3,

MOD_CCCIITDEV3,



















MOD_DUMMY_CCCIITDEV4,

MOD_CCCIITDEV4,





















MOD_DUMMY_CCCIITFS,

MOD_CCCIITFS,





















MOD_DUMMY_TTY_UT,

MOD_TTY_UT,
















MOD_TTY_UT99,






MOD_DUMMY_TTY_UT2,

MOD_TTY_UT2,





















MOD_DUMMY_TTY_UT3,

MOD_TTY_UT3,






















MOD_DUMMY_EXCP_TTYUT,

MOD_EXCP_TTYUT,





















MOD_DUMMY_SYS_TTY,

MOD_SYS_TEST,






















MOD_BTT,



















MOD_AOMGR,




















MOD_SLT_NL,













MOD_SLT,







MOD_DUMMY_USBIDLE,

MOD_USBIDLE,





















MOD_DUMMY_LTECSR,


MOD_LTECSR,















# 1409 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h"


MODULE_TAG_MW_DUMMY_TAIL,










# 130 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleware_modid.h" 2

};
# 114 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_modid.h" 1
# 88 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_modid.h"
enum { MODULE_TAG_MOD_ID_DRV_CODE_BEGIN = MOD_ID_DRV_CODE_BEGIN,
# 124 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_modid.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h" 1
# 239 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"



MOD_DRV_DUMMY_BEGIN = MOD_ID_DRV_CODE_BEGIN,

















MOD_DUMMY_CMUX,

MOD_CMUX,
MOD_CMUXUH,
MOD_UPS_HIGH,





















MOD_DUMMY_IDLER,
MOD_IDLER,


























MOD_DUMMY_BMT,

MOD_BMT,




























MOD_DUMMY_L1SP,

MOD_L1SP,





# 362 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"























MOD_DUMMY_L1AUDIO_SPH_SRV,

MOD_L1AUDIO_SPH_SRV,




















MOD_DUMMY_MED,

MOD_MED,
MOD_AUD=MOD_MED,























# 466 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"


MOD_DUMMY_IDLE,

MOD_IDLE,















# 512 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"



MOD_DUMMY_SDIOCORE,

MOD_SDIOCORE,















# 544 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"
MOD_EINT_HISR,
MOD_UART1_HISR,
MOD_UART2_HISR,
MOD_UART3_HISR,
MOD_RTC_HISR,
MOD_MSDC_HISR,




MOD_DP_ENGINE,
MOD_PPP_HW,
MOD_SIM_DRV,
MOD_PMU,
MOD_PMIC,
MOD_LPWR,
MOD_F32K,
MOD_PWM,
MOD_UART,

MOD_DRV_DBG,
MOD_TTY,
MOD_DSPFM,
MOD_DEVDRV,
MOD_EMI,

MOD_VISUAL_HISR,
# 584 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h"


MODULE_TAG_DRV_DUMMY_TAIL,











# 125 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_modid.h" 2

};
# 115 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 131 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h"
typedef enum
{
    KAL_PRIORITY_CLASS0 = 0,
    KAL_PRIORITY_CLASS1 = 10,
    KAL_PRIORITY_CLASS2 = 20,
    KAL_PRIORITY_CLASS3 = 30,
    KAL_PRIORITY_CLASS4 = 40,
    KAL_PRIORITY_CLASS5 = 50,
    KAL_PRIORITY_CLASS6 = 60,
    KAL_PRIORITY_CLASS7 = 70,
    KAL_PRIORITY_CLASS8 = 80,
    KAL_PRIORITY_CLASS9 = 90,
    KAL_PRIORITY_CLASS10 = 100,
    KAL_PRIORITY_CLASS11 = 110,
    KAL_PRIORITY_CLASS12 = 120,
    KAL_PRIORITY_CLASS13 = 130,
    KAL_PRIORITY_CLASS14 = 140,
    KAL_PRIORITY_CLASS15 = 150,
    KAL_PRIORITY_CLASS16 = 160,
    KAL_PRIORITY_CLASS17 = 170,
    KAL_PRIORITY_CLASS18 = 180,
    KAL_PRIORITY_CLASS19 = 190,
    KAL_PRIORITY_CLASS20 = 200,
    KAL_PRIORITY_CLASS21 = 210,
    KAL_PRIORITY_CLASS22 = 220,
    KAL_PRIORITY_CLASS23 = 230,
    KAL_PRIORITY_CLASS24 = 240,
    KAL_PRIORITY_CLASS25 = 250
} kal_priority_type;




# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/srv_task_config.h" 1
# 165 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_2g3g_task_config.h" 1
# 166 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/modem_4g_task_config.h" 1
# 167 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/middleWare_task_config.h" 1
# 168 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_task_config.h" 1
# 169 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h" 2
# 184 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_config.h"
typedef unsigned int hisr_max_num_check[(((20)+(128)) - 147) * (149 - ((20)+(128)))];
# 283 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h" 2

# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/stack_msgs.h" 1
# 285 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h" 2






typedef struct
{
    kal_uint8 unused;
} kal_taskid_s;
typedef kal_taskid_s* kal_taskid;


typedef struct
{
    kal_uint8 unused;
} kal_hisrid_s;
typedef kal_hisrid_s* kal_hisrid;


typedef struct
{
    kal_uint8 unused;
} kal_semid_s;
typedef kal_semid_s* kal_semid;


typedef struct
{
    kal_uint8 unused;
} kal_msgqid_s;
typedef kal_msgqid_s* kal_msgqid;


typedef struct
{

    kal_uint32 pending_msgs;

    kal_uint32 max_msgs;
} kal_msgq_info;


typedef struct
{
    kal_uint8 unused;
} kal_mutexid_s;

typedef kal_mutexid_s* kal_mutexid;


typedef struct
{
    kal_uint8 unused;
} kal_eventgrpid_s;
typedef kal_eventgrpid_s* kal_eventgrpid;


typedef struct
{
    kal_uint8 unused;
} kal_poolid_s;

typedef kal_poolid_s* kal_poolid;


typedef struct
{
    kal_uint8 unused;
} KAL_ADM_ID_s;
typedef KAL_ADM_ID_s* KAL_ADM_ID;


typedef struct
{
    kal_uint8 unused;
} KAL_AFM_ID_s;
typedef KAL_AFM_ID_s* KAL_AFM_ID;


typedef struct
{
   kal_uint8 unused;
} KAL_FLMM_ID_s;
typedef KAL_FLMM_ID_s* KAL_FLMM_ID;


typedef struct
{
   kal_uint8 unused;
} KAL_SLMM_ID_s;
typedef KAL_SLMM_ID_s* KAL_SLMM_ID;


typedef struct
{
    kal_uint8 unused;
} kal_enhmutexid_s;
typedef kal_enhmutexid_s* kal_enhmutexid;


typedef struct
{
    kal_uint8 unused;
} kal_timerid_s;

typedef kal_timerid_s* kal_timerid;


typedef struct event_scheduler
{
    kal_uint8 unused;
} event_scheduler;


typedef void* eventid;


typedef struct task_entry_struct
{

    kal_uint32 parameter;
} task_entry_struct;


typedef void (*kal_func_ptr)(void);

typedef void (*kal_task_func_ptr)(task_entry_struct *task_entry_ptr);

typedef void (*kal_hisr_func_ptr)(void);

typedef void (*kal_timer_func_ptr)(void *param_ptr);






typedef enum {
   TD_UL = 0x01 << 0,
   TD_DL = 0x01 << 1,
   TD_CTRL = 0x01 << 2,
   TD_RESET = 0x01 << 3
} transfer_direction;






typedef struct local_para_struct {




    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;



} local_para_struct;
# 453 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
typedef struct peer_buff_struct {
   kal_uint16 pdu_len; kal_uint8 ref_count; kal_uint8 pb_resvered; kal_uint16 free_header_space; kal_uint16 free_tail_space;



} peer_buff_struct;

typedef kal_uint16 interrupt_type;
typedef kal_uint16 module_type;
typedef kal_uint16 sap_type;
typedef kal_uint16 msg_type;


typedef struct ilm_struct {
   module_type src_mod_id;
   module_type dest_mod_id;
   sap_type sap_id;
   msg_type msg_id;
   local_para_struct *local_para_ptr;
   peer_buff_struct *peer_buff_ptr;
} ilm_struct;
# 482 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
typedef enum {
 STACK_TIMER_INITIALIZED,
 STACK_TIMER_NOT_RUNNING = STACK_TIMER_INITIALIZED,
 STACK_TIMER_RUNNING,
 STACK_TIMER_NOT_TIMED_OUT = STACK_TIMER_RUNNING,
 STACK_TIMER_EXPIRED,
 STACK_TIMER_TIMED_OUT = STACK_TIMER_EXPIRED,
 STACK_TIMER_STOPPED
} stack_timer_status_type;

typedef enum {
 STACK_TIMER_USER_VIEW_STOPPED,
 STACK_TIMER_USER_VIEW_RUNNING
}stack_timer_user_view_status_type;


typedef struct stack_timer_struct_t {
 stack_timer_user_view_status_type timer_user_view_status;
 stack_timer_status_type timer_status;
 kal_uint8 invalid_time_out_count;
    kal_timerid kal_timer_id;
 kal_uint16 timer_indx;
 module_type dest_mod_id;



} stack_timer_struct;
# 577 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
typedef enum
{

    FACTORY_BOOT = 0,

    NORMAL_BOOT = 1,

    USBMS_BOOT = 2,

    FUE_BOOT = 3,

    NUM_OF_BOOT_MODE,

    UNKNOWN_BOOT_MODE = 0xff
} boot_mode_type;
# 738 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
typedef struct ASSERT_DUMP_PARAM
{
    kal_uint32 addr[10];
    kal_uint32 len[10];
} ASSERT_DUMP_PARAM_T;


typedef enum
{
    ASSERT_NONE,
    ASSERT_SPECIFIC_CALLBACK,
    ASSERT_SPECIFIC_WITH_LR,
    ASSERT_LINE,
    ASSERT_EXT,
    ASSERT_EXT_DUMP,
    ASSERT_NATIVE
} assert_specific_key;


typedef void (*Assert_Specific_Callback)(void* para_ptr);



typedef enum {
    KAL_NO_WAIT,
    KAL_INFINITE_WAIT
} kal_wait_mode;


typedef enum {
    KAL_SUCCESS,
    KAL_ERROR,
    KAL_Q_FULL,
    KAL_Q_EMPTY,
    KAL_SEM_NOT_AVAILABLE,
    KAL_WOULD_BLOCK,
    KAL_MESSAGE_TOO_BIG,
    KAL_INVALID_ID,
    KAL_NOT_INITIALIZED,
    KAL_INVALID_LENGHT,
    KAL_NULL_ADDRESS,
    KAL_NOT_RECEIVE,
    KAL_NOT_SEND,
    KAL_MEMORY_NOT_VALID,
    KAL_NOT_PRESENT,
    KAL_MEMORY_NOT_RELEASE,
    KAL_TIMEOUT
} kal_status;


typedef enum {

    KAL_ERROR_RESERVE1,
    KAL_ERROR_RESERVE2,
    KAL_ERROR_RESERVE3,
    KAL_ERROR_TCB,

    KAL_READY,

    KAL_SLEEP_SUSPEND,
    KAL_SEMA_SUSPEND,
    KAL_ENHMUTEX_SUSPEND,
    KAL_OTHER_SUSPEND,
    KAL_EVENT_SUSPEND,
    KAL_QUEUE_SUSPEND,
    KAL_RESERVE1_SUSPEND,
    KAL_RESERVE2_SUSPEND,
    KAL_RESERVE3_SUSPEND,

    KAL_TERMINATED,
} kal_task_status;
# 978 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/kal_public_defs.h"
struct adt_node;


typedef void (*ilm_free_callback_t)(ilm_struct *ilm_ptr);

typedef void (*translator_adt_enc_callback_t)(const ilm_struct *ilm_ptr, struct adt_node **adt);
# 95 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h" 2
# 155 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
typedef struct
{
   DCL_UINT16 u2Tick;
   DCL_UINT32 u4Tick;
   void (*pfCallback)(void *);
   void *vPara;
} SGPT_CTRL_START_T;


typedef DCL_UINT16 FGPT_CTRL_RETURN_COUNT_T;

typedef DCL_UINT16 GPT_BUSYWAIT_COUNT;



typedef struct
{
   DCL_UINT16 u2CountValue;
   DCL_BOOLEAN fgAutoReload;
} SGPT2_CTRL_RESET_DATA_T;

typedef struct
{
   DCL_UINT32 u4Clock;
} SGPT2_CTRL_CLK_T;


typedef DCL_UINT32 DCL_EVENT_NEW;

typedef void (*SGPT2_CALLBACK_FUNC)(DCL_EVENT_NEW event);

typedef struct{
 SGPT2_CALLBACK_FUNC gpt2CallBack;
}SGPT2_CALLBACK_FUNC_T;
# 221 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
typedef struct
{
 void (*gpt1_func)(void);
 void (*gpt2_func)(void);
}gpt_func;

typedef struct
{
 kal_uint32 tick;
 void (*gptimer_func)(void *parameter);
 void *parameter;
}gptimer_item;

typedef struct
{
   kal_uint32 status;
   kal_bool GPTSTOP;
   kal_uint32 Hgpt_handle;
   kal_uint16 GPT_TICK;
   kal_uint8 MAX_GPTIMER_ITEMS;
   kal_uint8 GPTUsed[32];

   gptimer_item GPTItems[32];
   gpt_func GPT_FUNC;
   kal_hisrid hisr;
} GPTStruct;



typedef void (*gpt_ms_cb)(void *);
typedef struct
{
 kal_uint16 timeout_tick;
 gpt_ms_cb gpt_ms_callback;
 void * cb_parameter;
}GPT_MS_Struct;
# 306 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h" 1
# 126 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_features_gpio.h" 1



# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_features_chip_select.h" 1
# 234 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_features_chip_select.h"
# 1 "driver/drv_def/drv_features_6735.h" 1
# 235 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_features_chip_select.h" 2
# 5 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/drv_features_gpio.h" 2
# 127 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h" 2
# 278 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
typedef enum {
   mode_default = 0,
   mode_f32k_ck = 0x82,
   mode_max_num
 } gpio_clk_mode;
# 317 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
typedef enum {
   div_max_num=16
} gpio_clk_div;
typedef struct
{
   kal_uint8 pin_num;
   kal_uint8 dir;
} GPIOCheckStruct;
# 448 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
typedef struct
{


   DCL_UINT8 u1IOData;
} GPIO_CTRL_READ_T;


typedef struct
{
# 467 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
   DCL_UINT8 u1RetMode;
} GPIO_CTRL_RETURN_MODE_T;


typedef struct
{




   DCL_UINT8 u1RetMode;
} GPO_CTRL_RETURN_MODE_T;


typedef struct
{


   DCL_UINT8 u1RetDirData;
} GPIO_CTRL_RETURN_DIR_T;


typedef struct
{
   DCL_UINT8 u1RetOutData;
} GPIO_CTRL_RETURN_OUT_T;


typedef struct
{
   DCL_UINT8 u1RetApData;
} GPIO_CTRL_RETURN_AP_T;


typedef struct
{


   DCL_UINT8 u1RetOutData;
} GPO_CTRL_RETURN_OUT_T;


typedef struct
{
   DCL_BOOLEAN fgSetDinv;
} GPIO_CTRL_SET_DINV_T;


typedef struct
{
   DCL_BOOLEAN fgSetDebug;
} GPIO_CTRL_SET_DEBUG_T;


typedef struct
{
   DCL_UINT16 u2ClkNum;
   gpio_clk_mode u2Mode;

} GPIO_CTRL_SET_CLK_OUT_T;



typedef struct
{
    DCL_UINT16 u2ClkNum;
    gpio_clk_div u2Div;

}GPIO_CTRL_SET_CLK_DIV_T;


typedef struct
{
   DCL_UINT8 data;
   DCL_UINT16 no;
   DCL_UINT16 remainder_shift;
} GPIO_CTRL_WRITE_FOR_SPI_T;


typedef struct
{




 DCL_UINT8 u1DriveMode;
}GPIO_CTRL_RETURN_DRIVE_T,GPIO_CTRL_SET_DRIVE_T;



typedef struct
{


 DCL_UINT8 u1OwnerShip;
}GPIO_CTRL_RETURN_OWNERSHIP_T;
# 309 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h" 1
# 254 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/cmux_vp_num.h" 1
# 120 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/cmux_vp_num.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/global_def.h" 1
# 121 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/cmux_vp_num.h" 2
# 255 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h" 2
# 451 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
typedef enum
{
 DCL_UART_TYPE = 0x00,
 DCL_UART_USB_TYPE,
 DCL_UART_BLUETOOTH_TYPE,
 DCL_UART_CMUX_TYPE,
 DCL_UART_SPPA_TYPE,
 DCL_UART_CCCI_TYPE,
 DCL_UART_CCIF_TYPE,
 DCL_UART_DCC_TYPE,
 DCL_UART_LOGACC_TYPE,
 DCL_UART_LMU_TYPE,
 DCL_UART_SP_USB_TYPE,
 DCL_UART_MINI_LOG_TYPE,
 DCL_UART_DEV_TYPE_MAX
}SIO_TYPE_T;

typedef DCL_UINT32 UART_BAUDRATE_T;
typedef UART_BAUDRATE_T UART_baudrate;
typedef DCL_UINT16 UART_PORT;
# 495 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
typedef enum {
      LEN_5=5,
      LEN_6,
      LEN_7,
      LEN_8
} UART_BITS_PER_CHAR_T;

typedef enum {
      SB_1=1,
      SB_2,
      SB_1_5
} UART_STOP_BITS_T;

typedef enum {
      PA_NONE=0,
      PA_ODD,
      PA_EVEN,
      PA_SPACE
} UART_PARITY_T;







typedef enum {
      FC_NONE=1,
      FC_HW,
      FC_SW
} UART_FLOW_CTRL_MODE_T;

typedef enum {
      DCL_NONE_VFIFO,
      DCL_RX_VFIFO,
      DCL_TX_VFIFO,
      DCL_TXRX_VFIFO
} UART_VFIFO_T;

typedef enum {
      uart_sleep_on_tx_allow = 0,
      uart_sleep_on_tx_forbid
} UART_SLEEP_ON_TX;



typedef struct
{
   UART_BAUDRATE_T u4Baud;
   DCL_UINT8 u1DataBits;
   DCL_UINT8 u1StopBits;
   DCL_UINT8 u1Parity;
   DCL_UINT8 u1FlowControl;
   DCL_UCHAR ucXonChar;
   DCL_UCHAR ucXoffChar;
   DCL_BOOLEAN fgDSRCheck;
} UART_CONFIG_T;

typedef enum
{
 DCL_IO_Low=0,
 DCL_IO_High
} IO_LEVEL_T;


typedef enum {
      DCL_RX_BUF,
      DCL_TX_BUF
} UART_BUFFER_T;

typedef enum {
      DCL_UART_SLEEP_ON_TX_ALLOW = 0,
      DCL_UART_SLEEP_ON_TX_FORBID,
} UART_SLEEP_ON_TX_T;

typedef enum {
      DCL_UART_BY_VFIFO,
      DCL_UART_BY_DMA,
      DCL_UART_BY_MCU,
      DCL_UART_BY_UNKNOWN
} UART_WORK_MODE;





typedef struct _tty_io_request_t tty_io_request_t;





struct _tty_io_request_t{



    tty_io_request_t *next_request;



    void *first_gpd;



    void *last_gpd;
};


typedef struct
{
 DCL_UINT32 u4Flag;
}UART_CTRL_INIT_T;


typedef struct
{
  DCL_UINT32 u4OwenrId;
}UART_CTRL_OPEN_T;


typedef struct
{
  DCL_UINT32 u4OwenrId;
}UART_CTRL_CLOSE_T;


typedef struct
{
 DCL_UINT16 u2Length;
 DCL_UINT32 u4OwenrId;
 DCL_UINT16 u2RetSize;
 DCL_UINT8* puBuffaddr;
 DCL_UINT8* pustatus;

}UART_CTRL_GET_BYTES_T;



typedef struct
{
 DCL_UINT16 u2Length;
 DCL_UINT32 u4OwenrId;
 DCL_UINT16 u2RetSize;
 DCL_UINT8* puBuffaddr;
}UART_CTRL_PUT_BYTES_T;

typedef struct
{
 DCL_UINT32 u4OwnerId;
 void *putIor;
}UART_CTRL_PUT_BYTES_IOR_T;


typedef struct
{
 DCL_UINT16 u2RetSize;
}UART_CTRL_RX_AVAIL_T;



typedef struct
{
 DCL_UINT16 u2RetSize;
}UART_CTRL_TX_AVAIL_T;


typedef struct
{
 DCL_UINT32 u4OwenrId;
 UART_BUFFER_T dir;
}UART_CTRL_PURGE_T;



typedef struct
{
 DCL_UINT32 u4OwenrId;
}UART_CTRL_OWNER_T;


typedef struct
{
 DCL_UINT32 u4OwenrId;
 DCL_BOOLEAN bXON;
}UART_CTRL_FLOW_CTRL_T;


typedef struct
{
   DCL_UINT32 u4OwenrId;
   DCL_UINT8 uEscChar;
   DCL_UINT16 u2ESCGuardtime;
} UART_CTRL_CONFIG_ESP_T;




typedef struct
{
 DCL_UINT32 u4OwenrId;
 UART_CONFIG_T rUARTConfig;
} UART_CTRL_DCB_T;



typedef struct
{
 DCL_UINT32 u4OwenrId;
 IO_LEVEL_T rIOLevelDCD;
} UART_CTRL_DCD_T;


typedef struct
{
 DCL_UINT32 u4OwenrId;
 UART_FLOW_CTRL_MODE_T FlowCtrlMode;
}UART_CTRL_GET_FC_T;


typedef struct
{
 DCL_UINT32 chunkSize;
} UART_CTRL_GET_CHUNK_SIZE_T;


typedef struct
{
 DCL_UINT32 u4OwnerId;
 DCL_BOOLEAN needTxDoneCb;
} UART_CTRL_NEED_TX_DONE_CB_T;


typedef struct
{
 DCL_UINT32 ulmtu_sz;
 DCL_UINT32 dlmtu_sz;
} UART_CTRL_GET_MTU_SIZE_T;


typedef struct
{
 DCL_BOOLEAN need_indication;
} UART_CTRL_SET_INDICATION_T;




typedef enum _tty_drv_state {



      DRV_ST_DETACHED = 0,



      DRV_ST_ATTACHED
} tty_drv_state_e;


typedef struct
{
 DCL_UINT32 u4OwnerId;
 tty_drv_state_e drv_state;
} UART_CTRL_GET_DRV_STATE_T;


typedef struct
{
 DCL_UINT32 u4OwnerId;
 void *ior;
} UART_CTRL_ASSIGN_RX_IOR_T;


typedef struct
{
  DCL_UINT32 u4OwenrId;
   IO_LEVEL_T rIOLevelBRK;
} UART_CTRL_BREAK_T;



typedef struct
{
   DCL_UINT32 u4OwenrId;
} UART_CTRL_CLR_BUFFER_T;


typedef struct
{
   DCL_UINT32 u4OwenrId;
   UART_BAUDRATE_T baudrate;
} UART_CTRL_BAUDRATE_T;



typedef struct
{
 DCL_UINT32 u4OwenrId;
 DCL_UINT8* puBuffaddr;
 DCL_UINT16 u2Length;
 DCL_UINT8 umode;
 DCL_UINT8 uescape_char;
 DCL_UINT16 u2RetSize;
}UART_CTRL_SEND_DATA_T;


typedef struct
{
   DCL_UINT32 u4OwenrId;
} UART_CTRL_AUTO_BAUDDIV_T;

typedef void (*DCL_UART_TX_FUNC)(DCL_UINT32 u4Port);
typedef void (*DCL_UART_RX_FUNC)(DCL_UINT32 u4Port) ;



typedef struct
{
   DCL_UINT32 u4OwenrId;
   DCL_UART_TX_FUNC func;
} UART_CTRL_REG_TX_CB_T;



typedef struct
{
   DCL_UINT32 u4OwenrId;

   DCL_UART_RX_FUNC func;
} UART_CTRL_REG_RX_CB_T;

typedef enum
{
 UART_TX = 0,
 UART_RX,
 DSP_TX,
 DSP_RX
}UART_IO_DIR;


typedef struct
{
 UART_IO_DIR dir;
}UART_CTRL_REG_DEF_CB_T;


typedef struct
{
 DCL_UINT8 uByte;
}UART_CTRL_GET_UART_BYTE_T;


typedef struct
{
 DCL_UINT8 u1retByte;
 DCL_UINT8 uByte;
 DCL_UINT32 u4timeout_value;
}UART_CTRL_GET_UART_BYTE_WITH_TIMEOUT_T;


typedef struct
{
 DCL_UINT8 uData;
}UART_CTRL_PUT_UART_BYTE_T;


typedef struct
{
 DCL_UINT8* puBuffaddr;
 DCL_UINT16 u2Length;

}UART_CTRL_PUT_UART_BYTES_T;


typedef struct
{
  DCL_UINT32 u4OwenrId;
 IO_LEVEL_T rIOLevelSRI;

}UART_CTRL_RI_T;


typedef struct
{
  DCL_UINT32 u4OwenrId;
 IO_LEVEL_T rIOLevelDTR;
}UART_CTRL_DTR_T;


typedef struct
{
 IO_LEVEL_T rIOLevelDSR;
 IO_LEVEL_T rIOLevelCTS;
}UART_CTRL_RHS_T;


typedef struct
{
 DCL_UINT16 tx_level;
 DCL_UINT16 rx_level;
}UART_CTRL_SFT_T;


typedef struct
{
 DCL_BOOLEAN bFlag_Poweron;
}UART_CTRL_POWERON_T;


typedef struct
{
 DCL_BOOLEAN bFlag;
}UART_CTRL_CHECK_TBE_T;


typedef struct
{
 DCL_BOOLEAN bFlag;
}UART_CTRL_CHECK_TSO_T;


typedef struct
{
 DCL_UINT32* ptotal_size;
 DCL_UINT32* preturn_size;
}UART_CTRL_GET_TBS_T;



typedef struct
{
 UART_SLEEP_ON_TX_T bFlag;
}UART_CTRL_SLEEP_ON_TX_ENABLE_T;


typedef struct
{
 DCL_BOOLEAN bFlag;
}UART_CTRL_SLEEP_ENABLE_T;



typedef struct
{
 DCL_UINT8* puBuffaddr;
 DCL_UINT16 u2Length;
}UART_CTRL_BOOT_PUTBYTES_T;



typedef struct
{
 DCL_BOOLEAN bUseVFifo;
}UART_CTRL_USE_VFIFO_T;


typedef struct
{
 kal_uint32 max_baudrate;
}UART_CTRL_GET_MAXBAUDRATE_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
}TTY_CTRL_EXCP_TX_GPD_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
 DCL_UINT32 num;
}TTY_CTRL_EXCP_TX_DONE_INFO_T;


typedef enum _tty_excp_hif_state {
 HIF_STATE_NORMAL = 0,
 HIF_STATE_TXERROR
} tty_excp_hif_state;
typedef struct
{
 tty_excp_hif_state hif_state;
}TTY_CTRL_EXCP_HIF_STATE_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
}TTY_CTRL_EXCP_ASSIGN_RX_GPD_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
 DCL_UINT32 num;
}TTY_CTRL_EXCP_GET_RX_GPD_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
 DCL_UINT32 num;
}TTY_CTRL_EXCP_FLUSH_TX_T;


typedef struct
{
 void *first_gpd;
 void *last_gpd;
 DCL_UINT32 num;
}TTY_CTRL_EXCP_FLUSH_RX_T;


typedef struct
{
 DCL_BOOLEAN reset_event;
}TTY_CTRL_EXCP_HIF_POLL_T;

typedef enum {
      NONE_VFIFO,
      RX_VFIFO,
      TX_VFIFO,
      TXRX_VFIFO
} UART_TxRx_VFIFO_support;

typedef enum {
      RX_BUF,
      TX_BUF
} UART_buffer;

typedef enum {
   Compensate_None = 0,
   Compensate_Wait,
   Compensate_AT,
   Compensate_at
}UART_Compensate_enum;


typedef enum {
      len_5=5,
      len_6,
      len_7,
      len_8
} UART_bitsPerCharacter;

typedef enum {
      sb_1=1,
      sb_2,
      sb_1_5
} UART_stopBits;

typedef enum {
      pa_none=0,
      pa_odd,
      pa_even,
      pa_mark,
      pa_space
} UART_parity;

typedef enum {
      fc_none=1,
      fc_hw,
      fc_sw
} UART_flowCtrlMode;

typedef struct
{
      UART_baudrate baud;
      UART_bitsPerCharacter dataBits;
      UART_stopBits stopBits;
      UART_parity parity;
      UART_flowCtrlMode flowControl;
      kal_uint8 xonChar;
      kal_uint8 xoffChar;
      kal_bool DSRCheck;
} UARTDCBStruct;

typedef struct
{
      kal_uint8 EscChar;
      kal_uint16 GuardTime;
} UART_ESCDetectStruct;

typedef struct
{
      kal_uint8 *rx_buffer;
      kal_uint8 *tx_buffer;
      kal_uint8 *txISR_buffer;
} UART_RingBufferStruct;


   typedef enum {
      uart_null_buffer=0,
      uart_isr_buffer,
      uart_normal_buffer
   } UART_RingBuffer_Type;

   typedef struct
   {
         UART_RingBuffer_Type type;
         kal_uint16 index;
   } UART_RingBuffer_SaveIndex;


typedef struct
{
 kal_uint16 tst_port_ps;
 kal_uint16 ps_port;
 UART_baudrate tst_baudrate_ps;
 UART_baudrate ps_baudrate;
 kal_bool High_Speed_SIM_Enabled;
 kal_uint8 swdbg;
   kal_uint8 uart_power_setting;
   kal_uint8 cti_uart_port;
   UART_baudrate cti_baudrate;
   kal_uint8 tst_port_l1;
   UART_baudrate tst_baudrate_l1;
    kal_uint8 tst_output_mode;
    kal_uint8 usb_logging_mode;
    kal_uint16 tst_port_dsp;
    UART_baudrate tst_baud_rate_dsp;
 kal_uint8 usb_cdrom_config;
 kal_uint16 speech_port;
 kal_uint16 ndis_port;
} port_setting_struct;



typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_ready_to_read_ind_struct;

typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_ready_to_write_ind_struct;

 typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_dsr_change_ind_struct;

 typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_escape_detected_ind_struct;

 typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_plugin_ind_struct;

 typedef struct
{
    kal_uint8 ref_count; kal_uint8 lp_reserved; kal_uint16 msg_len;
 DCL_UINT16 port;
}uart_plugout_ind_struct;
# 312 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h" 1
# 140 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
 typedef struct
 {
  DCL_UINT16 rstInterval;
 }WDT_CTRL_GET_RSTINTERVAL_T;


typedef struct
{
   DCL_BOOLEAN fgEnable;
} WDT_CTRL_ENABLE_T;

typedef struct
{
   DCL_BOOLEAN fgIOHigh;
} WDT_CTRL_SET_EXT_POL_T;

typedef struct
{
   DCL_BOOLEAN fgEnable;
} WDT_CTRL_SET_EXT_RESET_T;

typedef struct
{
   DCL_UINT16 u2Value;
} WDT_CTRL_SET_VALUE_T;







typedef struct
{
   DCL_BOOLEAN fgEnable;
} WDT_CTRL_IRQ_T;

typedef struct
{
   DCL_BOOLEAN fgEnable;
}WDT_CTRL_DEBUG_T;
# 315 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h" 1
# 185 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
typedef struct
{
   DCL_UINT32 u4Period;
   DCL_UINT32 u4Sapid;
   DCL_UINT8 u1OwnerId;
   DCL_UINT8 u1AdcChannel;
   DCL_UINT8 u1EvaluateCount;
   DCL_BOOLEAN fgSendPrimitive;
} ADC_CTRL_CREATE_OBJECT_T;


typedef struct
{
   DCL_UINT32 u4Period;
   DCL_UINT8 u1EvaluateCount;
} ADC_CTRL_MODIFY_PARAM_T;





typedef struct
{
   DCL_UINT16 u2Channel;
   DCL_UINT16 u2ADCValue;
} ADC_CTRL_IMM_MEASURE_T;

typedef struct
{
   DCL_UINT16 u2Channel;
   DCL_UINT16 u2ADCValue;
} ADC_CTRL_SYNC_MEASURE_T;

typedef struct
{
   DCL_UINT16 u2Event0;
   DCL_UINT16 u2Event1;
} ADC_CTRL_TDMA_SYNC_SETUP_T;

typedef struct
{
   DCL_BOOLEAN fgEnable;
} ADC_CTRL_POWER_T;


typedef struct
{
   DCL_UINT8 u1Channel;
   DCL_UINT16 u2MeaCount;
   DCL_UINT32 u4ADCData;
} ADC_CTRL_GET_DATA_2_META_T;


typedef struct
{
   DCL_UINT8 u1Channel;
   DCL_UINT32 u4ADCData;
} ADC_CTRL_GET_DATA_T;


typedef struct
{
   DCL_UINT8 u1Channel;
   DCL_UINT16 u2MeaCount;
   DCL_UINT32 u4ADCData;
} ADC_CTRL_GET_META_DATA_T;


typedef struct
{
   DCL_UINT32 u4Channel;
   DCL_UINT32 u4MeaCount;
   DCL_UINT16 *u2ADCData;
} ADC_CTRL_GET_IMM_DATA_ON_BOOTING_T;


typedef struct
{
    DCL_UINT16 u2Channel;
    DCL_INT16 i2Temp;
} ADC_CTRL_GET_TEMP_T;


typedef struct
{
   DCL_BOOLEAN fgPageAlign;
} ADC_CTRL_TIMER_ALIGN_T;


typedef enum {
   DCL_VBAT_ADC_CHANNEL = 0,
   DCL_VISENSE_ADC_CHANNEL,
   DCL_VBATTMP_ADC_CHANNEL,
   DCL_BATTYPE_ADC_CHANNEL,
   DCL_VCHARGER_ADC_CHANNEL,
   DCL_PCBTMP_ADC_CHANNEL,
   DCL_AUX_ADC_CHANNEL,
   DCL_CHR_USB_ADC_CHANNEL,
   DCL_OTG_VBUS_ADC_CHANNEL,
   DCL_RFTMP_ADC_CHANNEL,
   DCL_MDTMP_ADC_CHANNEL,
   DCL_PMICTMP_ADC_CHANNEL,
   DCL_MAX_ADC_CHANNEL
} DCL_ADC_CHANNEL_TYPE_ENUM;

typedef struct
{
   DCL_UINT8 u1AdcPhyCh;
   DCL_UINT16 u2AdcName;
} ADC_CTRL_GET_PHYSICAL_CHANNEL_T;


typedef struct
{
   DCL_DOUBLE d8AdcValue;
   DCL_UINT32 u4Volt;
   DCL_UINT8 u1AdcPhyCh;
} ADC_CTRL_TRANSFORM_INTO_VOLT_T;


typedef struct
{
   DCL_UINT32 u4Volt;
   DCL_UINT32 u4Temp;
} ADC_CTRL_TRANSFORM_INTO_TEMP_T;


typedef struct
{
   DCL_UINT32 u4Volt;
   DCL_UINT32 u4Curr;
} ADC_CTRL_TRANSFORM_INTO_CURR_T;



typedef struct
{
   kal_timer_func_ptr pfMeasure_cb;
} ADC_CTRL_REGISTER_MEASURE_CB_T;

typedef void (*PFN_DCLSADC_COMPLETE_CALLBACK)(DCL_INT32 handle, DCL_INT32 volt_result, DCL_DOUBLE adc_result);
typedef void (*PFN_DCLSADC_COMPLETE_MULTI_CALLBACK)(DCL_INT32 handle, DCL_INT32 *volt_array_result, DCL_DOUBLE *adc_array_result);

typedef struct
{
   PFN_DCLSADC_COMPLETE_CALLBACK pfComplete_cb;
} ADC_CTRL_REGISTER_COMPLETE_CB_T;

typedef struct
{
   PFN_DCLSADC_COMPLETE_MULTI_CALLBACK pfComplete_cb;
} ADC_CTRL_REGISTER_COMPLETE_MULTI_CB_T;



typedef struct{
  DCL_UINT32 u4Ownerid;
  DCL_UINT32 u4Sapid;
 DCL_UINT32 u4Period;
 DCL_UINT8 u1Adc_phy_id;
 DCL_UINT8 u1Adc_logic_id;
 DCL_UINT8 u1Evaluate_count;
 DCL_BOOLEAN bSend_primitive;
 DCL_BOOLEAN bConti_measure;
 DCL_UINT32 u4Adc_sche_event_id;
 void (*complete)(DCL_INT32 adc_handle, DCL_INT32 volt_result, DCL_DOUBLE adc_result);
}DCL_ADC_SCHEDULER_PARA_T;
typedef struct
{
   DCL_UINT32 u4Handle;
   DCL_ADC_SCHEDULER_PARA_T pPara;
} ADC_CTRL_GET_SCHEDULER_PARAMETER_T;


typedef struct
{
 DCL_UINT32 u4Adc_max_ch;
} ADC_CTRL_GET_MAX_PHYSICAL_CH_T;


typedef struct
{
 void *ilm_ptr;
}ADC_CTRL_SET_CALIBRATION_DATA_T;


typedef struct
{
   DCL_INT32 i4ADCSlope[16];
   DCL_INT32 i4ADCOffset[16];
}ADC_CTRL_READ_CALIBRATION_DATA_T;


typedef struct{
  DCL_UINT32 u4Handle;
   DCL_UINT32 u4Adc_sche_id;
}DCL_CTRL_SCHE_ID_GET_HANDLE_T;

typedef struct{
 DCL_UINT8 bEnable;
 DCL_UINT8 *u4ADC_ch_number;
 DCL_UINT8 u4Adc_max_ch_number;
 PFN_DCLSADC_COMPLETE_MULTI_CALLBACK complete_multi_cb;
}DCL_MULTI_CHANNEL_PARA_T;
# 318 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h" 1
# 156 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
typedef struct
{
    DCL_UINT8 call_state;
}BMT_CTRL_CALLSTATE_T;


typedef struct
{
    DCL_BOOLEAN bEnable;
}BMT_CTRL_CHARGE_T;


typedef enum
{
    DCL_GET_BATTERY_TYPE,
 DCL_GET_CHECK_BATTERY,
 DCL_GET_CHECK_CHARGER_VOLTAGE,
 DCL_GET_CHECK_BATT_TEMP,
 DCL_GET_MAX_VBAT_LI
}DCL_GET_CUSTOM_CHR_PARA;


typedef struct
{
    DCL_UINT32 u4ChargingParameter;
    DCL_GET_CUSTOM_CHR_PARA eGetParaCmd;
}BMT_CTRL_GET_CUSTOMIZED_PARA_T;


typedef enum
{
    DCL_BMT_EXT_CHR_DRV_INIT = 0,
    DCL_BMT_EXT_CHR_ENABLE_INTR,
    DCL_BMT_EXT_CHR_CHARGE_ENABLE,
    DCL_BMT_EXT_CHR_SET_CHARGE_CURRENT,
    DCL_BMT_EXT_CHR_GET_CHR_FAC_MEASURE_SUPPORT,
    DCL_BMT_EXT_CHR_GET_CHR_FAC_CHECK_SUPPORT,
    DCL_BMT_EXT_CHR_CHECK_CHR_STATUS,
    DCL_BMT_EXT_CHR_GET_CHR_STATUS,
    DCL_BMT_EXT_CHR_GET_VBAT,
    DCL_BMT_EXT_CHR_GET_ISENSE,
    DCL_BMT_EXT_CHR_GET_VCHARGER,
    DCL_BMT_EXT_CHR_GET_BAT_TEMP,
    DCL_BMT_EXT_CHR_GET_CHARGE_FULL,
    DCL_BMT_EXT_CHR_GET_CHARGE_UNDER_EXTREMETMP,
    DCL_BMT_EXT_CHR_GET_CHARGE_EXTREMETMP_FULL,
    DCL_BMT_EXT_CHR_GET_CHARGE_EXTREMETMP_RECHARGE,
    DCL_BMT_EXT_CHR_GET_CHARGE_HOLD,
    DCL_BMT_EXT_CHR_GET_CHR_BATT_STATE_TRANSIT_SUPPORT,
    DCL_BMT_EXT_CHR_CHR_BATT_STATE_TRANSIT,
    DCL_BMT_EXT_CHR_GET_CURR_CHR_BATT_STATE,
    DCL_BMT_EXT_CHR_GET_SPECIFIC_CHR_CURRENT,
    DCL_BMT_EXT_CHR_GET_VBAT_SPECIFIC_FULL_VOLTAGE_STATE
}DCL_BMT_EXT_CHR_CMD;


typedef struct
{
    DCL_BMT_EXT_CHR_CMD eExtChargerCtrl;
}BMT_CTRL_SET_EXT_CHARGER_T;


typedef struct
{
    DCL_BOOLEAN fgBatIsOn;
}BMT_CTRL_IS_BAT_ON_T;


typedef enum
{
    DCL_BMT_CHARGER_IN = 0,
    DCL_BMT_CHARGER_OUT,
    DCL_BMT_OVERVOLPROTECT,
    DCL_BMT_OVERBATTEMP,
    DCL_BMT_LOWBATTEMP,
    DCL_BMT_OVERCHARGECURRENT,
    DCL_BMT_CHARGE_COMPLETE,
    DCL_BMT_INVALID_BAT,
    DCL_BMT_INVALID_CHARGER,
    DCL_BMT_CHARGE_TIMEOUT,
    DCL_BMT_LOWCHARGECURRENT,
    DCL_BMT_CHARGE_BAD_CONTACT,
    DCL_BMT_BATTERY_BAD_CONTACT,
    DCL_BMT_USB_CHARGER_IN,
    DCL_BMT_USB_CHARGER_OUT,
    DCL_BMT_USB_NO_CHARGING_IN,
    DCL_BMT_USB_NO_CHARGING_OUT,
    DCL_BMT_BATT_IN,
    DCL_BMT_BATT_OUT
}DCL_BMT_CHR_MSG;


typedef struct
{
    DCL_BMT_CHR_MSG ChargerMsg;
}BMT_CTRL_SENDMES2UEM_T;


typedef enum {
 DCL_BMT_CHR_IN = 0,
 DCL_BMT_CHR_OUT,
 DCL_BMT_CHR_UNINIT = 0xff
}DCL_BMT_CHR_STAT;


typedef struct
{
    DCL_BMT_CHR_STAT ChargerStat;
}BMT_CTRL_SET_CHR_STATUS_T;
# 321 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h" 1
# 114 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
typedef enum {
 PPP_PFC_CHANNEL_0 = 0,
 PPP_PFC_CHANNEL_1,
 PPP_PFC_CHANNEL_2,
} PPP_PFC_CHANNEL;




typedef enum {
 PFC_ENCODE = 0,
 PFC_DECODE,
} PFC_OPERATION_SEL_T;
# 156 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
typedef struct
{
 DCL_UINT32 en_de;
 DCL_UINT32 channel;
} PFC_CTRL_RESET_T;


typedef struct
{
 DCL_UINT32 en_de;
 DCL_UINT32 channel;
 DCL_BOOLEAN f32;
 DCL_BOOLEAN acfc;
 DCL_BOOLEAN pfc;
 DCL_UINT16 max_pkt_sz;
 DCL_UINT16 ptc;
 DCL_UINT32 pfc_accm[7];
} PFC_CTRL_SET_CONFIG_T;


typedef struct
{
 DCL_UINT32 channel;
 void *head;
 void *tail;
} PFC_CTRL_ENCODE_T;


typedef struct
{
 DCL_UINT32 channel;
 void *head;
 void *tail;
} PFC_CTRL_DECODE_T;


typedef struct
{
 DCL_UINT32 en_de;
 DCL_UINT32 channel;
 void **head;
 void **tail;
 DCL_UINT32 *queue_len;
} PFC_CTRL_DEQUEUE_T;


typedef struct
{
 DCL_UINT32 en_de;
 DCL_UINT32 channel;
 void *head;
 void *tail;
 DCL_UINT32 queue_len;
} PFC_CTRL_RELOAD_RX_T;
# 324 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h" 1
# 321 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
typedef struct
{
 DCL_UINT8 rtc_sec;
 DCL_UINT8 rtc_min;
 DCL_UINT8 rtc_hour;
 DCL_UINT8 rtc_day;
 DCL_UINT8 rtc_mon;
 DCL_UINT8 rtc_wday;
 DCL_UINT8 rtc_year;
}DCL_RTC_DATA_T;


typedef struct
{
    DCL_BOOLEAN fgBootloaderPowerOn;
}RTC_CTRL_BOOTLOADER_POWERON_T;


typedef enum
{
    DCL_RTC_PDN1 = 0,
    DCL_RTC_PDN2,
 DCL_RTC_MAX_INDEX
}DCL_RTC_PDN_INDEX_T;


typedef struct
{
 DCL_RTC_PDN_INDEX_T PDNIndex;
 DCL_UINT16 fgConfigBit;
 DCL_UINT16 PDNValue;
}RTC_CTRL_CONFIG_PDN_BIT_T;


typedef struct
{
    DCL_UINT8 u1ALEn;
    DCL_UINT8 u1TCEn;
}RTC_CTRL_CONFIG_AL_TC_T;





typedef struct
{
 DCL_BOOLEAN fgMetaReset;
}RTC_CTRL_FT_POWEROFF_T;


typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
    DCL_BOOLEAN ALEnBit;
}RTC_CTRL_GET_ALARM_TIME_T;


typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
}RTC_CTRL_GET_TIME_T;


typedef enum {
    DCL_RTC_GPIO_NO_PULL = 0,
    DCL_RTC_GPIO_PULL_DOWN,
    DCL_RTC_GPIO_PULL_UP
}DCL_RTC_GPIO_PULL_TYPE_T;


typedef enum {
    DCL_RTC_GPIO_DS_4mA = 0,
    DCL_RTC_GPIO_DS_8mA,
    DCL_RTC_GPIO_DS_12mA,
    DCL_RTC_GPIO_DS_16mA
}DCL_RTC_GPIO_DRIVING_STRENGTH_T;


typedef struct
{
    DCL_RTC_GPIO_PULL_TYPE_T rPullType;
    DCL_RTC_GPIO_DRIVING_STRENGTH_T rPullStrength;
    DCL_BOOLEAN InputValue;
    DCL_BOOLEAN OutputValue;
    DCL_BOOLEAN is_SmithTrigger;
    DCL_BOOLEAN is_SlewRateControl;
}RTC_CTRL_GPIO_TIME_T;





typedef struct
{
    void (*RTC_TCCallback)(void);
    void (*RTC_ALCallback)(void);
}RTC_CTRL_INIT_T;





typedef struct
{
 DCL_BOOLEAN fgIsValid;
}RTC_CTRL_IS_CONFIG_VALID_T;


typedef struct
{
    DCL_BOOLEAN fgFirstOn;
}RTC_CTRL_IS_FIRST_ON_T;


typedef struct
{
 DCL_BOOLEAN fgMSFirstPowerOn;
}RTC_CTRL_IS_MS_FIRSTPOWERON_T;


typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
    DCL_BOOLEAN isTimeValid;
}RTC_CTRL_IS_TIME_VALID_T;


typedef struct
{
 DCL_BOOLEAN fgIsPowerOn;
}RTC_CTRL_PWIC_CHECK_POWERON_T;


typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
}RTC_CTRL_PWIC_FIRST_POWERON_INIT_RTCTIME_T;
# 493 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
typedef enum
{
    DCL_RTC_SPAR0 = 0,
    DCL_RTC_SPAR1,
 DCL_RTC_SPAR_MAX_INDEX
}DCL_RTC_SPAR_INDEX_T;


typedef struct
{
 DCL_RTC_SPAR_INDEX_T SPARIndex;
 DCL_UINT16 WriteValue;
 DCL_UINT16 ReadValue;
}RTC_CTRL_CONFIG_SPAR_T;


typedef struct
{
 DCL_UINT8 XOSCValue;
}RTC_CTRL_READ_XOSC_REG_T;





typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
}RTC_CTRL_SET_ALARM_TIME_T;


typedef struct
{
 DCL_BOOLEAN fgPowerOn;
}RTC_CTRL_SET_FIRST_POWERON_T;





typedef struct
{
    DCL_UINT8 u1Sec;
    DCL_UINT8 u1Min;
    DCL_UINT8 u1Hour;
    DCL_UINT8 u1Day;
    DCL_UINT8 u1Mon;
    DCL_UINT8 u1WDay;
    DCL_UINT8 u1Year;
}RTC_CTRL_SET_TIME_T;


typedef struct
{
 DCL_UINT16 BBPUReg;
}RTC_CTRL_SETBBPU_T;
# 572 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
typedef struct
{
 DCL_UINT8 XOSC_Reg;
}RTC_CTRL_WRITE_XOSC_REG_T;

typedef struct
{
    DCL_UINT32 dest_mod_id;
    DCL_UINT32 sap_id;
    DCL_UINT32 msg_id;
    DCL_BOOLEAN fgRegisterILM;
}RTC_CTRL_REGISTER_MODULE_ILM_INFO_T;


typedef struct
{
 DCL_UINT16 OSC32CON_Reg;
}RTC_CTRL_WRITE_OSC32CON_REG_T;
# 327 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 338 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h" 1
# 115 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
typedef struct
{
   DCL_UINT16 u2KeyNum;
} HKBD_CTRL_KNUM_T;



typedef struct
{
   DCL_UINT32 kbdmap_reg;
   DCL_UINT32 kbdmap_reg1;
   DCL_UINT32 kbdmap_reg2;
} HKBD_CTRL_STA_MAP_T;


typedef struct
{
 DCL_BOOLEAN sta;
 DCL_UINT8 key;
}HKBD_CTRL_KEY_STA_T;


typedef struct
{
   DCL_BOOLEAN fgPKP;
} HKBD_CTRL_POWKEY_T;
# 339 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h" 1
# 91 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
typedef enum {
      DCL_kbd_onekey_press=0,
      DCL_kbd_onekey_release,




      DCL_kbd_onekey_longpress,
      DCL_kbd_onekey_repeated,
      DCL_kbd_onekey_fullpress,
      DCL_kbd_twokey_detection_enable,
      DCL_kbd_threekey_detection_enable,
      DCL_kbd_multikey_detection_disable
} DCL_KBD_EVENT;


typedef enum {
   DCL_kbd_1_key_det_mode = 0,
   DCL_kbd_2_keys_det_mode,
   DCL_kbd_3_keys_det_mode
}DCL_kbd_key_det_mode;


typedef struct
{
   DCL_BOOLEAN bFlag;
   DCL_UINT8 Det_Mode;
} SKBD_CTRL_MODE_T;


typedef struct
{
 DCL_UINT8 keycnt;
}SKBD_CTRL_KEY_CNT_T;


typedef struct
{
   DCL_KBD_EVENT Keyevent;



   DCL_UINT8 Keydata[1];





} SKBD_CTRL_KEYDATA_T;


typedef struct
{
 SKBD_CTRL_KEYDATA_T* keydata;
 DCL_BOOLEAN specify_read;

 DCL_UINT32 read_pointer;
 DCL_UINT32* current_read_pointer;

}SKBD_CTRL_PEEKDATA_T;



typedef struct
{
   DCL_BOOLEAN fgIMK;
   DCL_UINT8 uKey;
} SKBD_CTRL_MULTIKEY_T;



typedef struct
{
   DCL_UINT8 uKey;
   DCL_BOOLEAN fgIKBS;
} SKBD_CTRL_KEYSUPPORT_T;


typedef struct
{
   DCL_UINT32 u4Tick;
} SKBD_CTRL_TIME_T;


typedef struct
{
 DCL_UINT8 keydata;
}SKBD_CTRL_PUTKEY_T;

typedef struct
{
  DCL_UINT32 *number;
  DCL_UINT8 *two_step;
}SKBD_CTRL_FIND_TWO_STEP_T;
# 342 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h" 1
# 156 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
typedef enum
{
    RTP_Type = 0,
    CTP_Type

}DCL_TP_TYPE_Enum;

typedef struct
{
    DCL_TP_TYPE_Enum TouchPanelType;
}DCL_TP_TYPE_T;



typedef enum
{
    TP_PARAM_GET = 0,
    TP_PARAM_SET,
    TP_PARAM_RESET
}TP_CTRL_PARAM_TYPE;

typedef struct {
   kal_uint32 ts_debounce_time;
   kal_uint32 touch_panel_cali_check_offset;
   kal_uint32 min_pen_move_offset;
   kal_uint32 hand_writing_max_offset;
   kal_uint32 nonhand_writing_max_offset;
   kal_uint32 max_stroke_move_offset;
   kal_uint32 multiple_point_selection;
   kal_uint32 touch_pressure_threshold_high;
   kal_uint32 touch_pressure_threshold_low;
   kal_uint32 pressure_check_boundary;
   kal_uint32 pressure_shifting_boundary;
   kal_uint32 border_pass_criterion;
   kal_uint32 non_border_pass_criterion;
   kal_uint32 border_range;
   kal_uint32 jitter_circuit_interval;
   kal_uint32 Dump_Screen;
   kal_uint32 reserve_parameter1;
   kal_uint32 reserve_parameter2;
   kal_uint32 reserve_parameter3;
   kal_uint32 height;
   kal_uint32 width;
} TouchPanel_EM_custom_data_struct;

typedef struct
{
    TP_CTRL_PARAM_TYPE type;
    TouchPanel_EM_custom_data_struct* pEmData;
}DCL_CTRL_CUSTOM_PARAM_T;



typedef struct
{
 kal_int32 ts_debounce_time_min;
 kal_int32 ts_debounce_time_max;
kal_int32 touch_panel_cali_check_offset_min;
kal_int32 touch_panel_cali_check_offset_max;
kal_int32 min_pen_move_offset_min;
kal_int32 min_pen_move_offset_max;
kal_int32 hand_writing_max_offset_min;
kal_int32 hand_writing_max_offset_max;
kal_int32 nonhand_writing_max_offset_min;
kal_int32 nonhand_writing_max_offset_max;
kal_int32 max_stroke_move_offset_min;
kal_int32 max_stroke_move_offset_max;
kal_int32 multiple_point_selection_min;
kal_int32 multiple_point_selection_max;
kal_int32 touch_pressure_threshold_high_min;
kal_int32 touch_pressure_threshold_high_max;
kal_int32 pressure_check_boundary_min;
kal_int32 pressure_check_boundary_max;
kal_int32 pressure_shifting_boundary_min;
kal_int32 pressure_shifting_boundary_max;
kal_int32 border_pass_criterion_min;
kal_int32 border_pass_criterion_max;
kal_int32 nonborder_pass_criterion_min;
kal_int32 nonborder_pass_criterion_max;
kal_int32 border_range_min;
kal_int32 border_range_max;
kal_uint32 jitter_circuit_interval_min;
kal_uint32 jitter_circuit_interval_max;
kal_uint32 Dump_Screen_min;
kal_uint32 Dump_Screen_max;
kal_int32 reserve_parameter1_min;
kal_int32 reserve_parameter1_max;
kal_int32 reserve_parameter2_min;
kal_int32 reserve_parameter2_max;
kal_int32 reserve_parameter3_min;
kal_int32 reserve_parameter3_max;
}TP_PARAM_RANGE;


typedef struct
{
    TP_CTRL_PARAM_TYPE type;
    TP_PARAM_RANGE* pEmDataRange;
}DCL_CTRL_CUSTOM_PARAM_RANGE_T;


typedef struct
{
    kal_uint32 x_micronmeter;
    kal_uint32 y_micronmeter;
    kal_uint32 x_coord;
    kal_uint32 y_coord;
}DCL_CTRL_MICRONMETER_COORD_T;





typedef enum {
      DCL_PEN_DOWN,
      DCL_PEN_UP,
      DCL_PEN_MOVE,
      DCL_PEN_LONGTAP,
      DCL_PEN_REPEAT,
      DCL_PEN_ABORT,
      DCL_TP_UNKNOWN_EVENT,
      DCL_STROKE_MOVE,
      DCL_STROKE_STATICAL,
      DCL_STROKE_HOLD,
      DCL_PEN_LONGTAP_HOLD,
      DCL_PEN_REPEAT_HOLD,
      DCL_STROKE_DOWN=0xc0,
      DCL_STROKE_LONGTAP=0x7e,
      DCL_STROKE_UP=0x7f
} DCL_TP_Event_enum;
# 297 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
typedef struct
{

   DCL_UINT16 u2Event;

   DCL_UINT16 u2x;
   DCL_UINT16 u2y;
   DCL_UINT16 u2z;
} DCL_TP_SINGLE_EVENT_T;

typedef struct
{
   DCL_UINT16 uModel;
   DCL_UINT16 uPadding;
   DCL_UINT32 u2Time_stamp;
   DCL_TP_SINGLE_EVENT_T rPoints[5];
} STS_CTRL_GET_T;


typedef struct
{
   DCL_BOOLEAN fgEnable;
} STS_CTRL_EN_T;

typedef struct
{
 kal_uint8 ref_count;
 kal_uint16 msg_len;
 kal_bool result;
}tp_cali_done_struct;


typedef struct
{
   DCL_INT16 i2x;
   DCL_INT16 i2y;
} TS_COORD_T;
typedef struct
{
   TS_COORD_T *rpPoint;
   DCL_UINT16 u2Num;
} STS_CTRL_SC_T;


typedef struct
{

   double x_slope;
   double x_offset;

   double y_slope;
   double y_offset;
} TS_CALI_T;
typedef struct
{
   TS_CALI_T rCali;
} STS_CTRL_RC_T;


typedef struct
{
   TS_CALI_T rCali;
} STS_CTRL_SETC_T;


typedef struct
{
   DCL_BOOLEAN fgSkipUnreleaseEnable;
} STS_CTRL_RESET_T;


typedef struct
{
   DCL_UINT32 u4Low;
   DCL_UINT32 u4High;
} STS_CTRL_CSP_T;


typedef struct
{
   DCL_UINT16 u2Pen_offset;
   DCL_UINT16 u2Stroke_offset;
   DCL_UINT16 u2Longtap_pen_offset;
   DCL_UINT16 u2Longtap_stroke_offset;
} STS_CTRL_CMO_T;


typedef struct
{
   TS_COORD_T rMin;
   TS_COORD_T rMax;
} TS_HandArea_T;
typedef struct
{
   TS_HandArea_T *rArea;
   DCL_UINT16 u2n;
   TS_HandArea_T *rExtArea;
} STS_CTRL_CHW_T;


typedef struct
{
   DCL_UINT32 u4Longtap;
   DCL_UINT32 u4Repeat;
   DCL_UINT32 u4Handwriting_longtap;
} STS_CTRL_CTP_T;


typedef struct
{
   DCL_BOOLEAN fgPowerOn;
} STS_CTRL_POWER_ON_T;


typedef enum
{
   DCL_CTP_ACTIVE_MODE,
   DCL_CTP_IDLE_MODE,
   DCL_CTP_SLEEP_MODE,
   DCL_CTP_GESTURE_DETECTION_MODE,
   DCL_CTP_MULTIPLE_POINT_MODE,
   DCL_CTP_FIRMWARE_UPDATE,
   DCL_CTP_FM_ENABLE,
   DCL_CTP_FM_DISABLE
}DCL_CTP_DEVICE_MODE_enum;

typedef struct
{
   DCL_CTP_DEVICE_MODE_enum mode;
} STS_CTRL_SET_DEVICE_T;


typedef enum
{
   DCL_CTP_COMMAND_GET_VERSION,
   DCL_CTP_COMMAND_GET_CONFIG,
   DCL_CTP_COMMAND_LOAD_INT_CONFIG,
   DCL_CTP_COMMAND_LOAD_EXT_CONFIG,
   DCL_CTP_COMMAND_GET_DIFF_DATA,
   DCL_CTP_COMMAND_GET_FW_BUFFER,
   DCL_CTP_COMMAND_DO_FW_UPDATE
}DCL_CTP_CTRL_COMMAND_enum;

typedef struct
{
   DCL_UINT32 u4Command;
   void *pVoid1;
   void *pVoid2;
} STS_CTRL_COMMAND_T;
# 345 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h" 1
# 154 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 1
# 155 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h" 2
# 168 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h"
typedef DCL_UINT32 DCL_SDC_CMD_STATUS;



typedef enum{
 DCL_SDIO_FIX,
 DCL_SDIO_INC
}DCL_SDIO_cmd53_op_enum;


typedef enum{
 DCL_SDIO_FUCN_0=0,
 DCL_SDIO_FUCN_1,
 DCL_SDIO_MAX_FUCN_ID,
 DCL_SDIO_FUCN_MEM=0x1000
}DCL_SDIO_function_id_enum;


typedef enum{
 DCL_BIT_1W = 0x0000,
 DCL_BIT_4W = 0x0002
}DCL_SD_BITWIDTH;

typedef void ( *MSDC_CALLBACK) (void);






typedef DCL_SDC_CMD_STATUS (*DCL_SINGLE_BLK_RD) (DCL_UINT32 data_adrs, DCL_UINT32 *rxbuffer);
typedef DCL_SDC_CMD_STATUS (*DCL_MUL_BLK_RD) (DCL_UINT32 data_adrs, DCL_UINT32 *rxbuffer, DCL_UINT32 num);
typedef DCL_SDC_CMD_STATUS (*DCL_SINGLE_BLK_WR) (DCL_UINT32 address, DCL_UINT32 *txbuffer);
typedef DCL_SDC_CMD_STATUS (*DCL_MUL_BLK_WR) (DCL_UINT32 address, DCL_UINT32 *txbuffer, DCL_UINT32 num);
typedef DCL_SDC_CMD_STATUS (*DCL_SD_INITITALIZE) (void);
typedef DCL_SDC_CMD_STATUS (*DCL_SET_PRE_ERASE_CNT) (DCL_UINT32 num);
typedef DCL_SDC_CMD_STATUS (*DCL_SD_SET_CALLBACK)(MSDC_CALLBACK callback1, MSDC_CALLBACK callback2, MSDC_CALLBACK callback3,MSDC_CALLBACK callback4,MSDC_CALLBACK callback5,MSDC_CALLBACK callback6);
typedef DCL_SDC_CMD_STATUS (*DCL_SET_READ_TEST_FLAG)(kal_uint32 readTestFlag);
typedef DCL_SDC_CMD_STATUS(*DCL_SD_READ_TEST)(void);
typedef DCL_SDC_CMD_STATUS(*DCL_SD_SET_UPLL_CLOCK_TEST)(void);
typedef DCL_SDC_CMD_STATUS(*DCL_SD_ERASE_BLK)(DCL_UINT32 startSector, DCL_UINT32 sectorNum);
typedef DCL_SDC_CMD_STATUS (*DCL_GPD_MUL_BLK_RD) (DCL_UINT32 data_addrs,DCL_UINT32 num, void *data_buf);
typedef DCL_SDC_CMD_STATUS (*DCL_GPD_MUL_BLK_WR) (DCL_UINT32 data_addrs,DCL_UINT32 num, void *data_buf);


typedef struct
{
 DCL_SINGLE_BLK_RD singleBlkRd;
 DCL_MUL_BLK_RD mulBlkRd;
 DCL_SINGLE_BLK_WR singleBlkWr;
 DCL_MUL_BLK_WR mulBlkWr;
 DCL_SD_INITITALIZE sdInititalize;
 DCL_SET_PRE_ERASE_CNT setPreEraseCnt;
 DCL_SD_SET_CALLBACK sdSetCallBack;
 DCL_SET_READ_TEST_FLAG sdSetReadTestFlag;
 DCL_SD_READ_TEST sdSetReadTest;
 DCL_SD_SET_UPLL_CLOCK_TEST sdSetUpllClock;
 DCL_SD_ERASE_BLK eraseBlk;
    DCL_GPD_MUL_BLK_RD GpdMulBlkRd;
    DCL_GPD_MUL_BLK_WR GpdMulBlkWr;
}SDDriver_t;


typedef DCL_BOOLEAN (*DCL_SDIO_REG_WR) (DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT32 data, DCL_SDIO_cmd53_op_enum op);
typedef DCL_BOOLEAN (*DCL_SDIO_REG_WR_ISR) (DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT32 data, DCL_SDIO_cmd53_op_enum op);
typedef DCL_BOOLEAN (*DCL_SDIO_DATA_WR) (DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT8 *data, DCL_SDIO_cmd53_op_enum op, DCL_UINT32 count, DCL_BOOLEAN block);
typedef DCL_BOOLEAN (*DCL_SDIO_REG_RD) (DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT32 *data, DCL_SDIO_cmd53_op_enum op);
typedef DCL_BOOLEAN (*DCL_SDIO_DATA_RD) (DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT8 *data, DCL_SDIO_cmd53_op_enum op, DCL_UINT32 count, DCL_BOOLEAN block);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CHECK_INTR) (DCL_SDIO_function_id_enum function, DCL_BOOLEAN *pending);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_ENABLE_INTR) (DCL_SDIO_function_id_enum function, DCL_BOOLEAN enable);
typedef DCL_UINT32 (*DCL_SDIO_INIT) (void);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_ABORT) (DCL_SDIO_function_id_enum function);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_SW_RST) (void);
typedef DCL_UINT32 (*DCL_SDIO_QRY_BLOCK_SIZE) (DCL_SDIO_function_id_enum function);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_SET_BLOCK_SIZE) (DCL_SDIO_function_id_enum function, DCL_UINT32 size);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_GET_BLOCK_SIZE) (DCL_SDIO_function_id_enum function, DCL_UINT32 *size);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_ENABLE_IO) (DCL_SDIO_function_id_enum function, DCL_BOOLEAN enable);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_SET_BUS_WIDTH) (DCL_SD_BITWIDTH bus);
typedef void (*DCL_SDIO_GET_CCCR) (DCL_UINT8 *buf, DCL_UINT32 bufLen);
typedef void (*DCL_SDIO_GET_FBR) (DCL_UINT8 *buf, DCL_UINT32 bufLen);

typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CMD52_READ)(DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT8 *rdata, DCL_UINT8 *r5resp);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CMD52_WRITE)(DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT8 wdata, DCL_UINT8 *r5resp);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CMD52_WRITE_READ)(DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT8 wdata, DCL_UINT8 *rdata, DCL_UINT8 *r5resp);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CMD53_READ)(DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT32 data, DCL_SDIO_cmd53_op_enum op, DCL_UINT32 count, DCL_BOOLEAN block, DCL_UINT8 *r5resp);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CMD53_WRITE)(DCL_SDIO_function_id_enum function, DCL_UINT32 addr, DCL_UINT32 data, DCL_SDIO_cmd53_op_enum op, DCL_UINT32 count, DCL_BOOLEAN block, DCL_UINT8 *r5resp);
typedef void (*DCL_SDIO_int_registration)(DCL_SDIO_function_id_enum function, void (func)(void));
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_MCUDMA_READ)(DCL_UINT32 *rdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_MCUDMA_WRITE)(DCL_UINT32 wdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CLKPADRED_READ)(DCL_UINT32 *rdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_CLKPADRED_WRITE)(DCL_UINT32 wdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_FORCEMCU_READ)(DCL_UINT32 *rdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_FORCEMCU_WRITE)(DCL_UINT32 wdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_GETCLK)(DCL_UINT32 *rdata);
typedef DCL_SDC_CMD_STATUS (*DCL_SDIO_SETCLK)(DCL_UINT32 wdata);



typedef struct
{
 DCL_SDIO_REG_WR regWr;
 DCL_SDIO_REG_WR_ISR regWrInIsr;
 DCL_SDIO_DATA_WR dataWr;
 DCL_SDIO_REG_RD regRd;
 DCL_SDIO_DATA_RD dataRd;
 DCL_SDIO_CHECK_INTR checkIntr;
 DCL_SDIO_ENABLE_INTR enableIntr;
 DCL_SDIO_INIT sdioInititalize;
 DCL_SDIO_ABORT abort;
 DCL_SDIO_SW_RST swRst;
 DCL_SDIO_QRY_BLOCK_SIZE qryBlkSize;
 DCL_SDIO_SET_BLOCK_SIZE setBlkSize;
 DCL_SDIO_GET_BLOCK_SIZE getBlkSize;
 DCL_SDIO_ENABLE_IO enableIO;
 DCL_SDIO_SET_BUS_WIDTH setBusWidth;
 DCL_SDIO_GET_CCCR getCCCR;
 DCL_SDIO_GET_FBR getFBR;

    DCL_SDIO_CMD52_READ cmd52_read;
    DCL_SDIO_CMD52_WRITE cmd52_write;
    DCL_SDIO_CMD52_WRITE_READ cmd52_write_read;
    DCL_SDIO_CMD53_READ cmd53_read;
    DCL_SDIO_CMD53_WRITE cmd53_write;
    DCL_SDIO_int_registration hisr_callback;
    DCL_SDIO_MCUDMA_READ mcudma_read;
    DCL_SDIO_MCUDMA_WRITE mcudma_write;
    DCL_SDIO_CLKPADRED_READ clkpadred_read;
    DCL_SDIO_CLKPADRED_WRITE clkpadred_write;
    DCL_SDIO_FORCEMCU_READ forcemcu_read;
    DCL_SDIO_FORCEMCU_WRITE forcemcu_write;
    DCL_SDIO_GETCLK getclk;
    DCL_SDIO_SETCLK setclk;

}SDIODriver_t;

typedef void (* DCL_MSDC_PDN)(DCL_BOOLEAN pwDown);

typedef struct
{

 DCL_MSDC_PDN modulePDN;
}MSDCDriver_t;
# 367 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h"
typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Sectors;
 void *bufferAddr;
} SD_CTRL_READ_T;


typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Sectors;
 void *bufferAddr;
} SD_CTRL_WRITE_T;


typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Sectors;
 void *bufferHead;
 void *bufferTail;
} SD_CTRL_GPD_READ_T;


typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Sectors;
 void *bufferHead;
 void *bufferTail;
} SD_CTRL_GPD_WRITE_T;
typedef struct
{
    DCL_UINT32 max_bd_num;
} SD_CTRL_MAX_BD_STRUCT_NUM_T;


typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Size;
 void *bufferAddr;
} SD_CTRL_READ_ODD_T;


typedef struct
{
 DCL_UINT32 u4Sector;
 DCL_UINT32 u4Size;
 void *bufferAddr;
} SD_CTRL_WRITE_ODD_T;


typedef struct
{
 DCL_UINT32 u4TargetInterface;
} SD_CTRL_ANALOG_SWITCH_T;


typedef struct
{
 DCL_BOOLEAN gHighCapacityCard;
 DCL_UINT64 pu8Capacity;
} SD_CTRL_GET_CAPACITY_T;


typedef struct
{
 DCL_BOOLEAN fgInited;
} SD_CTRL_INITED_T;


typedef struct
{
 DCL_BOOLEAN fgPresent;
} SD_CTRL_EXISTENCE_T;


typedef struct
{
 DCL_BOOLEAN fgReadOnly;
} SD_CTRL_WRITE_PROTECTION_T;


typedef struct
{
 DCL_BOOLEAN fgEverPLugOut;
} SD_CTRL_QUERY_EVER_PLUGOUT_T;


typedef struct
{
 DCL_BOOLEAN fgIsItTrue;
} SD_CTRL_FORCE_SINGLE_LINE_T;


typedef struct
{
 DCL_BOOLEAN fgIsCACHEABLE;
} SD_CTRL_CACHEABLE_BUFFER_T;

typedef struct
{
 MSDC_CALLBACK callback1;
 MSDC_CALLBACK callback2;
 MSDC_CALLBACK callback3;
 MSDC_CALLBACK callback4;
 MSDC_CALLBACK callback5;
 MSDC_CALLBACK callback6;
}SD_CTRL_CALLBACK_T;

typedef struct
{
 DCL_UINT32 readTestFlag;
}SD_CTRL_SET_READ_TEST_FLAG_T;

typedef struct
{
 DCL_UINT32 startSector;
 DCL_UINT32 sectorNum;
}SD_CTRL_FLUSH_T;

typedef struct
{
 DCL_BOOLEAN enable;
}SD_CTRL_FAST_FORMAT_T;

typedef struct
{
 DCL_BOOLEAN changed;
}SD_CTRL_MEDIA_CHANGED_T;
# 580 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h"
typedef struct
{
 DCL_SDIO_function_id_enum function;
 DCL_UINT32 addr;
 DCL_UINT32 data;
 DCL_SDIO_cmd53_op_enum op;
} SDIO_CTRL_REG_RW_T;


typedef struct{
 DCL_SDIO_function_id_enum function;
 DCL_BOOLEAN block;
 DCL_SDIO_cmd53_op_enum op;
 DCL_UINT16 count;
 DCL_UINT32 addr;
 DCL_UINT32 buffer;
}SDIO_CTRL_DAT_RW_T;


typedef struct{
 DCL_SDIO_function_id_enum function;
 DCL_UINT32 size;
}SDIO_CTRL_SET_BLK_SIZE_T;


typedef struct{
 DCL_SDIO_function_id_enum function;
 DCL_BOOLEAN *pending;
}SDIO_CTRL_CHECK_INTR_T;


typedef struct{
 DCL_SDIO_function_id_enum function;
 DCL_BOOLEAN enable;
}SDIO_CTRL_ENABLE_T;


typedef struct{
 DCL_UINT8 *buffer;
 DCL_UINT32 bufferLength;
}SDIO_CTRL_GET_INFO_T;

typedef struct{

 kal_uint8 rw;
 kal_uint8 func;
 kal_uint8 rdata;
 kal_uint8 wdata;
 kal_bool raw;
 kal_bool stop;
 kal_uint32 addr;
    kal_uint8 r5_resp;
}SDIO_CTRL_CMD52_T;

typedef struct{

 kal_uint8 rw;
 kal_uint8 func;
    kal_uint8 r5_resp;

    kal_uint8 op;
    kal_bool block;
    kal_uint16 count;
    kal_uint32 addr;
    kal_uint32 buffer;
}SDIO_CTRL_CMD53_T;

typedef struct{
    kal_uint32 data;
}SDIO_CTRL_CMD_REG_T;
# 348 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h" 1
# 275 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
typedef enum
{
 USB_PHY_OWNER_USB = 0,
 USB_PHY_OWNER_BMT,
 USB_PHY_OWNER_MAX = 31
}USB_PHY_OWNER;


typedef enum
{
 USB_DMA0_TYPE = 0,
 USB_DMA1_TYPE,
 USB_DMA2_TYPE
} USB_DMA_TYPE;


typedef enum
{
 USB_TEST_MODE_TYPE_NONE = 0,
 USB_TEST_MODE_TYPE_J,
 USB_TEST_MODE_TYPE_K,
 USB_TEST_MODE_TYPE_SE0_NAK,
 USB_TEST_MODE_TYPE_PACKET
}USB_TEST_MODE_TYPE;



typedef enum
{
 USB_EP_TX_DIR = 0,
 USB_EP_RX_DIR
}USB_EP_DIRECTION;



typedef enum
{
 USB_ENDPT_CTRL = 0,
 USB_ENDPT_BULK,
 USB_ENDPT_INTR,
 USB_ENDPT_ISO
}USB_ENDPT_TXFER_TYPE;



typedef enum
{
 USB_EP_USE_NO_DMA = 0,
 USB_EP_USE_ONLY_DMA,
 USB_EP_USE_DMA_ON_DEMAND
}USB_ENDPT_DMA_USAGE;



typedef enum
{
 USB_EP_STATE_DISABLE = 0,
 USB_EP_STATE_FIFO,
 USB_EP_STATE_DMA
}USB_EP_STATE;




typedef enum
{
 USB_EP0_DRV_STATE_READ_END,
 USB_EP0_DRV_STATE_WRITE_RDY,
 USB_EP0_DRV_STATE_TRANSACTION_END,
 USB_EP0_DRV_STATE_CLEAR_SENT_STALL
}USB_EP0_DRV_STATE;



typedef enum
{
 USB_DRV_HDLR_RESET,
 USB_DRV_HDLR_SUSPEND,
 USB_DRV_HDLR_RESUME,
 USB_DRV_HDLR_EP0,
 USB_DRV_HDLR_EP_TX,
 USB_DRV_HDLR_EP_RX
}USB_DRV_HDLR_TYPE;




typedef enum
{
 USB_SET_ADDR_DATA,
 USB_SET_ADDR_STATUS
}USB_SET_ADDR_STATE;



typedef void (*usb_drv_intr_handler_ptr)(void);

typedef void (*usb_dma_callback)(void);
typedef void (*usb_dmaq_callback)(DCL_UINT32 u4_port);






typedef enum
{
 DCL_USB_PHY_OWNER_USB = 0,
 DCL_USB_PHY_OWNER_BMT,
 DCL_USB_PHY_OWNER_MAX = 31
}DCL_USB_PHY_OWNER;


typedef enum
{
 DCL_USB_DMA0_TYPE = 0,
 DCL_USB_DMA1_TYPE,
 DCL_USB_DMA2_TYPE
}DCL_USB_DMA_TYPE;


typedef enum
{
 DCL_USB_TEST_MODE_TYPE_NONE = 0,
 DCL_USB_TEST_MODE_TYPE_J,
 DCL_USB_TEST_MODE_TYPE_K,
 DCL_USB_TEST_MODE_TYPE_SE0_NAK,
 DCL_USB_TEST_MODE_TYPE_PACKET
}DCL_USB_TEST_MODE_TYPE;



typedef enum
{
 DCL_USB_PDN_OWNER_USB = 0,
 DCL_USB_PDN_OWNER_IRDA,

}DCL_USB_PDN_OWNER;


typedef enum
{
 DCL_USB_EP_TX_DIR = 0,
 DCL_USB_EP_RX_DIR
}DCL_USB_EP_DIRECTION;



typedef enum
{
 DCL_USB_ENDPT_CTRL = 0,
 DCL_USB_ENDPT_BULK,
 DCL_USB_ENDPT_INTR,
 DCL_USB_ENDPT_ISO
}DCL_USB_ENDPT_TXFER_TYPE;




typedef enum
{
 DCL_USB_EP_USE_NO_DMA = 0,
 DCL_USB_EP_USE_ONLY_DMA,
 DCL_USB_EP_USE_DMA_ON_DEMAND
}DCL_USB_ENDPT_DMA_USAGE;



typedef enum
{
 DCL_USB_EP_STATE_DISABLE = 0,
 DCL_USB_EP_STATE_FIFO,
 DCL_USB_EP_STATE_DMA
}DCL_USB_EP_STATE;



typedef enum
{
 DCL_USB_EP0_DRV_STATE_READ_END,
 DCL_USB_EP0_DRV_STATE_WRITE_RDY,
 DCL_USB_EP0_DRV_STATE_TRANSACTION_END,
 DCL_USB_EP0_DRV_STATE_CLEAR_SENT_STALL
}DCL_USB_EP0_DRV_STATE;



typedef enum
{
 DCL_USB_DRV_HDLR_RESET,
 DCL_USB_DRV_HDLR_SUSPEND,
 DCL_USB_DRV_HDLR_RESUME,
 DCL_USB_DRV_HDLR_EP0,
 DCL_USB_DRV_HDLR_EP_TX,
 DCL_USB_DRV_HDLR_EP_RX
}DCL_USB_DRV_HDLR_TYPE;




typedef enum
{
 DCL_USB_SET_ADDR_DATA,
 DCL_USB_SET_ADDR_STATUS
}DCL_USB_SET_ADDR_STATE;


typedef enum
{
 DCL_USB_TOTAL_FIFO_SIZE_4096 = 0,
 DCL_USB_TOTAL_FIFO_SIZE_2304,
 DCL_USB_TOTAL_FIFO_SIZE_NONE
}DCL_USB_TOTAL_FIFO_SIZE;


typedef enum
{
 DCL_USB_IP_V3 = 0,
 DCL_USB_IP_V1,
 DCL_USB_IP_V1_PLUS
}DCL_USB_IP_VERSION;


typedef void (*DCL_USB_FUNC_TYPE_0)(void);
# 643 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_TXFER_TYPE type;
 DCL_USB_EP_DIRECTION direction;
}USB_DRV_CTRL_EP_COMMON_FUNC_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_DRV_HDLR_TYPE type;
 DCL_USB_FUNC_TYPE_0 hdlr;
}USB_DRV_CTRL_REGISTER_DRV_INFO_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_BOOLEAN fg_result;
}USB_DRV_CTRL_EP_CTRL_FUNC_1_T;



typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT8 u1addr;
 DCL_USB_SET_ADDR_STATE state;
}USB_DRV_CTRL_USB_SET_ADDR_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_UINT16 u2data_size;
 DCL_USB_ENDPT_TXFER_TYPE type;
 DCL_BOOLEAN fgdouble_fifo;
}USB_DRV_CTRL_USB_EP_INIT_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_TXFER_TYPE ep_type;
 DCL_USB_ENDPT_DMA_USAGE dma_usage_type;
 DCL_BOOLEAN fgis_flush;
 DCL_BOOLEAN fgis_ft_mode;
}USB_DRV_CTRL_EP_ENABLE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_DMA_USAGE dma_usage_type;
}USB_DRV_CTRL_EP_DISABLE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_TXFER_TYPE ep_type;
 DCL_BOOLEAN fg_is_switch_to_dma;
}USB_DRV_CTRL_EP_CONFIG_TYPE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_STATE result;
}USB_DRV_CTRL_EP_STATE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_USB_TOTAL_FIFO_SIZE fifo_size;
}USB_DRV_CTRL_GET_FIFO_SIZE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_USB_IP_VERSION ip_version;
}USB_DRV_CTRL_GET_IP_VERSION_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_TXFER_TYPE ep_type;
 DCL_BOOLEAN fg_reset_toggle;
}USB_DRV_CTRL_EP_CTRL_FUNC_2_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_UINT32 u4result;
}USB_DRV_CTRL_EP_CTRL_FUNC_3_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_ENDPT_TXFER_TYPE ep_type;
 DCL_BOOLEAN fgresult;
}USB_DRV_CTRL_EP_CTRL_FUNC_4_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_UINT32 u4count;
}USB_DRV_CTRL_EP_CTRL_FUNC_6_T;


typedef struct
{
 DCL_UINT8 u1_ip_port;
 DCL_BOOLEAN fg_is_ft_mode;
}USB_DRV_CTRL_EP_CTRL_FUNC_7_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_UINT16 u2nBytes;
 void *paddr;
 DCL_BOOLEAN fg_force_one_byte_access;
}USB_DRV_CTRL_EP_FIFO_RW_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_BOOLEAN fgen;
}USB_DRV_CTRL_EP_STALL_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_BOOLEAN fg_transaction_end;
 DCL_BOOLEAN fg_sent_stall;
}USB_DRV_CTRL_GET_EP_STATUS_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_USB_EP0_DRV_STATE state;
 DCL_BOOLEAN fgstall;
 DCL_BOOLEAN fgend;
}USB_DRV_CTRL_UPDATE_EPSTATE_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_tx_num;
 DCL_UINT32 u4ep_rx_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_BOOLEAN fgsame_chan;
}USB_DRV_CTRL_DMA_FUNC_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT8 u1dma_chan;
 DCL_BOOLEAN fgenable;
 DCL_UINT8 u1timer_ticks;
}USB_DRV_CTRL_DMA_TIMER_FUNC_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT8 u1dma_chan;
 DCL_BOOLEAN fgresult;
}USB_DRV_CTRL_DMA_CTRL_FUNC_1_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_UINT8 u1chan_num;
 DCL_BOOLEAN fgsame_chan;
}USB_DRV_CTRL_DMA_CTRL_FUNC_2_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_USB_ENDPT_TXFER_TYPE ep_type;
 DCL_UINT32 u4addr;
 DCL_UINT32 u4length;
 DCL_USB_FUNC_TYPE_0 callback;
 DCL_BOOLEAN fgcallback_upd_run;
 DCL_BOOLEAN fgknown_size;
 DCL_USB_DMA_TYPE dma_type;
}USB_DRV_CTRL_DMA_SETUP_FUNC_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_UINT32 u4ep_num;
 DCL_USB_EP_DIRECTION direction;
 DCL_BOOLEAN fgstatus;
}USB_DRV_CTRL_DMA_STATUS_FUNC_T;


typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_USB_TEST_MODE_TYPE test_selector;
}USB_DRV_CTRL_USB_TEST_MODE_FUNC_T;



typedef struct
{
 DCL_UINT32 u4ip_port;
 DCL_USB_PHY_OWNER owner;
}USB_DRV_CTRL_PHY_FUNC_T;

typedef struct
{
  DCL_BOOLEAN is_cdcacm;
} USB_DRV_CTRL_COM_TYPE_QUERY_T;


typedef struct
{
  DCL_BOOLEAN enable;
  DCL_UINT32 u4OwenrId;
  DCL_BOOLEAN u2Retresult;
  DCL_UINT8 ptransfer_type;
} USB_DRV_CTRL_COM_HIGH_SPEED_IF, USB_DRV_CTRL_COM_DIRECT_PATH_IF;


typedef struct
{
 DCL_UINT16 u2Length;
 DCL_UINT32 u4OwenrId;
 DCL_UINT16 u2RetSize;
 DCL_UINT8* puBuffaddr;
 DCL_UINT8 ptransfer_type;
} USB_DRV_CTRL_COM_SEND_DATA;



typedef struct
{
 DCL_UINT16 u2Length;
 DCL_UINT32 u4OwenrId;
 DCL_UINT16 u2RetSize;
 DCL_UINT8* puBuffaddr;
 DCL_UINT8 umode;
 DCL_UINT8 uescape_char;
 DCL_UINT8 ptransfer_type;
} USB_DRV_CTRL_COM_SEND_ISR_DATA;


typedef struct
{
 DCL_UINT16 u2Length;
 DCL_UINT32 u4OwenrId;
 DCL_UINT16 u2RetSize;
 DCL_UINT8** puBuffaddr;
 DCL_UINT8* pustatus;
 DCL_UINT8 ptype;
 DCL_UINT8 ptransfer_type;
} USB_DRV_CTRL_COM_GET_DATA;

typedef struct
{
 DCL_UINT32 u4OwenrId;
} USB_DRV_CTRL_COM_PUSH_DATA;



typedef struct
{
 DCL_BOOLEAN u2Retresult;
} USB_DRV_CTRL_COM_RESPONSE;

typedef struct
{
 DCL_BOOLEAN u2set;
 DCL_BOOLEAN u2Retresult;
} USB_DRV_CTRL_SET;

typedef struct
{
 DCL_BOOLEAN fgbset;
 DCL_UINT32 u4OwenrId;
} USB_DRV_CTRL_COM_RB_THRESHOLD_EN;

typedef struct
{
  DCL_UINT8 u1ftPort;
} USB_DRV_CTRL_COM_FT_PORT;

typedef struct
{
  DCL_UINT32 u4info;
} USB_DRV_CTRL_COM_INFO;

typedef struct
{
 DCL_UINT8 uindex;
 DCL_UINT32 u4max_size;
} USB_VIDEO_CTRL_FUNC1_T;

typedef struct
{
 DCL_UINT8* uaddr;
 DCL_UINT32 u4size;
 DCL_UINT32 u4time;
 DCL_UINT32 u4size_type;
} USB_VIDEO_CTRL_FUNC2_T;

typedef struct
{
 DCL_UINT8* u2Retresult;
} USB_VIDEO_CTRL_FUNC3_T;

typedef struct
{
 DCL_UINT16* u2String;
} USB_IMAGE_CTRL_FUNC1_T;
# 351 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 362 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h" 1
# 79 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
typedef DCL_UINT16 DCL_SIM_STATUS_WORD;

typedef enum
{
 DCL_ME_UNKNOW =0,
 DCL_ME_18V_30V,
 DCL_ME_30V_ONLY,
 DCL_ME_18V_ONLY
} DCL_SIM_ENV;

typedef enum{
 DCL_USIM_NO_ERROR = 0,


 DCL_USIM_WAITING_EVENT = 1,
 DCL_USIM_BLOCK_REC = 2,
 DCL_USIM_POWER_OFF = 3,
 DCL_USIM_ATR_REC = 4,
 DCL_USIM_S_BLOCK_REC = 5,


 DCL_USIM_NO_INSERT = -1,
 DCL_USIM_VOLT_NOT_SUPPORT = -2,
 DCL_USIM_NO_ATR = -3,
 DCL_USIM_TS_INVALID = -4,
 DCL_USIM_ATR_ERR = -5,
 DCL_USIM_INVALID_ATR = -6,
 DCL_USIM_PTS_FAIL = -7,
 DCL_USIM_RX_INVALID = -8,
 DCL_USIM_BWT_TIMEOUT = -9,
 DCL_USIM_DATA_ABORT = -10,
 DCL_USIM_DEACTIVATED = -11,
 DCL_USIM_S_BLOCK_FAIL = -12,
 DCL_USIM_INVALID_WRST = -13,
 DCL_USIM_GPT_TIMEOUT = -14
}DCL_SIM_STATUS;


typedef enum{
 DCL_UNKNOWN_POWER_CLASS = 0,
 DCL_CLASS_A_50V = 1,
 DCL_CLASS_B_30V = 2,
 DCL_CLASS_AB = 3,
 DCL_CLASS_C_18V = 4,
 DCL_ClASS_BC = 6,
 DCL_CLASS_ABC = 7
}DCL_SIM_POWER;

typedef DCL_UINT32 DCL_SIM_HW_CB;


typedef enum
{
 DCL_SIM_PROTOCOL,
 DCL_USIM_PROTOCOL
}DCL_SIM_APP_PROTOCOL;




typedef enum
{
 DCL_T0_PROTOCOL,
 DCL_T1_PROTOCOL,
 DCL_UNKNOWN_PROTOCOL
}DCL_SIM_PHY_PROTOCOL;


typedef enum{
 DCL_CLOCK_STOP_NOT_SUPPORT = 0x0,
 DCL_CLOCK_STOP_LOW = 0x40,
 DCL_CLOCK_STOP_HIGH = 0x80,
 DCL_CLOCK_STOP_ANY = 0xc0,
 DCL_CLOCK_STOP_MSK = 0xc0,
 DCL_CLOCK_STOP_UNKONW = 0x0f
}DCL_SIM_CLK_STOP;


typedef enum{
 DCL_SPEED_372,
 DCL_SPEED_64,
 DCL_SPEED_32,
 DCL_SPEED_16
}DCL_SIM_CARD_SPEED;


typedef struct{
 DCL_SIM_POWER power;
 DCL_SIM_CARD_SPEED speed;
 DCL_SIM_CLK_STOP clock_stop;
 DCL_SIM_APP_PROTOCOL app_proto;
 DCL_SIM_PHY_PROTOCOL phy_proto;
 kal_bool T0_support;
 kal_bool T1_support;
 kal_uint8 hist_index;
 kal_uint8 *ATR;
       kal_bool TAiExist;
    kal_uint8 ATR_length;
    kal_bool isSW6263;
    kal_uint8 TB15;
}DCL_SIM_INFO;
# 188 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
typedef DCL_SIM_STATUS (* DCL_SIM_RST)(DCL_SIM_POWER ExpectVolt, DCL_SIM_POWER *ResultVolt, kal_bool warm, DCL_SIM_HW_CB handle);

typedef DCL_SIM_STATUS_WORD (* DCL_SIM_CMD)(kal_uint8 *txData,kal_uint32 *txSize,kal_uint8 *rxData, kal_uint32 *rxSize, DCL_SIM_HW_CB handle);

typedef void (* DCL_SIM_PWOFF)(DCL_SIM_HW_CB handle);

typedef void (* DCL_SIM_GET_CARD_INFO)(DCL_SIM_INFO *info, DCL_SIM_HW_CB handle);

typedef void (* DCL_SIM_SET_MAX_SPEED)(DCL_SIM_CARD_SPEED speed, DCL_SIM_HW_CB handle);

typedef void (* DCL_SIM_SET_PREFER_PROTOCOL)(DCL_SIM_PHY_PROTOCOL T, DCL_SIM_HW_CB handle);

typedef kal_bool (* DCL_SIM_SET_CLK_STOP_MODE)(DCL_SIM_CLK_STOP mode, DCL_SIM_HW_CB handle);

typedef void (* DCL_SIM_TOUT_TEST)(kal_uint32 toutValue, DCL_SIM_HW_CB handle);

typedef kal_uint32 (* DCL_SIM_ASSIGN_LOGICAL)(kal_uint32 logicalNumber);

typedef DCL_SIM_CARD_SPEED (*DCL_SIM_GAT_CARD_SPEED)(DCL_SIM_HW_CB handle);

typedef DCL_BOOLEAN (*DCL_SIM_QUERY_GET_9000_WHEN_SELECT)(DCL_SIM_HW_CB handle);


typedef void (*DCL_SIM_PLUG_OUT_CALLBACK)(kal_uint32 simIf);

typedef void (*DCL_SIM_PLUG_IN_CALLBACK)(kal_uint32 simIf);




typedef struct
{
 DCL_SIM_RST rst;
 DCL_SIM_CMD cmd;
 DCL_SIM_PWOFF pwOff;
 DCL_SIM_GET_CARD_INFO getCardInfo;
 DCL_SIM_SET_MAX_SPEED setSpeed;
 DCL_SIM_SET_PREFER_PROTOCOL setPreferT;
 DCL_SIM_SET_CLK_STOP_MODE setClockStopMode;
 DCL_SIM_TOUT_TEST toutTest;
 DCL_SIM_ASSIGN_LOGICAL assignLogical;
 DCL_SIM_GAT_CARD_SPEED getCardSpeed;
 DCL_SIM_QUERY_GET_9000_WHEN_SELECT query9000WhenSelect;
}DCL_SIMDriver_t;


typedef enum
{
 SIM_CONFIG_AP_TYPE_PHONE1,
 SIM_CONFIG_AP_TYPE_PHONE2,
 SIM_CONFIG_AP_TYPE_CMMB_SMD,
 SIM_CONFIG_AP_TYPE_PHONE3,
 SIM_CONFIG_AP_TYPE_PHONE4
} DCL_SIM_CONFIG_AP_TYPE;


typedef struct
{
 DCL_SIM_CONFIG_AP_TYPE apType;
    DCL_SIM_PLUG_IN_CALLBACK hotPlugInCb;
 DCL_SIM_PLUG_OUT_CALLBACK hotPlugOutCb;
} SIM_CONFIG_T;
# 299 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
typedef struct
{
 DCL_SIM_POWER ExpectVolt;
 DCL_SIM_POWER *ResultVolt;
 kal_bool warm;
 DCL_SIM_STATUS rstResult;
} SIM_CTRL_RST_T;


typedef struct
{
 kal_uint8 *txData;
 kal_uint32 *txSize;
 kal_uint8 *rxData;
 kal_uint32 *rxSize;
 kal_uint16 *statusWord;
} SIM_CTRL_CMD_T;




typedef struct
{
 DCL_SIM_INFO *info;
} SIM_CTRL_GET_CARD_INFO_T;


typedef struct
{
 DCL_SIM_CARD_SPEED speed;
} SIM_CTRL_SET_MAX_SPEED_T;


typedef struct
{
 DCL_SIM_PHY_PROTOCOL T;
} SIM_CTRL_SET_PREFER_PROTOCOL_T;


typedef struct
{
 DCL_SIM_CLK_STOP mode;
} SIM_CTRL_SET_CLK_STOP_MODE_T;


typedef struct
{
 DCL_UINT32 toutValue;
} SIM_CTRL_TOUT_TEST_T;


typedef struct
{
 DCL_SIM_CARD_SPEED *speed;
} SIM_CTRL_GET_SPEED_T;


typedef struct
{
 DCL_BOOLEAN *got9000;
} SIM_CTRL_QUERY_9000_T;


typedef struct
{
 DCL_BOOLEAN rlt;
} SIM_CTRL_SET_SLT_RLT_T;
# 363 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h" 1
# 342 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
typedef enum
{
 VA12,
 VRTC,
 VMIC,
 VAUDN,
 VAUDP,
 VRF28,
 VRF=VRF28,
 VRF28_1=VRF28,
 VRF28_2,
 VTCXO,
 VTCXO_1=VTCXO,
 VTCXO_2,
 VA25,
 VCAMA,
 VCAMD,
 VCAM_IO,
 VCAM_AF,
 VIO28,
 VUSB,
 VBT,
 VSIM,
 VSIM1 = VSIM,
 VSIM2,
 VIBR,
 VMC,
 VMC1,
 VMCH,
 VCAMA2,
 VCAMD2,
 VFM,
 VM12,
 VM12_1,
 VM12_2,
 VM12_INT,
 VCORE,
 VCORE2,
 VIO18,
 VPA_SW,
 VPROC,
 VRF18,
 VRF18_1=VRF18,
 VRF18_2,
 VRF1,
 VRF2,
 VA28,
 VM,
 VSF,
 VWIFI2V8,
 VWIFI3V3,
 V3GTX,
 V3GRX,
 VGP,
 VGP2,
 VSDIO,
 VDIG,
 VBUS,
 VA1,
 VA2,
 VMIPI,
 VBACKUP,
 PMU_LDO_BUCK_MAX
}PMU_LDO_BUCK_LIST_ENUM;


typedef enum
{
 VPA,
 VPA1=VPA,
 PMU_VPA_MAX
}PMU_VPA_LIST_ENUM;


typedef enum
{
 PMIC_VRF18,
 PMIC_VRF18_1 = PMIC_VRF18,
 PMIC_VRF18_2,
 PMIC_VRF18_MAX
}PMIC_VRF18_LIST_ENUM;


typedef enum
{
 PMIC_VSIM,
 PMIC_VSIM1 = PMIC_VSIM,
 PMIC_VSIM2,
 PMIC_VSIM_MAX
}PMIC_VSIM_LIST_ENUM;


typedef enum
{
 KPLED,
 PMU_KPLED_MAX
}PMU_KPLED_LIST_ENUM;


typedef enum
{
 CHR,
 PMU_CHR_MAX
}PMU_CHR_LIST_ENUM;


typedef enum
{
 STRUP,
 PMU_STRUP_MAX
}PMU_STRUP_LIST_ENUM;


typedef enum
{
 ISINK0,
 ISINK1,
 ISINK2,
 ISINK3,
 ISINK4,
    ISINK5,
 PMU_ISINK_MAX
}PMU_ISINK_LIST_ENUM;


typedef enum
{
 BOOST,
 BOOST1=BOOST,
 BOOST2,
 PMU_BOOST_MAX
}PMU_BOOST_LIST_ENUM;


typedef enum
{
 SPK,
 PMU_SPK_MAX
}PMU_SPK_LIST_ENUM;


typedef enum
{
 LPOSC,
 PMU_LPOSC_MAX
}PMU_LPOSC_LIST_ENUM;


typedef enum
{
 PMU_VOLT_00_000000_V = 0,
 PMU_VOLT_00_100000_V = 100000,
 PMU_VOLT_00_200000_V = 200000,
 PMU_VOLT_00_300000_V = 300000,
 PMU_VOLT_00_400000_V = 400000,
 PMU_VOLT_00_500000_V = 500000,
 PMU_VOLT_00_550000_V = 550000,
 PMU_VOLT_00_600000_V = 600000,
 PMU_VOLT_00_650000_V = 650000,
 PMU_VOLT_00_700000_V = 700000,
 PMU_VOLT_00_725000_V = 725000,
 PMU_VOLT_00_750000_V = 750000,
 PMU_VOLT_00_775000_V = 775000,
 PMU_VOLT_00_800000_V = 800000,
 PMU_VOLT_00_825000_V = 825000,
 PMU_VOLT_00_850000_V = 850000,
 PMU_VOLT_00_875000_V = 875000,
 PMU_VOLT_00_900000_V = 900000,
 PMU_VOLT_00_925000_V = 925000,
 PMU_VOLT_00_950000_V = 950000,
 PMU_VOLT_00_975000_V = 975000,
 PMU_VOLT_01_000000_V = 1000000,
 PMU_VOLT_01_025000_V = 1025000,
 PMU_VOLT_01_050000_V = 1050000,
        PMU_VOLT_01_060000_V = 1060000,
 PMU_VOLT_01_075000_V = 1075000,
 PMU_VOLT_01_100000_V = 1100000,
 PMU_VOLT_01_125000_V = 1125000,
 PMU_VOLT_01_150000_V = 1150000,
 PMU_VOLT_01_175000_V = 1175000,
 PMU_VOLT_01_200000_V = 1200000,
 PMU_VOLT_01_225000_V = 1225000,
 PMU_VOLT_01_250000_V = 1250000,
 PMU_VOLT_01_275000_V = 1275000,
 PMU_VOLT_01_300000_V = 1300000,
 PMU_VOLT_01_325000_V = 1325000,
 PMU_VOLT_01_350000_V = 1350000,
 PMU_VOLT_01_375000_V = 1375000,
 PMU_VOLT_01_400000_V = 1400000,
 PMU_VOLT_01_425000_V = 1425000,
 PMU_VOLT_01_450000_V = 1450000,
 PMU_VOLT_01_475000_V = 1475000,
 PMU_VOLT_01_500000_V = 1500000,
 PMU_VOLT_01_520000_V = 1520000,
 PMU_VOLT_01_525000_V = 1525000,
 PMU_VOLT_01_540000_V = 1540000,
 PMU_VOLT_01_550000_V = 1550000,
 PMU_VOLT_01_560000_V = 1560000,
 PMU_VOLT_01_575000_V = 1575000,
 PMU_VOLT_01_580000_V = 1580000,
 PMU_VOLT_01_600000_V = 1600000,
 PMU_VOLT_01_620000_V = 1620000,
 PMU_VOLT_01_625000_V = 1625000,
 PMU_VOLT_01_640000_V = 1640000,
 PMU_VOLT_01_650000_V = 1650000,
 PMU_VOLT_01_660000_V = 1660000,
 PMU_VOLT_01_675000_V = 1675000,
 PMU_VOLT_01_680000_V = 1680000,
 PMU_VOLT_01_700000_V = 1700000,
 PMU_VOLT_01_720000_V = 1720000,
 PMU_VOLT_01_725000_V = 1725000,
 PMU_VOLT_01_740000_V = 1740000,
 PMU_VOLT_01_750000_V = 1750000,
 PMU_VOLT_01_760000_V = 1760000,
 PMU_VOLT_01_775000_V = 1775000,
 PMU_VOLT_01_780000_V = 1780000,
 PMU_VOLT_01_800000_V = 1800000,
 PMU_VOLT_01_820000_V = 1820000,
 PMU_VOLT_01_825000_V = 1825000,
 PMU_VOLT_01_840000_V = 1840000,
 PMU_VOLT_01_850000_V = 1850000,
 PMU_VOLT_01_860000_V = 1860000,
 PMU_VOLT_01_875000_V = 1875000,
 PMU_VOLT_01_880000_V = 1880000,
 PMU_VOLT_01_900000_V = 1900000,
 PMU_VOLT_01_920000_V = 1920000,
 PMU_VOLT_01_925000_V = 1925000,
 PMU_VOLT_01_940000_V = 1940000,
 PMU_VOLT_01_950000_V = 1950000,
 PMU_VOLT_01_960000_V = 1960000,
 PMU_VOLT_01_975000_V = 1975000,
 PMU_VOLT_01_980000_V = 1980000,
 PMU_VOLT_02_000000_V = 2000000,
 PMU_VOLT_02_020000_V = 2020000,
 PMU_VOLT_02_025000_V = 2025000,
 PMU_VOLT_02_040000_V = 2040000,
 PMU_VOLT_02_050000_V = 2050000,
 PMU_VOLT_02_060000_V = 2060000,
 PMU_VOLT_02_075000_V = 2075000,
 PMU_VOLT_02_080000_V = 2080000,
 PMU_VOLT_02_100000_V = 2100000,
 PMU_VOLT_02_120000_V = 2120000,
 PMU_VOLT_02_125000_V = 2125000,
 PMU_VOLT_02_140000_V = 2140000,
 PMU_VOLT_02_150000_V = 2150000,
 PMU_VOLT_02_175000_V = 2175000,
 PMU_VOLT_02_200000_V = 2200000,
 PMU_VOLT_02_225000_V = 2225000,
 PMU_VOLT_02_250000_V = 2250000,
 PMU_VOLT_02_275000_V = 2275000,
 PMU_VOLT_02_300000_V = 2300000,
 PMU_VOLT_02_350000_V = 2350000,
 PMU_VOLT_02_425000_V = 2425000,
 PMU_VOLT_02_400000_V = 2400000,
 PMU_VOLT_02_450000_V = 2450000,
 PMU_VOLT_02_500000_V = 2500000,
 PMU_VOLT_02_550000_V = 2550000,
 PMU_VOLT_02_575000_V = 2575000,
 PMU_VOLT_02_600000_V = 2600000,
 PMU_VOLT_02_650000_V = 2650000,
 PMU_VOLT_02_700000_V = 2700000,
 PMU_VOLT_02_725000_V = 2725000,
 PMU_VOLT_02_750000_V = 2750000,
 PMU_VOLT_02_760000_V = 2760000,
 PMU_VOLT_02_800000_V = 2800000,
 PMU_VOLT_02_850000_V = 2850000,
 PMU_VOLT_02_875000_V = 2875000,
 PMU_VOLT_02_900000_V = 2900000,
 PMU_VOLT_02_950000_V = 2950000,
 PMU_VOLT_03_000000_V = 3000000,
 PMU_VOLT_03_025000_V = 3025000,
 PMU_VOLT_03_050000_V = 3050000,
 PMU_VOLT_03_100000_V = 3100000,
 PMU_VOLT_03_150000_V = 3150000,
 PMU_VOLT_03_175000_V = 3175000,
 PMU_VOLT_03_200000_V = 3200000,
 PMU_VOLT_03_250000_V = 3250000,
 PMU_VOLT_03_275000_V = 3275000,
 PMU_VOLT_03_300000_V = 3300000,
 PMU_VOLT_03_325000_V = 3325000,
 PMU_VOLT_03_350000_V = 3350000,
 PMU_VOLT_03_400000_V = 3400000,
 PMU_VOLT_03_450000_V = 3450000,
 PMU_VOLT_03_500000_V = 3500000,
 PMU_VOLT_03_550000_V = 3550000,
 PMU_VOLT_03_600000_V = 3600000,
 PMU_VOLT_03_650000_V = 3650000,
 PMU_VOLT_03_800000_V = 3800000,
 PMU_VOLT_03_950000_V = 3950000,
 PMU_VOLT_04_000000_V = 4000000,
 PMU_VOLT_04_012500_V = 4012500,
 PMU_VOLT_04_025000_V = 4025000,
 PMU_VOLT_04_037500_V = 4037500,
 PMU_VOLT_04_050000_V = 4050000,
 PMU_VOLT_04_062500_V = 4062500,
 PMU_VOLT_04_067500_V = 4067500,
 PMU_VOLT_04_075000_V = 4075000,
 PMU_VOLT_04_087500_V = 4087500,
 PMU_VOLT_04_100000_V = 4100000,
 PMU_VOLT_04_112500_V = 4112500,
 PMU_VOLT_04_115000_V = 4115000,
 PMU_VOLT_04_116000_V = 4116000,
 PMU_VOLT_04_125000_V = 4125000,
 PMU_VOLT_04_137500_V = 4137500,
 PMU_VOLT_04_150000_V = 4150000,
 PMU_VOLT_04_162500_V = 4162500,
 PMU_VOLT_04_175000_V = 4175000,
 PMU_VOLT_04_187500_V = 4187500,
 PMU_VOLT_04_200000_V = 4200000,
 PMU_VOLT_04_212500_V = 4212500,
 PMU_VOLT_04_225000_V = 4225000,
 PMU_VOLT_04_237500_V = 4237500,
 PMU_VOLT_04_250000_V = 4250000,
 PMU_VOLT_04_262500_V = 4262500,
 PMU_VOLT_04_275000_V = 4275000,
 PMU_VOLT_04_287500_V = 4287500,
 PMU_VOLT_04_300000_V = 4300000,
 PMU_VOLT_04_325000_V = 4325000,
 PMU_VOLT_04_350000_V = 4350000,
 PMU_VOLT_04_375000_V = 4375000,
 PMU_VOLT_04_400000_V = 4400000,
 PMU_VOLT_04_411500_V = 4411500,
 PMU_VOLT_04_450000_V = 4450000,
 PMU_VOLT_04_500000_V = 4500000,
 PMU_VOLT_04_550000_V = 4550000,
 PMU_VOLT_04_600000_V = 4600000,
 PMU_VOLT_04_700000_V = 4700000,
 PMU_VOLT_04_800000_V = 4800000,
 PMU_VOLT_04_850000_V = 4850000,
 PMU_VOLT_04_950000_V = 4950000,
 PMU_VOLT_05_000000_V = 5000000,
 PMU_VOLT_05_150000_V = 5150000,
 PMU_VOLT_05_250000_V = 5250000,
 PMU_VOLT_05_300000_V = 5300000,
 PMU_VOLT_05_450000_V = 5450000,
 PMU_VOLT_06_000000_V = 6000000,
 PMU_VOLT_06_500000_V = 6500000,
 PMU_VOLT_06_750000_V = 6750000,
 PMU_VOLT_07_000000_V = 7000000,
 PMU_VOLT_07_250000_V = 7250000,
 PMU_VOLT_07_500000_V = 7500000,
 PMU_VOLT_08_000000_V = 8000000,
 PMU_VOLT_08_500000_V = 8500000,
 PMU_VOLT_09_500000_V = 9500000,
 PMU_VOLT_10_000000_V = 10000000,
 PMU_VOLT_10_500000_V = 10500000,
 PMU_VOLT_MAX,
 PMU_VOLT_INVALID

}PMU_VOLTAGE_ENUM;

typedef enum
{
    PMU_VOLT_CAL_MINUS_00_140000_V = -140000,
    PMU_VOLT_CAL_MINUS_00_120000_V = -120000,
    PMU_VOLT_CAL_MINUS_00_100000_V = -100000,
    PMU_VOLT_CAL_MINUS_00_080000_V = -80000,
    PMU_VOLT_CAL_MINUS_00_060000_V = -60000,
    PMU_VOLT_CAL_MINUS_00_040000_V = -40000,
    PMU_VOLT_CAL_MINUS_00_020000_V = -20000,
 PMU_VOLT_CAL_00_000000_V = 0,
 PMU_VOLT_CAL_00_020000_V = 20000,
    PMU_VOLT_CAL_00_040000_V = 40000,
    PMU_VOLT_CAL_00_060000_V = 60000,
    PMU_VOLT_CAL_00_080000_V = 80000,
    PMU_VOLT_CAL_00_100000_V = 100000,
    PMU_VOLT_CAL_00_120000_V = 120000,
    PMU_VOLT_CAL_00_140000_V = 140000,
    PMU_VOLT_CAL_00_160000_V = 160000,
 PMU_VOLT_CAL_MAX,
 PMU_VOLT_CAL_INVALID
} PMU_VOLTAGE_CALIBRATION_ENUM;


typedef enum
{
 PMIC_SPK_VOL_00_00_dB = 0,
 PMIC_SPK_VOL_00_50_dB = 50,
 PMIC_SPK_VOL_01_00_dB = 100,
 PMIC_SPK_VOL_01_50_dB = 150,
 PMIC_SPK_VOL_02_00_dB = 200,
 PMIC_SPK_VOL_02_50_dB = 250,
 PMIC_SPK_VOL_03_00_dB = 300,
 PMIC_SPK_VOL_03_50_dB = 350,
 PMIC_SPK_VOL_04_00_dB = 400,
 PMIC_SPK_VOL_04_50_dB = 450,
 PMIC_SPK_VOL_05_00_dB = 500,
 PMIC_SPK_VOL_05_50_dB = 550,
 PMIC_SPK_VOL_06_00_dB = 600,
 PMIC_SPK_VOL_06_50_dB = 650,
 PMIC_SPK_VOL_07_00_dB = 700,
 PMIC_SPK_VOL_07_50_dB = 750,
 PMIC_SPK_VOL_08_00_dB = 800,
 PMIC_SPK_VOL_08_50_dB = 850,
 PMIC_SPK_VOL_09_00_dB = 900,
 PMIC_SPK_VOL_09_50_dB = 950,
 PMIC_SPK_VOL_10_00_dB = 1000,
 PMIC_SPK_VOL_10_50_dB = 1050,
 PMIC_SPK_VOL_11_00_dB = 1100,
 PMIC_SPK_VOL_11_50_dB = 1150,
 PMIC_SPK_VOL_12_00_dB = 1200,
 PMIC_SPK_VOL_12_50_dB = 1250,
 PMIC_SPK_VOL_13_00_dB = 1300,
 PMIC_SPK_VOL_13_50_dB = 1350,
 PMIC_SPK_VOL_14_00_dB = 1400,
 PMIC_SPK_VOL_14_50_dB = 1450,
 PMIC_SPK_VOL_15_00_dB = 1500,
 PMIC_SPK_VOL_15_50_dB = 1550,
 PMIC_SPK_VOL_16_00_dB = 1600,
 PMIC_SPK_VOL_16_50_dB = 1650,
 PMIC_SPK_VOL_17_00_dB = 1700,
 PMIC_SPK_VOL_17_50_dB = 1750,
 PMIC_SPK_VOL_18_00_dB = 1800,
 PMIC_SPK_VOL_18_50_dB = 1850,
 PMIC_SPK_VOL_19_00_dB = 1900,
 PMIC_SPK_VOL_19_50_dB = 1950,
 PMIC_SPK_VOL_20_00_dB = 2000,
 PMIC_SPK_VOL_20_50_dB = 2050,
 PMIC_SPK_VOL_21_00_dB = 2100,
 PMIC_SPK_VOL_21_50_dB = 2150,
 PMIC_SPK_VOL_22_00_dB = 2200,
 PMIC_SPK_VOL_22_50_dB = 2250,
 PMIC_SPK_VOL_23_00_dB = 2300,
 PMIC_SPK_VOL_23_50_dB = 2350,
 PMIC_SPK_VOL_24_00_dB = 2400,
 PMIC_SPK_VOL_24_50_dB = 2450,
 PMIC_SPK_VOL_MAX = 9900,

 PMU_SPK_VOL_00_00_dB = 0,
 PMU_SPK_VOL_00_50_dB = 50,
 PMU_SPK_VOL_01_00_dB = 100,
 PMU_SPK_VOL_01_50_dB = 150,
 PMU_SPK_VOL_02_00_dB = 200,
 PMU_SPK_VOL_02_50_dB = 250,
 PMU_SPK_VOL_03_00_dB = 300,
 PMU_SPK_VOL_03_50_dB = 350,
 PMU_SPK_VOL_04_00_dB = 400,
 PMU_SPK_VOL_04_50_dB = 450,
 PMU_SPK_VOL_05_00_dB = 500,
 PMU_SPK_VOL_05_50_dB = 550,
 PMU_SPK_VOL_06_00_dB = 600,
 PMU_SPK_VOL_06_50_dB = 650,
 PMU_SPK_VOL_07_00_dB = 700,
 PMU_SPK_VOL_07_50_dB = 750,
 PMU_SPK_VOL_08_00_dB = 800,
 PMU_SPK_VOL_08_50_dB = 850,
 PMU_SPK_VOL_09_00_dB = 900,
 PMU_SPK_VOL_09_50_dB = 950,
 PMU_SPK_VOL_10_00_dB = 1000,
 PMU_SPK_VOL_10_50_dB = 1050,
 PMU_SPK_VOL_11_00_dB = 1100,
 PMU_SPK_VOL_11_50_dB = 1150,
 PMU_SPK_VOL_12_00_dB = 1200,
 PMU_SPK_VOL_12_50_dB = 1250,
 PMU_SPK_VOL_13_00_dB = 1300,
 PMU_SPK_VOL_13_50_dB = 1350,
 PMU_SPK_VOL_14_00_dB = 1400,
 PMU_SPK_VOL_14_50_dB = 1450,
 PMU_SPK_VOL_15_00_dB = 1500,
 PMU_SPK_VOL_15_50_dB = 1550,
 PMU_SPK_VOL_16_00_dB = 1600,
 PMU_SPK_VOL_16_50_dB = 1650,
 PMU_SPK_VOL_17_00_dB = 1700,
 PMU_SPK_VOL_17_50_dB = 1750,
 PMU_SPK_VOL_18_00_dB = 1800,
 PMU_SPK_VOL_18_50_dB = 1850,
 PMU_SPK_VOL_19_00_dB = 1900,
 PMU_SPK_VOL_19_50_dB = 1950,
 PMU_SPK_VOL_20_00_dB = 2000,
 PMU_SPK_VOL_20_50_dB = 2050,
 PMU_SPK_VOL_21_00_dB = 2100,
 PMU_SPK_VOL_21_50_dB = 2150,
 PMU_SPK_VOL_22_00_dB = 2200,
 PMU_SPK_VOL_22_50_dB = 2250,
 PMU_SPK_VOL_23_00_dB = 2300,
 PMU_SPK_VOL_23_50_dB = 2350,
 PMU_SPK_VOL_24_00_dB = 2400,
 PMU_SPK_VOL_24_50_dB = 2450,
 PMU_SPK_VOL_MAX = 9900
}PMU_SPK_VOL_ENUM;


typedef enum
{
 PMU_CHARGE_CURRENT_0_00_MA = 0,
 PMU_CHARGE_CURRENT_50_00_MA = 5000,
 PMU_CHARGE_CURRENT_62_50_MA = 6250,
 PMU_CHARGE_CURRENT_70_00_MA = 7000,
 PMU_CHARGE_CURRENT_75_00_MA = 7500,
 PMU_CHARGE_CURRENT_87_50_MA = 8750,
 PMU_CHARGE_CURRENT_100_00_MA = 10000,
 PMU_CHARGE_CURRENT_150_00_MA = 15000,
 PMU_CHARGE_CURRENT_200_00_MA = 20000,
 PMU_CHARGE_CURRENT_225_00_MA = 22500,
 PMU_CHARGE_CURRENT_250_00_MA = 25000,
 PMU_CHARGE_CURRENT_300_00_MA = 30000,
 PMU_CHARGE_CURRENT_350_00_MA = 35000,
 PMU_CHARGE_CURRENT_400_00_MA = 40000,
 PMU_CHARGE_CURRENT_425_00_MA = 42500,
 PMU_CHARGE_CURRENT_450_00_MA = 45000,
 PMU_CHARGE_CURRENT_500_00_MA = 50000,
 PMU_CHARGE_CURRENT_550_00_MA = 55000,
 PMU_CHARGE_CURRENT_600_00_MA = 60000,
 PMU_CHARGE_CURRENT_650_00_MA = 65000,
 PMU_CHARGE_CURRENT_700_00_MA = 70000,
 PMU_CHARGE_CURRENT_750_00_MA = 75000,
 PMU_CHARGE_CURRENT_800_00_MA = 80000,
 PMU_CHARGE_CURRENT_850_00_MA = 85000,
 PMU_CHARGE_CURRENT_900_00_MA = 90000,
 PMU_CHARGE_CURRENT_950_00_MA = 95000,
 PMU_CHARGE_CURRENT_1000_00_MA = 100000,
 PMU_CHARGE_CURRENT_1200_00_MA = 120000,
 PMU_CHARGE_CURRENT_1500_00_MA = 150000,
 PMU_CHARGE_CURRENT_1800_00_MA = 180000,
 PMU_CHARGE_CURRENT_2000_00_MA = 200000,
 PMU_CHARGE_CURRENT_MAX
}PMU_CHR_CURRENT_ENUM;



typedef enum
{
 PMU_VPA0,
 PMU_VPA1,
 PMU_VPA2,
 PMU_VPA3,
 PMU_VPA4,
 PMU_VPA5,
 PMU_VPA6,
 PMU_VPA7
}PMU_VPA_ENUM;


typedef enum
{
 ENABLE_WITH_SRCLKEN = 0,
 ENABLE_LDO_BUCK_EN_REGISTER = 1
}PMU_ON_SEL_ENUM;


typedef enum
{
    SW_CONTROL = 0,
    SRCLKEN_CONTROL = 1
}PMIC_ON_SEL_ENUM;


typedef enum
{
    SW_CONTROL_BY_REG = 0,
    HW_CONTROL = 1
}PMIC_ON_CTRL_ENUM;
# 910 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
typedef enum
{
    SRCLKEN_IN0 = 0,
    SRCLKEN_IN1,
 SRCLKEN_IN0_OR_SRCLKEN_IN1,
 SRCLKEN_IN0_AND_SRCLKEN_IN1
}PMU_SRCLKEN_SEL_ENUM;
# 932 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
typedef enum
{
    SRCLKEN_IN0_SEL = 0,
    SRCLKEN_IN1_SEL,
    SRCLKEN_IN0_OR_SRCLKEN_IN1_SEL,
    SRCLKEN_IN0_AND_SRCLKEN_IN1_SEL
}PMIC_SIGNAL_SEL_ENUM;
# 951 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
typedef enum
{
 DEFAULT_LOCAL_SENSE= 0,
 REMOTE_SENSE = 1
}PMU_RS_ENUM;


typedef enum
{
 KPLED_PWM_MODE = 0,
 KPLED_REGISTER_CTRL_MODE = 1
}PMU_CTRL_KPLED_MODE_ENUM;


typedef enum
{
 LDO_EN_SEL_BY_CONTROLLER = 0,
 LDO_EN_SEL_BY_LDO_CON,
 LDO_EN_SEL_MAX = 0xFF
}PMU_CTRL_LDO_CTRL_MODE_ENUM;


typedef enum
{
 BUCK_MODE = 0,
 LDO_MODE
}PMU_CTRL_BUCK_LDO_CTRL_MODE_ENUM;


typedef enum
{
 AUTO_MODE = 0,
 FORCE_PWM_MODE
}PMU_CTRL_BUCK_LDO_CTRL_MODESET_ENUM;

typedef enum
{
 HW_ENABLE = 0,
 SW_ENABLE
}PMU_CTRL_STB_SIO_CTRL_MODE_ENUM;


typedef enum
{
 KPLED_SEL_1_SWITCH = 0,
 KPLED_SEL_2_SWITCH = 1,
 KPLED_SEL_3_SWITCH = 2,
 KPLED_SEL_4_SWITCH = 3,
 KPLED_SEL_5_SWITCH = 4,
 KPLED_SEL_6_SWITCH = 5,
 KPLED_SEL_7_SWITCH = 6,
 KPLED_SEL_8_SWITCH = 7
}PMU_CTRL_KPLED_SEL_ENUM;


typedef enum
{
 FLASHLED_PWM_MODE = 0,
 FLASHLED_REGISTER_CTRL_MODE = 1
}PMU_CTRL_FLASHLED_MODE_ENUM;


typedef enum
{
 FLASHLED_SEL_1_SWITCH = 0,
 FLASHLED_SEL_2_SWITCH = 1,
 FLASHLED_SEL_3_SWITCH = 2,
 FLASHLED_SEL_4_SWITCH = 3,
 FLASHLED_SEL_5_SWITCH = 4,
 FLASHLED_SEL_6_SWITCH = 5,
 FLASHLED_SEL_7_SWITCH = 6,
 FLASHLED_SEL_8_SWITCH = 7
}PMU_CTRL_FLASHLED_SEL_ENUM;


typedef enum
{
 PMU_CHR_WDT_TD_4SEC = 40,
 PMU_CHR_WDT_TD_8SEC = 80,
 PMU_CHR_WDT_TD_16SEC = 160,
 PMU_CHR_WDT_TD_32SEC = 320,
 PMU_CHR_WDT_TD_128SEC = 1280,
 PMU_CHR_WDT_TD_256SEC = 2560,
 PMU_CHR_WDT_TD_512SEC = 5120,
 PMU_CHR_WDT_TD_1024SEC = 10240,
 PMU_CHR_WDT_TD_3000SEC = 30000
}PMU_CHR_WDT_TD_ENUM;


typedef enum
{
 ISINK_PWM_MODE = 0,
 ISINK_REGISTER_CTRL_MODE = 1
}PMU_CTRL_ISINK_MODE_ENUM;


typedef enum
{
 ISINK_STEP_04_MA = 4,
 ISINK_STEP_05_MA = 5,
 ISINK_STEP_08_MA = 8,
 ISINK_STEP_10_MA = 10,
 ISINK_STEP_12_MA = 12,
 ISINK_STEP_15_MA = 15,
 ISINK_STEP_16_MA = 16,
 ISINK_STEP_20_MA = 20,
 ISINK_STEP_24_MA = 24
}PMU_CTRL_ISINK_STEP_ENUM;


typedef enum{
 SPK_CLASS_D_MODE = 0,
 SPK_CLASS_AB_MODE
}PMU_CTRL_SPK_MODE_ENUM;


typedef enum{
 SPK_SLEW_RATE_2_OVER_4 = 0,
 SPK_SLEW_RATE_1_OVER_4,
 SPK_SLEW_RATE_4_OVER_4,
 SPK_SLEW_RATE_3_OVER_4
}PMU_CTRL_SPK_SLEW_RATE_ENUM;


typedef enum{
 SPK_N = 0,
 SPK_P,
}PMU_CTRL_SPK_CALI_PATH_ENUM;


typedef enum{
 PMU_CTRL_STEP1,
 PMU_CTRL_STEP2,
 PMU_CTRL_STEP3,
 PMU_CTRL_STEP4
}PMU_CTRL_STEP_ENUM;


typedef enum
{
 PMIC_MT_6320 = 0x6320,
 PMIC_MT_6323 = 0x6323,
 PMIC_MT_6325 = 0x6325,
 PMIC_MT_6328 = 0x6328,
  PMIC_MT_6329 = 0x6329,
  PMIC_MT_6331 = 0x6331,
 PMIC_MT_6332 = 0x6332,
 PMIC_MT_6339 = 0x6339,
 PMIC_CHIP_MAX
}PMIC_CHIP_LIST_ENUM;

typedef enum
{
 PMIC_ECO_E1 = 0,
 PMIC_ECO_E2,
 PMIC_ECO_E3,
 PMIC_ECO_E4,
 PMIC_ECO_E5,
 PMIC_ECO_E6,
 PMIC_ECO_E7,
 PMIC_ECO_E8,
 PMIC_ECO_E9,
 PMIC_ECO_E10,
}PMU_CTRL_PMIC_ECO_VERSION_ENUM;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_GET_EN_STATUS;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN mode;
}PMU_CTRL_LDO_BUCK_GET_QI_MODE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_EN_FORCE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_THER_SHDN_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_LDO_BUCK_SET_VOLTAGE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_VOLTAGE_ENUM sleepVoltage;
}PMU_CTRL_LDO_BUCK_SET_SLEEP_VOLTAGE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_LDO_BUCK_SET_VOLTAGE_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_RS_ENUM rs;
}PMU_CTRL_LDO_BUCK_SET_RS;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 thresholdIdx;
}PMU_CTRL_LDO_BUCK_SET_BURST_THRESHOLD;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 currentLimitIdx;
}PMU_CTRL_LDO_BUCK_SET_CURRENT_LIMIT;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 biasCurrentCalibrationCode;
}PMU_CTRL_LDO_BUCK_SET_BIAS_CURRENT_CALIBRATION_CODE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 voltageCalibrationCode;
}PMU_CTRL_LDO_BUCK_SET_VOLTAGE_CALIBRATION_CODE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 delayTimeIdx;
}PMU_CTRL_LDO_BUCK_SET_STB_TD;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_UINT16 deglitchTimeIdx;
}PMU_CTRL_LDO_BUCK_SET_OC_TD;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_OCFB_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_OC_AUTO_OFF;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_ON_SEL_ENUM onSel;
}PMU_CTRL_LDO_BUCK_SET_ON_SEL;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_SRCLKEN_SEL_ENUM SrclkenSel;
}PMU_CTRL_LDO_BUCK_SET_SRCLKEN_SEL;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMIC_SIGNAL_SEL_ENUM sel;
}PMU_CTRL_LDO_BUCK_SET_SRCLK_EN_SEL;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_STB_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_NDIS_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_VSIM_GPLDO_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_VSIM2_GPLDO_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_SIM2_GPIO_EN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_CCI_SRCLKEN;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN status;
}PMU_CTRL_LDO_BUCK_GET_OC_STATUS;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN status;
}PMU_CTRL_LDO_BUCK_GET_QI_OC_STATUS;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    DCL_BOOLEAN oc_int_en;
}PMU_CTRL_LDO_BUCK_SET_OC_INT_EN;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
}PMU_CTRL_LDO_BUCK_CLEAR_OC_FLAG;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    DCL_BOOLEAN oc_flag;
}PMU_CTRL_LDO_BUCK_GET_OC_FLAG;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    const DCL_UINT32 *pVals;
    DCL_UINT8 size;
}PMU_CTRL_LDO_BUCK_GET_VOLTAGE_LIST;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_SET_LP_MODE_SET;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMIC_ON_SEL_ENUM onSel;
}PMU_CTRL_LDO_BUCK_SET_LP_SEL;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    DCL_BOOLEAN enable;
}PMU_CTRL_LDO_BUCK_GET_LP_MODE;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    PMIC_ON_CTRL_ENUM mode;
}PMU_CTRL_LDO_BUCK_SET_ON_CTRL;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    PMU_CTRL_BUCK_LDO_CTRL_MODESET_ENUM mode;
}PMU_CTRL_LDO_BUCK_SET_MODESET;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    PMIC_ON_CTRL_ENUM mode;
}PMU_CTRL_LDO_BUCK_SET_EN_CTRL;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    PMIC_SIGNAL_SEL_ENUM sel;
}PMU_CTRL_LDO_BUCK_SET_EN_SEL;


typedef struct
{
    PMU_LDO_BUCK_LIST_ENUM mod;
    PMIC_SIGNAL_SEL_ENUM sel;
}PMU_CTRL_LDO_BUCK_SET_SRCLK_MODE_SEL;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
 PMU_VOLTAGE_CALIBRATION_ENUM voltage;
}PMU_CTRL_LDO_SET_CAL;


typedef struct
{
 PMU_VPA_LIST_ENUM vpa;
 DCL_BOOLEAN enable;
}PMU_CTRL_VPA_SET_VOSEL_MAP_EN;


typedef struct
{
 PMU_VPA_LIST_ENUM vpa;
 DCL_BOOLEAN enable;
}PMU_CTRL_VPA_SET_EN;


typedef struct
{
 PMU_VOLTAGE_ENUM voltage;
 PMU_VPA_ENUM vpaIdx;
 PMU_VPA_LIST_ENUM vpa;
}PMU_CTRL_VPA_SET_VOLTAGE;


typedef struct
{
 DCL_BOOLEAN byPASEL;
}PMU_CTRL_VPA_CTRL_SEL;


typedef struct
{
 const DCL_UINT32 *pVoltageList;
 DCL_UINT32 number;
}PMU_CTRL_VPA_GET_VOLTAGE_LIST;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_VPA_SET_BAT_LOW;


typedef struct
{
 PMU_VPA_LIST_ENUM vpa;
 DCL_BOOLEAN enable;
}PMU_CTRL_VPA_SET_FPWM;


typedef struct
{
        PMU_VPA_ENUM table_entry;
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_VPA_SET_VOLTAGE_SELECTION_TABLE;



typedef struct
{
        PMU_VPA_ENUM table_entry;
}PMU_CTRL_VPA_SET_MAP_SEL;


typedef struct
{
 DCL_UINT16 duty;
}PMU_CTRL_VIBR_SET_DIMMING_ON_DUTY;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_VRF18_SET_FPWM;


typedef struct
{
    PMIC_VRF18_LIST_ENUM vrf18Idx;
 DCL_BOOLEAN enable;
}PMU_CTRL_VRF18_SET_MODESET;


typedef struct
{
    PMIC_VRF18_LIST_ENUM vrf18Idx;
 PMU_CTRL_BUCK_LDO_CTRL_MODE_ENUM mode;
}PMU_CTRL_VRF18_SET_BUCK_LDO_MODE;


typedef struct
{
    DCL_UINT16 regval;
}PMU_CTRL_VRF1_SET_MODESET_CKPDN_SET;


typedef struct
{
    DCL_UINT16 regval;
}PMU_CTRL_VRF1_SET_MODESET_CKPDN_CLR;


typedef struct
{
    DCL_UINT16 regval;
}PMU_CTRL_VRF1_GET_MODESET_CKPDN;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_SIMLS_SET_SRST_CONF;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_SIMLS_SET_SCLK_CONF;


typedef struct
{
    DCL_UINT32 regval;
}PMU_CTRL_SIMLS_SET_TDSEL;


typedef struct
{
    DCL_UINT32 regval;
}PMU_CTRL_SIMAP_SET_TDSEL;


typedef struct
{
    DCL_UINT32 regval;
}PMU_CTRL_SIMLS_SET_RDSEL;


typedef struct
{
    DCL_UINT32 regval;
}PMU_CTRL_SIMAP_SET_RDSEL;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_OCTL_SET_SIM_AP_SRST;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_OCTL_SET_SIM_AP_SCLK;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_OCTL_SET_SIMLS_SRST;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    DCL_UINT32 regval;
}PMU_CTRL_OCTL_SET_SIMLS_SCLK;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
    PMU_CTRL_STB_SIO_CTRL_MODE_ENUM mode;
}PMU_CTRL_SIM_SET_STB_SIO_MODE;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
}PMU_CTRL_SIMRST_SET_GPIO_SET;


typedef struct
{
    PMIC_VSIM_LIST_ENUM vsimIdx;
}PMU_CTRL_SIMRST_SET_GPIO_CLR;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_BOOLEAN enable;
 PMU_CTRL_STEP_ENUM step;
}PMU_CTRL_SPK_SET_EN;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 PMU_CTRL_SPK_MODE_ENUM mode;
}PMU_CTRL_SPK_SET_MODE;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_UINT16 mode;
}PMU_CTRL_SPK_GET_MODE;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 PMU_CTRL_SPK_MODE_ENUM mode;
}PMU_CTRL_SPK_SET_SLEW_RATE;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_BOOLEAN enable;
}PMU_CTRL_SPK_SET_OC_AUTO_OFF;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_UINT16 volValue;
}PMU_CTRL_SPK_SET_VOL_VALUE;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_UINT16 volValue;
}PMU_CTRL_SPK_GET_VOL_VALUE;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 PMU_SPK_VOL_ENUM dbm;
}PMU_CTRL_SPK_GET_VOL;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 PMU_SPK_VOL_ENUM dbm;
}PMU_CTRL_SPK_SET_VOL;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 DCL_BOOLEAN enable;
}PMU_CTRL_SPK_SET_CALIBR_EN;


typedef struct
{
 PMU_SPK_LIST_ENUM spk;
 PMU_CTRL_SPK_CALI_PATH_ENUM path;
}PMU_CTRL_SPK_SET_CALIBR_SEL;


typedef enum
{
 BL_VBOOST_VOLTAGE_CONTROLLER_MODE=0,
 BL_VBOOST_CURRENT_CONVERTER_MODE=1,
 BL_ISINK_MODE=2,
 BL_MODE_1=0,
 BL_MODE_2=1,
 BL_MODE_3=2,
 BL_MODE0=0,
 BL_MODE1=1,
 BL_MODE2=2,
 BL_MODE3=3,
 BL_MODE_NUM
}PMU_CTRL_BL_MODE_ENUM;


typedef struct
{
 PMU_CTRL_BL_MODE_ENUM blMode;
}PMU_CTRL_BL_SET_INIT;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_BL_SET_EN;


typedef struct
{
    DCL_UINT32 blSupportLevel;
}PMU_CTRL_BL_GET_SUPPORT_LEVEL;


typedef struct
{
    DCL_UINT32 blUsePwmQuery;
}PMU_CTRL_BL_GET_USE_PWM_QUERY;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_FLASHLED_SET_EN;


typedef struct
{
 PMU_CTRL_FLASHLED_MODE_ENUM mode;
}PMU_CTRL_FLASHLED_SET_MODE;


typedef struct
{
 PMU_CTRL_FLASHLED_SEL_ENUM sel;
}PMU_CTRL_FLASHLED_SET_SEL;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_KPLED_SET_EN;


typedef struct
{
 PMU_CTRL_KPLED_MODE_ENUM mode;
}PMU_CTRL_KPLED_SET_MODE;


typedef struct
{
 PMU_CTRL_KPLED_SEL_ENUM sel;
}PMU_CTRL_KPLED_SET_SEL;


typedef struct
{
 DCL_UINT16 div;
}PMU_CTRL_KPLED_SET_FREQUENCY_DIVISION;


typedef struct
{
 DCL_UINT16 duty;
}PMU_CTRL_KPLED_SET_DIMMING_ON_DUTY;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_ADC_MEASURE_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CSDAC_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CHR_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CHR_FORCE_EN;


typedef struct
{
 PMU_CHR_CURRENT_ENUM current;
}PMU_CTRL_CHR_GET_CHR_CURRENT;


typedef struct
{
 const DCL_UINT32 *pCurrentList;
 DCL_UINT32 number;
}PMU_CTRL_CHR_GET_CHR_CURRENT_LIST;


typedef struct
{
 PMU_CHR_CURRENT_ENUM current;
}PMU_CTRL_CHR_SET_CHR_CURRENT;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_GET_CHR_DET_STATUS;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_GET_CV_DETECTION_STATUS;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CV_DETECTION_EN;


typedef struct
{
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_CHR_SET_CV_DETECTION_VOLTAGE;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_GET_IS_BATTERY_ON;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_GET_IS_CHR_VALID;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_WDT_INT_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_WDT_EN;


typedef struct
{
 PMU_CHR_WDT_TD_ENUM secs;
}PMU_CTRL_CHR_SET_WDT_TIMER;


typedef struct
{
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_CHR_SET_HV_DETECTION_VOLTAGE;


typedef struct
{
 const DCL_UINT32 *pVoltageList;
 DCL_UINT32 number;
}PMU_CTRL_CHR_GET_HV_DETECTION_VOLTAGE_LIST;


typedef struct
{
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_CHR_SET_VBAT_OV_DETECTION_VOLTAGE;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_BAT_HT_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_OTG_BVALID_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_BC11_PULLUP_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CV_MODE;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_CSDAC_MODE;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_TRACKING_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_HWCV_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_CHR_SET_ULC_DET_EN;


typedef struct
{
 DCL_UINT16 debounceTime;
}PMU_CTRL_CHR_SET_LOW_ICH_DB;


typedef struct
{
 DCL_INT32 vbat;
}PMU_CTRL_CHR_SET_VBAT_CV_CALIBRATION;


typedef struct
{
 DCL_BOOLEAN vbat_cc_det;
}PMU_CTRL_CHR_GET_CC_DET;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 DCL_BOOLEAN enable;
}PMU_CTRL_BOOST_SET_EN;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 DCL_BOOLEAN currentLimit;
}PMU_CTRL_BOOST_SET_CURRENT_LIMIT;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 DCL_BOOLEAN clkCal;
}PMU_CTRL_BOOST_SET_CLK_CAL;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 DCL_BOOLEAN enable;
}PMU_CTRL_BOOST_SET_SYNC_EN;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 PMU_VOLTAGE_ENUM voltage;
}PMU_CTRL_BOOST_SET_VOLTAGE;


typedef struct
{
 PMU_BOOST_LIST_ENUM boost;
 DCL_UINT16 level;
}PMU_CTRL_BOOST_SET_LEVEL;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 DCL_BOOLEAN enable;
}PMU_CTRL_ISINK_SET_EN;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 PMU_CTRL_ISINK_MODE_ENUM mode;
}PMU_CTRL_ISINK_SET_MODE;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 PMU_CTRL_ISINK_STEP_ENUM step;
}PMU_CTRL_ISINK_SET_STEP;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 DCL_BOOLEAN forceOff;
}PMU_CTRL_ISINK_SET_FORCE_OFF;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 DCL_UINT16 duty;
}PMU_CTRL_ISINK_SET_DIMMING_ON_DUTY;


typedef struct
{
 PMU_ISINK_LIST_ENUM isink;
 DCL_UINT16 div;
}PMU_CTRL_ISINK_SET_FREQUENCY_DIVISION;


typedef struct
{
    DCL_BOOLEAN enable;

}PMU_CTRL_ADC_SET_RQST;


typedef struct
{
    DCL_BOOLEAN enable;

}PMU_CTRL_ADC_CLR_RQST;


typedef struct
{
    DCL_BOOLEAN status;
}PMU_CTRL_ADC_GET_RDY_MD;


typedef struct
{
    DCL_UINT32 data;
}PMU_CTRL_ADC_GET_OUT_MD;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_MISC_SET_BLED_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_MISC_SET_RLED_EN;


typedef struct
{
 DCL_BOOLEAN enable;
}PMU_CTRL_MISC_SET_GLED_EN;


typedef struct
{
 DCL_UINT32 cid_value;
}PMU_CTRL_MISC_GET_CID;


typedef struct
{
 DCL_UINT32 eco_version;
}PMU_CTRL_MISC_GET_ECO_VERSION;



typedef struct
{
    PMIC_CHIP_LIST_ENUM chip_name;
 DCL_UINT32 version;
}PMU_CTRL_MISC_GET_HW_VERSION;


typedef struct
{
 DCL_UINT32 offset;
 DCL_UINT16 value;
}PMU_CTRL_MISC_SET_REGISTER_VALUE;


typedef struct
{
 DCL_UINT32 offset;
 DCL_UINT16 value;
}PMU_CTRL_MISC_GET_REGISTER_VALUE;


typedef struct
{
 PMU_LDO_BUCK_LIST_ENUM mod;
}PMU_CTRL_LDO_BUCK_CTRL;
# 366 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h" 1
# 130 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
typedef enum{
 PWRKEYPWRON = 0,
 CHRPWRON = 1,
 RTCPWRON = 2,
 CHRPWROFF = 3,
 WDTRESET = 4,
 ABNRESET = 5,
 USBPWRON = 6,
 USBPWRON_WDT = 7,
 PRECHRPWRON = 8,
 UNKNOWN_PWRON = 0xF9
}PW_CTRL_POWER_ON_REASON;

typedef enum{
  PWR_FACTOR_POWER_KEY = 0,
 PWR_FACTOR_CHARGER_IN,
  PWR_FACTOR_USB_IN,
  PWR_FACTOR_RTC_EXPIRE,
  PWR_FACTOR_WDT_RESET,
  PWR_FACTOR_NORMAL_RESET_FLG,
  PWR_FACTOR_CHRPWRON_FLG,
  PWR_FACTOR_USBMS_PWRON_FLG,
  PWR_FACTOR_RTCPWRON_FLG,
  PWR_FACTOR_PRECHRPWRON_FLG,
  PWR_FACTOR_SWITCH2IDLE_FLG,
  PWR_FACTOR_SWITCH2CHR_FLG,
  PWR_FACTOR_SWITCH2USB_FLG,
  PWR_FACTOR_MAX
}pwr_factor_enum;

typedef enum{
    PWR_FACTOR_BL_POWER_KEY = 0x1,
    PWR_FACTOR_BL_CABLE_IN = 0x2,
    PWR_FACTOR_BL_RTC_EXPIRE = 0x4,
    PWR_FACTOR_BL_NORMAL_RESET_FLG = 0x8,
    PWR_FACTOR_BL_CHRPWRON_FLG = 0x10,
    PWR_FACTOR_BL_USBMS_PWRON_FLG = 0x20,
    PWR_FACTOR_BL_RTCPWRON_FLG = 0x40,
    PWR_FACTOR_BL_FACTORY_FLG = 0x80,
    PWR_FACTOR_BL_MAX
}pw_factor_bl_enum;

typedef struct
{
 DCL_BOOLEAN val;
} PW_CTRL_IS_USB_BOOT;

typedef struct
{
 PW_CTRL_POWER_ON_REASON powerOnReason;
} PW_CTRL_SET_POWERON_REASON;

typedef struct
{
 PW_CTRL_POWER_ON_REASON powerOnReason;
} PW_CTRL_GET_POWERON_REASON;
# 369 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h" 1
# 122 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
typedef enum
{
   PW_AC_CHR=0,
   PW_USB_CHR,
   PW_AC_NON_STD_CHR,
   PW_USB_CHARGING_HOST_CHR,
   PW_NO_CHR
}CHR_DET_TYPE_ENUM;


typedef struct
{
 CHR_DET_TYPE_ENUM Chr_det_type;
}CHR_DET_CTRL_QUERY_IS_CHR_IN_BY_PW;


typedef struct
{
 CHR_DET_TYPE_ENUM Chr_det_type;
}CHR_DET_CTRL_QUERY_CHR_TYPE;

typedef struct
{
 void (*usb_det_hisr)(void);
}CHR_DET_CTRL_REGISTER_USB_HISR;
# 194 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
typedef enum
{
 CHR_DET_EINT_OWNER_USB = 0x01,
 CHR_DET_EINT_OWNER_BMT = 0x02,
 USB_DET_EINT_OWNER_FORCE_UNMASK = 0x80
}CHR_DET_EINT_OWNER;


typedef struct
{
 CHR_DET_TYPE_ENUM (*pw_is_charger_usb_det)(void);
 void (*pw_is_charger_usb_det_eint)(void);
 void (*usb_det_hisr)(void);
}CHR_USB_DET_MGR_T;
# 372 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2





# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim_gpio.h" 1
# 74 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim_gpio.h"
typedef enum{
   MT6306_SIM_GPIO1 = 0,
   MT6306_SIM_GPIO2,
   MT6306_SIM_GPIO3,
   MT6306_SIM_GPIO4,
   MT6306_SIM_GPIO5,
   MT6306_SIM_GPIO6,
   MT6306_SIM_GPIO7,
   MT6306_SIM_GPIO8,
   MT6306_SIM_GPIO9,
   MT6306_SIM_GPIO10,
   MT6306_SIM_GPIO11,
   MT6306_SIM_GPIO12,
   MT6306_SIM_GPI13,
   MT6306_SIM_GPI14,
   MT6306_SIM_GPI15,
   MT6306_SIM_GPI16,
   MT6306_SIM_GPI17,
   MT6306_SIM_GPI18,
}DCL_SIMGPIO_PIN_DEF;
# 132 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim_gpio.h"
typedef struct
{
   DCL_UINT8 u1IOData;
} SIMGPIO_CTRL_READ_T;


typedef struct
{
   DCL_UINT8 u1IOData;
} SIMGPIO_CTRL_WRITE_T;


typedef struct
{
   DCL_UINT16 u2Dir;
} SIMGPIO_CTRL_SET_DIR_T;


typedef struct
{
   kal_bool on;
   kal_uint8 volt;
} SIMGPIO_CTRL_TRUN_ON_POWER;
# 378 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h" 1
# 120 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h"
typedef struct
{
    DCL_BOOLEAN f32k_is_xosc32;
}F32K_CLK_CTRL_F32K_IS_XOSC32_T;

typedef struct
{
    DCL_UINT16 eosc32_cali_val;
}F32K_CLK_CTRL_EOSC32_CALI_VAL_T;
# 381 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h" 1
# 178 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
typedef struct
{
 kal_uint32 u4Baud;
 kal_uint8 u1DataBits;
 kal_uint8 u1StopBits;
 kal_uint8 u1Parity;
} IDC_CTRL_DCB_CONFIG_T;



typedef struct
{
 kal_uint32 baudrate;
} IDC_CTRL_BAUDRATE_T;


typedef struct
{
 kal_uint8 rx_threshold;
} IDC_CTRL_SET_FIFO_TRIGGER_T;



typedef struct
{
 kal_bool start;
 kal_uint8 priority;
 kal_uint8 priority_bit_en;
 kal_uint8 pattern;
 kal_uint8 pattern_bit_en;
} IDC_CTRL_PM_CONFIG_T;


typedef struct
{
 kal_uint8 data[2];
 kal_uint16 offset;
} IDC_EVENT_T;

typedef struct
{
 kal_uint8 schedule_num;
 kal_uint8 num_event;
 IDC_EVENT_T schedule_event[20];
} IDC_CTRL_SCHEDULE_EVENT_T;


typedef struct
{
 kal_uint8 schedule_num;
 kal_uint32 base_time;
} IDC_CTRL_SCHEDULE_START_T;


typedef struct
{
 kal_uint8 schedule_num;
 kal_uint32 bitmap;
} IDC_CTRL_STOP_EVENT_T;


typedef struct
{
 UART_buffer dir;
} IDC_CTRL_PURGE_T;


typedef struct
{
 kal_uint32 schedule_status[2];
} IDC_CTRL_GET_SCHEDULE_STATUS_T;


typedef struct
{
 kal_bool send_out;
} IDC_CTRL_CHECK_EVENT_SEND_OUT_T;


typedef enum
{
 IDC_INTERNAL_PIN,
 IDC_EXTERNAL_PIN,
} IDC_PIN_MODE_T;

typedef struct
{
 IDC_PIN_MODE_T pin_mode;
} IDC_CTRL_PIN_CONFIG_T;
# 300 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
typedef struct
{
 kal_bool idc;
 kal_bool gpio;
 kal_bool uart;
} IDC_SUPPORT_T;
# 384 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 397 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
typedef DCL_INT32 DCL_STATUS;
typedef enum
{
   STATUS_OK = 0,
   STATUS_FAIL = -1,
   STATUS_INVALID_CMD = -2,
   STATUS_UNSUPPORTED = -3,
   STATUS_NOT_OPENED = -4,
   STATUS_INVALID_EVENT = -5,
   STATUS_INVALID_DCL_HANDLE = -6,
   STATUS_INVALID_CTRL_DATA = -7,
   STATUS_INVALID_CONFIGURATION = -8,
   STATUS_INVALID_ARGUMENT = -9,
   STATUS_ERROR_TIMEOUT = -10,
   STATUS_ERROR_CRCERROR = -11,
   STATUS_ERROR_READONLY = -12,
   STATUS_ERROR_WRONG_STATE = -13,
   STATUS_INVALID_DEVICE = -14,
   STATUS_ALREADY_OPENED = -15,
   STATUS_SET_VFIFO_FAIL = -16,
   STATUS_INVALID_OPERATION = -17,
   STATUS_DEVICE_NOT_EXIST = -18,


   STATUS_DEVICE_NOT_SUPPORT_DMA = -19,
   STATUS_DEVICE_IS_BUSY = -20,
   STATUS_ACKERR = -21,
   STATUS_HS_NACKERR = -22,

   STATUS_BUFFER_EMPTY = 1
} DCL_STATUS_T;




typedef DCL_UINT16 DCL_DEV;
typedef enum
{

   DCL_UART_GROUP_START = 0,
   uart_port1=0x00, uart_port2, uart_port3, uart_port_usb, uart_port_usb2, uart_port_usb3, uart_port_usb4, uart_port_usb5, uart_port_dhl_sp_expt, uart_port_dhl_ctrl_sp_expt, uart_port_dhl_sp, uart_port_dhl_ccci = uart_port_dhl_sp, uart_port_ccci_start = uart_port_dhl_ccci, uart_port_dhl_ctrl_sp, uart_port_tst_ccci = uart_port_dhl_ctrl_sp, uart_port_at_ccci, uart_port_gps_ccci, uart_port_sim_ccci, uart_port_dhl2_ccci, uart_port_ccci_end = uart_port_dhl2_ccci, start_of_virtual_port, end_of_virtual_port = (((((5 + 1) * ((2))) + 0 + 2 + 1 + 0 )) + start_of_virtual_port), uart_port_mini_log, uart_port_dual_talk, uart_port_modis, uart_max_port, uart_port_null = 99,


   DCL_GPIO_GROUP_START = 0x100,
   DCL_GPIO,
   DCL_GPO,
   DCL_GPIO_CLK,


   DCL_GPT_GROUP_START = 0x200,
   DCL_GPT_CB,
   DCL_GPT_CB2,
   DCL_GPT_BusyWait,
   DCL_GPT_FreeRUN3,
   DCL_GPT_FreeRUN4,
   DCL_GPT_DEBUG,
   DCL_XGPT,
   DCL_GPT_CB_MS,
   DCL_GPT_CRITICAL_CB_MS,
# 466 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   DCL_PWM_GROUP_END = 0x400,
   DCL_REST_GROUP_START = DCL_PWM_GROUP_END,

   DCL_BMT_GROUP_START = 0x500,
   DCL_BMT,


   DCL_PFC_GROUP_START = 0x600,
   DCL_PFC,


   DCL_RTC_GROUP_START = 0x700,
   DCL_RTC,


   DCL_ADC_GROUP_START = 0x800,
   DCL_ADC,


   DCL_PMU_GROUP_START = 0x900,
   DCL_PMU,


   DCL_PW_GROUP_START = 0xA00,
   DCL_PW,


   DCL_CHR_USB_DET_GROUP_START = 0xB00,
   DCL_CHR_USB_DET,






   DCL_KBD_GROUP_START = 0xD00,
   DCL_KBD,
# 520 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   DCL_WDT_GROUP_START = 0x1100,
   DCL_WDT,






   DCL_USB_GROUP_START = 0x1300,
   DCL_USB,


   DCL_SIM_GROUP_START = 0x1400,
   DCL_SIM,






   DCL_MS_GROUP_START = 0x1600,
   DCL_MS,


   DCL_SDIO_GROUP_START = 0x1700,
   DCL_SDIO,


   DCL_ONEW_GROUP_START = 0x1800,
   DCL_ONEW,


   DCL_HDQ_GROUP_START = 0x1900,
   DCL_HDQ,






   DCL_SIM_GPIO_GROUP_START = 0x1B00,
   DCL_SIM_GPIO,


   DCL_SIM_GPI_GROUP_START = 0x1C00,
   DCL_SIM_GPI,


   DCL_F32K_CLK_GROUP_START = 0x1D00,
   DCL_F32K_CLK,


   DCL_IDC_GROUP_START = 0x1E00,
   DCL_IDC

} DCL_DEV_T;




typedef DCL_UINT32 DCL_FLAGS;
typedef enum
{
   FLAGS_NONE = 0,
   FLAGS_END
} DCL_FLAGS_T;





typedef DCL_UINT32 DCL_OPTIONS;
typedef enum
{
   OPTIONS_NONE = 0,

   GPT_OPTIONS_START = OPTIONS_NONE,
  


   GPIO_OPTIONS_START = 0x100,
  


   ADC_OPTIONS_START = 0x200,
  


   WDT_OPTIONS_START = 0x300,
  


   BMT_OPTIONS_START = 0x400,
  


   PFC_OPTIONS_START = 0x500,
  


   RTC_OPTIONS_START = 0x600,
  
# 638 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   USB_DRV_OPTIONS_START = 0xA00,
  
# 654 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   PMU_OPTIONS_START = 0xE00,
  


   PW_OPTIONS_START = 0xF00,
  


   CHR_DET_OPTIONS_START = 0x1000,
  






   F32K_CLK_OPTIONS_START = 0x4000,
  


   IDC_OPTIONS_START = 0x5000,
  

   OPTIONS_MAX
} DCL_OPTIONS_T;




typedef DCL_INT32 DCL_HANDLE;







typedef DCL_UINT8 DCL_BUFF;
typedef DCL_UINT32 DCL_BUFF_LEN;




typedef union
{





  



  



  



  



  
# 734 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
  
# 750 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
  



  



  



   SIM_CONFIG_T rSimConfig;
# 774 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
  



  

} DCL_CONFIGURE_T;





typedef DCL_UINT32 DCL_EVENT;
typedef enum
{
   EVENT_NULL = 0,


   GPT_EVENTS_START = EVENT_NULL,
   EVENT_HGPT_TIMEOUT = 0x1,



   GPIO_EVENTS_START = 0x100,
  



   BMT_EVENTS_START = 0x200,
  



   PFC_EVENTS_START = 0x300,
  



   RTC_EVENTS_START = 0x400,
   EVENT_RTC_ALARM = 0x00000001, EVENT_RTC_TC = 0x00000002,



   WDT_EVENTS_START = 0x500,
   EVENT_WDT_TIMEOUT = 0x00000001,



   ADC_EVENTS_START = 0x600,
  
# 839 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   KBDH_EVENTS_START = 0x900,
   DCL_EVENT_HKBD_STATUS_CHANGE = 0x01, DCL_EVENT_HKBD_EX_STATUS_CHANGE = 0X02, DCL_EVENT_HKBD_MAX = 0XFF,
# 849 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   USB_DRV_EVENTS_START = 0xB00,
  
# 869 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   PMU_EVENTS_START = 0xF00,
  



   PW_EVENTS_START = 0x1000,
  



   CHR_DET_EVENTS_START = 0x1100,
  
# 889 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   F32K_CLK_EVENTS_START = 0x1300,
  



   IDC_EVENTS_START = 0x1400,
  

   EVENT_END
} DCL_EVENT_T;




typedef void (*PFN_DCL_CALLBACK)(DCL_EVENT event);







typedef DCL_UINT32 DCL_CTRL_CMD;
typedef enum
{
   CMDS_START = 0,



   GPIO_CMDS_START = CMDS_START,
   GPIO_CMD_READ, GPIO_CMD_WRITE_LOW, GPIO_CMD_WRITE_HIGH, GPIO_CMD_SET_MODE_0, GPIO_CMD_SET_MODE_1, GPIO_CMD_SET_MODE_2, GPIO_CMD_SET_MODE_3, GPIO_CMD_SET_MODE_4, GPIO_CMD_SET_MODE_5, GPIO_CMD_SET_MODE_6, GPIO_CMD_SET_MODE_7, GPIO_CMD_SET_MODE_8, GPIO_CMD_SET_DIR_OUT, GPIO_CMD_SET_DIR_IN, GPIO_CMD_RETURN_MODE, GPIO_CMD_RETURN_DIR, GPIO_CMD_RETURN_OUT, GPIO_CMD_ENABLE_PULL, GPIO_CMD_DISABLE_PULL, GPIO_CMD_SET_PULL_HIGH, GPIO_CMD_SET_PULL_LOW, GPIO_CMD_SET_DINV, GPIO_CMD_SET_DEBUG, GPIO_CMD_SET_CLK_OUT, GPIO_CMD_SET_CLK_DIV, GPIO_CMD_SET_OWNERSHIP_TO_MD, GPIO_CMD_SET_OWNERSHIP_TO_AP, GPIO_CMD_SET_DRIVE, GPIO_CMD_RETURN_DRIVE, GPIO_CMD_RETURN_OWNERSHIP, GPO_CMD_RETURN_MODE, GPO_CMD_RETURN_OUT, GPO_CMD_WRITE_HIGH, GPO_CMD_WRITE_LOW, GPO_CMD_MODE_SET_0, GPO_CMD_MODE_SET_1, GPO_CMD_MODE_SET_2, GPO_CMD_MODE_SET_3, GPIO_CMD_SET_DIR_OUT_NO_IRQ_MASK, GPIO_CMD_SET_DIR_IN_NO_IRQ_MASK, GPIO_CMD_WRITE_HIGH_NO_IRQ_MASK, GPIO_CMD_WRITE_LOW_NO_IRQ_MASK, GPIO_CMD_READ_NO_IRQ_MASK, GPIO_CMD_WRITE_FOR_SPI, GPIO_CMD_GET_AP_PIN,



   UART_CMDS_START = 0x100,
   SIO_CMD_INIT = 0x00, SIO_CMD_OPEN, SIO_CMD_CLOSE, SIO_CMD_GET_BYTES, SIO_CMD_PUT_BYTES, SIO_CMD_GET_RX_AVAIL, SIO_CMD_GET_TX_AVAIL, SIO_CMD_PUT_ISR_BYTES, SIO_CMD_GET_ISR_TX_AVAIL, SIO_CMD_PURGE, SIO_CMD_SET_OWNER, SIO_CMD_SET_FLOW_CTRL, SIO_CMD_CONFIG_ESCAPE, SIO_CMD_SET_DCB_CONFIG, SIO_CMD_CTRL_DCD, SIO_CMD_CTRL_BREAK, SIO_CMD_CLR_RX_BUF, SIO_CMD_CLR_TX_BUF, SIO_CMD_SET_BAUDRATE, SIO_CMD_SEND_ISR_DATA, SIO_CMD_SEND_DATA, SIO_CMD_GET_OWNER_ID, SIO_CMD_SET_AUTOBAUD_DIV, SIO_CMD_REG_TX_CB, SIO_CMD_REG_RX_CB, SIO_CMD_GET_UART_BYTE, SIO_CMD_PUT_UART_BYTE, SIO_CMD_PUT_UART_BYTES, SIO_CMD_READ_DCB_CONFIG, SIO_CMD_CTRL_RI, SIO_CMD_GET_ESCAPE_INFO, SIO_CMD_CTRL_DTR, SIO_CMD_READ_HW_STATUS, SIO_CMD_GET_UART_BYTE_WITH_TIMEOUT, UART_CMD_UART_START = 0x100, UART_CMD_SET_FIFO_TRIGGER, UART_CMD_POWER_ON, UART_CMD_CHECK_TX_BUF_EMPTY, UART_CMD_CHECK_TX_SEND_OUT, UART_CMD_GET_TX_BUF_SIZE, UART_CMD_SLEEP_TX_ENABLE, UART_CMD_CTRL_SLEEP_MODE, UART_CMD_SWITCH_PORT, UART_CMD_BOOTUP_INIT, UART_CMD_BOOT_PUTBYTES, UART_CMD_LOOPBACK, UART_CMD_ASSERT_WAIT_SEND_OUT, UART_CMD_CTRL_USE_VFIFO, UART_CMD_GET_FLOW_CONTROL, UART_CMD_REG_DEF_CB, UART_CMD_BMT_PUT_BYTES, UART_CMD_RECHANDLER_VFIFO, UART_CMD_TRXHANDLER_VFIFO, UART_CMD_RECTIMEOUTHANDLE, UART_CMD_CTRL_TX_DMA, UART_CMD_GET_MAX_BAUDRATE, UART_CMD_UART_END, USB_CMD_UART_START = 0x200, USB_CMD_IS_CDCACM, USB_CMD_HIGH_SPEED_IF_ENABLE, USB_CMD_REG_TX_CB, USB_CMD_TX_DATA_STATUS, USB_CMD_SEND_DATA, USB_CMD_GET_DATA, USB_CMD_SEND_ISR_DATA, USB_CMD_CTRL_SEND_DATA, USB_CMD_CTRL_GET_DATA, USB_CMD_HALT, USB_CMD_FT_PORT, USB_CMD_ACM_RING_BUFF_THRESHOLD_EN, USB_CMD_USB2UART_TX_DMA_CBK, USB_CMD_BOOT_PUTBYTES, USB_CMD_IS_CDCACM_ACTIVE, USB_CMD_UART_END, TTY_CMD_UART_START = 0x300, TTY_CMD_GET_CHUNK_SIZE, TTY_CMD_ASSIGN_RX_IOR, TTY_CMD_NEED_TX_DONE_CB, TTY_CMD_GET_DRV_STATE, TTY_CMD_PUT_BYTES_IOR, TTY_CMD_PUT_BYTES_IOR_LIGHT, TTY_CMD_GET_MTU_SIZE, TTY_CMD_SET_INDICATION, TTY_CMD_UART_END, TTY_CMD_EXCEPTION_START = 0x400, TTY_CMD_EXCEPTION_RESET, TTY_CMD_EXCEPTION_HIF_INIT, TTY_CMD_EXCEPTION_CLEAR_CHANNEL, TTY_CMD_EXCEPTION_TX_GPD, TTY_CMD_EXCEPTION_TX_DONE_INFO, TTY_CMD_EXCEPTION_HIF_STATE, TTY_CMD_EXCEPTION_ASSIGN_RX_GPD, TTY_CMD_EXCEPTION_GET_RX_GPD, TTY_CMD_EXCEPTION_HIF_POLL, TTY_CMD_EXCEPTION_HIF_RESET_LINK, TTY_CMD_EXCEPTION_FLUSH_TX, TTY_CMD_EXCEPTION_FLUSH_RX, TTY_CMD_EXCEPTION_END,



   GPT_CMDS_START = 0x200,
   SGPT_CMD_START, SGPT_CMD_STOP, SGPT_CMD_BUSYWAIT, SGPT2_CMD_START, SGPT2_CMD_STOP, SGPT2_CMD_SET_COUNTVALUE, SGPT2_CMD_REGISTERCALLBACK, SGPT2_CMD_SET_CLK, FGPT_CMD_START, FGPT_CMD_STOP, FGPT_CMD_RETURN_COUNT,




   ADC_CMDS_START = 0x300,
   ADC_CMD_CREATE_OBJECT, ADC_CMD_MODIFY_PARAM, ADC_CMD_START_MEASURE, ADC_CMD_STOP_MEASURE, ADC_CMD_SET_TIMER_PAGE_ALIGN, ADC_CMD_REGISTER_MEASURE_CB, ADC_CMD_REGISTER_COMPLETE_CB, ADC_CMD_GET_CHANNEL, ADC_CMD_SCHE_ID_GET_HANDLE, ADC_CMD_TRANSFORM_INTO_VOLT, ADC_CMD_TRANSFORM_INTO_TEMP, ADC_CMD_TRANSFORM_INTO_CURR, ADC_CMD_GET_SCHEDULER_PARAMETER, ADC_CMD_SET_CALIBRATION_DATA, ADC_CMD_READ_CALIBRATION_DATA, ADC_CMD_READ_CALIBRATION_INFORM_IN_USBBOOT, ADC_CMD_SET_MULTI_CHANNEL_READ,

   HADC_CMDS_START = 0x400,
   ADC_CMD_IMM_MEASURE, ADC_CMD_SYNC_MEASURE, ADC_CMD_TDMA_SYNC_SETUP, ADC_CMD_POWER, ADC_CMD_GET_DATA_2_META, ADC_CMD_GET_DATA, ADC_CMD_GET_META_DATA, ADC_CMD_GET_MAX_PHYSICAL_CH, ADC_CMD_GET_IMM_DATA_ON_BOOTING, ADC_CMD_GET_TEMP, ADC_CMD_GET_PHYSICAL_CHANNEL,



   WDT_CMDS_START = 0x500,
   WDT_CMD_ENABLE , WDT_CMD_SET_EXT_POL, WDT_CMD_SET_EXT_RESET, WDT_CMD_SET_VALUE, WDT_CMD_RESTART, WDT_CMD_DRV_RESET, WDT_CMD_ABN_RESET, WDT_CMD_IRQ, WDT_CMD_GET_RSTINTERVAL, WDT_CMD_ENABLE_DEBUG,



   BMT_CMDS_START = 0x600,
   BMT_CMD_CALLSTATE, BMT_CMD_CHARGE, BMT_CMD_GET_CUSTOMIZED_PARA, BMT_CMD_SET_EXT_CHARGER, BMT_CMD_INITIALIZE, BMT_CMD_IS_BAT_ON, BMT_CMD_SENDMES2UEM, BMT_CMD_SET_CHR_STATUS, BMT_CMD_VBATINHISR, BMT_CMD_WDT_INIT,



   PFC_CMDS_START = 0x700,
   PFC_CMD_RESET, PFC_CMD_SET_CONFIG, PFC_CMD_ENCODE, PFC_CMD_DECODE, PFC_CMD_DEQUEUE, PFC_CMD_RELOAD_RX,



   RTC_CMDS_START = 0x800,
   RTC_CMD_BOOTLOADER_POWERON, RTC_CMD_CLEAR_PDN_BITS, RTC_CMD_CONFIG_AL_TC, RTC_CMD_DELAY, RTC_CMD_FT_POWEROFF, RTC_CMD_GET_ALARM_TIME, RTC_CMD_GET_TIME, RTC_CMD_GPIO_GET_INPUT, RTC_CMD_GPIO_SET_EXPORT_32K, RTC_CMD_GPIO_SET_EXPORT_COREDETB, RTC_CMD_GPIO_SET_INPUT_MODE, RTC_CMD_GPIO_SET_OUTPUT_MODE, RTC_CMD_HW_INIT, RTC_CMD_INIT, RTC_CMD_INIT_TC_AL_INTR, RTC_CMD_IS_CONFIG_VALID, RTC_CMD_IS_FIRST_ON, RTC_CMD_IS_MS_FIRSTPOWERON, RTC_CMD_IS_TIME_VALID, RTC_CMD_PWIC_CHECK_POWERON, RTC_CMD_PWIC_FIRST_POWERON_INIT_RTCTIME, RTC_CMD_PWIC_MASK_AL, RTC_CMD_PWIC_POWEROFF_RTC_INIT, RTC_CMD_PWIC_POWERON_RTC_INIT, RTC_CMD_READ_PDN_BITS, RTC_CMD_READ_SPAR, RTC_CMD_READ_XOSC_REG, RTC_CMD_RELOAD, RTC_CMD_SET_ALARM_TIME, RTC_CMD_SET_FIRST_POWERON, RTC_CMD_SET_PDN_BITS, RTC_CMD_SET_PWR_KEY, RTC_CMD_SET_TIME, RTC_CMD_SETBBPU, RTC_CMD_SETXOSC, RTC_CMD_START_CALI, RTC_CMD_WAIT_DEBOUNCE, RTC_CMD_WRITE_PDN_BITS, RTC_CMD_WRITE_SPAR, RTC_CMD_WRITE_TRIGGER, RTC_CMD_WRITE_TRIGGER_WAIT, RTC_CMD_WRITE_XOSC_REG, RTC_CMD_PROT_UNLOCK, RTC_CMD_REGISTER_MODULE_TO_SEND_RTCTIME, RTC_CMD_WRITE_OSC32CON_REG,
# 974 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   KBDH_CMDS_START = 0xB00,
   HKBD_CMD_GET_KEY_NUMBER, HKBD_CMD_GET_KEY_STA_MAP, HKBD_CMD_GET_KEY_STATUS, HKBD_CMD_GET_POWER_KEY_STATUS,


   KBD_CMDS_START = 0xC00,
   KBD_CMD_SET_LONG_PRESS_TIME, KBD_CMD_SET_REPEAT_PRESS_TIME, KBD_CMD_SET_DETECTION_MODE, KBD_CMD_GET_KEY_DATA, KBD_CMD_PEEK_KEY_DATA, KBD_CMD_GET_DETECTION_MODE, KBD_CMD_CTRL_KEY_SUPPORT, KBD_CMD_CTRL_KEY_MULTIPLE, KBD_CMD_GET_KEY_EVENT_CNT, KBD_CMD_PUT_KEY_DATA, KBD_CMD_FIND_TWO_STEP,
# 1002 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   SDIO_CMDS_START = 0x1100,
   SDIO_CTRL_CMD_REG_WR, SDIO_CTRL_CMD_REG_WR_ISR, SDIO_CTRL_CMD_DATA_WR, SDIO_CTRL_CMD_REG_RD, SDIO_CTRL_CMD_DATA_RD, SDIO_CTRL_CMD_CHECK_INTR, SDIO_CTRL_CMD_ENABLE_INTR, SDIO_CTRL_CMD_INIT, SDIO_CTRL_CMD_ABORT, SDIO_CTRL_CMD_SW_RST, SDIO_CTRL_CMD_QUERY_BLK_SIZE, SDIO_CTRL_CMD_SET_BLK_SIZE, SDIO_CTRL_CMD_GET_BLK_SIZE, SDIO_CTRL_CMD_ENABLE_IO, SDIO_CTRL_CMD_SET_BUS_WIDTH, SDIO_CTRL_CMD_GET_CCCR, SDIO_CTRL_CMD_GET_FBR, SDIO_CTRL_CMD_CMD52_READ, SDIO_CTRL_CMD_CMD52_WRITE, SDIO_CTRL_CMD_CMD52_WRITE_READ, SDIO_CTRL_CMD_CMD53_READ, SDIO_CTRL_CMD_CMD53_WRITE, SDIO_CTRL_CMD_MCUDMA_READ, SDIO_CTRL_CMD_MCUDMA_WRITE, SDIO_CTRL_CMD_CLKPADRED_READ, SDIO_CTRL_CMD_CLKPADRED_WRITE, SDIO_CTRL_CMD_FORCEMCU_READ, SDIO_CTRL_CMD_FORCEMCU_WRITE, SDIO_CTRL_CMD_GETCLK, SDIO_CTRL_CMD_SETCLK,



   USB_DRV_CMDS_START = 0x1300,
   USB_DRV_CMD_INIT_DRV_INFO = 0, USB_DRV_CMD_RESET_DRV_INFO, USB_DRV_CMD_REGISTER_DRV_INFO, USB_DRV_CMD_SET_UNMASK_IRQ, USB_DRV_CMD_GET_UNMASK_IRQ, USB_DRV_CMD_GET_EP_STALL_STATUS, USB_DRV_CMD_DRV_CREATE_ISR, USB_DRV_CMD_DRV_ACTIVATE_ISR, USB_DRV_CMD_DMA_DRV_CREATE_ISR, USB_DRV_CMD_DMA_DRV_ACTIVATE_ISR, USB_DRV_CMD_PDN_ENABLE, USB_DRV_CMD_DP_PULL_UP, USB_DRV_CMD_SET_DISCON_STATUS, USB_DRV_CMD_RESET_DRV, USB_DRV_CMD_INITIALIZE_DRV_PHASE_1, USB_DRV_CMD_INITIALIZE_DRV_PHASE_2, USB_DRV_CMD_RELEASE_DRV, USB_DRV_CMD_SET_ADDRESS, USB_DRV_CMD_GET_FRAME_COUNT, USB_DRV_CMD_TXEP_INIT, USB_DRV_CMD_RXEP_INIT, USB_DRV_CMD_TXEP_EN, USB_DRV_CMD_TXEP_DIS, USB_DRV_CMD_RXEP_EN, USB_DRV_CMD_RXEP_DIS, USB_DRV_CMD_CONFIG_TXEP_TYPE, USB_DRV_CMD_CONFIG_RXEP_TYPE, USB_DRV_CMD_TXEP_CLEAR_DATATOG, USB_DRV_CMD_RxEP_CLEAR_DATATOG, USB_DRV_CMD_TXEP_USAGE, USB_DRV_CMD_RXEP_USAGE, USB_DRV_CMD_TXEP_PK_SIZE, USB_DRV_CMD_RXEP_PK_SIZE, USB_DRV_CMD_EPFIFO_READ, USB_DRV_CMD_EPFIFO_WRITE, USB_DRV_CMD_CTRLEPSTALL, USB_DRV_CMD_GET_EP0_STATUS, USB_DRV_CMD_UPDATE_EP0_STATE, USB_DRV_CMD_GET_EP0_PKT_LEN, USB_DRV_CMD_TXEP_READY, USB_DRV_CMD_GET_RXEP_PKT_LEN, USB_DRV_CMD_RXEP_READY, USB_DRV_CMD_IS_TXEP_EMPTY, USB_DRV_CMD_IS_RXEP_EMPTY, USB_DRV_CMD_CLEAR_TXEP_FIFO, USB_DRV_CMD_CLEAR_RXEP_FIFO, USB_DRV_CMD_GET_DMA_CHANNEL, USB_DRV_CMD_STOP_DMA_CHANNEL, USB_DRV_CMD_FREE_DMA_CHANNEL, USB_DRV_CMD_DMA_SETUP, USB_DRV_CMD_GET_DMA_RUN_STATUS, USB_DRV_CMD_SET_DMA_RUN_STATUS, USB_DRV_CMD_ENABLE_DMA_TIMER, USB_DRV_CMD_CHECK_DMA_TIME_OUT, USB_DRV_CMD_GET_DMA_REAL_COUNT, USB_DRV_CMD_SET_DMA_LIMITER, USB_DRV_CMD_SWITCH_DMA_BURST_MODE, USB_DRV_CMD_REGISTER_DMA_CHANNEL, USB_DRV_CMD_SET_DMA_BURST_MODE, USB_DRV_CMD_USB_IS_HIGH_SPEED, USB_DRV_CMD_ENTER_TESTMODE, USB_DRV_CMD_RESET_FIFO, USB_DRV_CMD_IS_FIFO_Not_Empty, USB_DRV_CMD_IS_SUSPEND_POWER_STATUS, USB_DRV_CMD_POLLING_TX_DONE, USB_DRV_CMD_POLLING_RX_DATA, USB_DRV_CMD_CLR_RXEP_ISR, USB_DRV_CMD_GET_RXEP_ISR_STATUS, USB_DRV_CMD_GET_TX_ISR_STATUS, USB_DRV_CMD_PHY_ENABLE, USB_DRV_CMD_PHY_DISABLE, USB_DRV_CMD_USB_UART_SHARE, USB_DRV_CMD_USBDL_UPDATE_USB_DL_MODE, USB_DRV_CMD_USBDL_IS_USB_DL_MODE, USB_DRV_CMD_DEBUG_INFO, USB_DRV_CMD_DUMP, USB_DRV_CMD_GET_TOTAL_FIFO_SIZE, USB_DRV_CMD_GET_IP_VERSION, USB_DRV_CMD_CHECK_IC_DMA_LIMIT_CAPABILITY, USB_DRV_CMD_CHECK_IC_UART_SHARE_PAD_CAPABILITY, USB_DRV_CMD_USBDL_IS_USB_FAST_META_MODE, USB_DRV_CMD_SET_MENU_CONFIG, USB_DRV_CMD_GET_MENU_CONFIG, USB_CLASS_CMD_START = 0x1000, USB_VIDEO_CLASS_START = 0x1001, USB_Video_CMD_Set_Default_JPEG_Max_Size, USB_Video_CMD_Complete_Still_Buffer, USB_Video_CMD_Complete_Video_Buffer, USB_Video_CMD_Get_Still_Buffer, USB_Video_CMD_Get_Video_Buffer, USB_VIDEO_CLASS_END = 0x10FF, USB_IMAGE_CLASS_START = 0x1100, USB_IMAGE_MTP_CMD_GET_DESCRIPTION_STRING_1_PTR, USB_IMAGE_MTP_CMD_GET_DESCRIPTION_STRING_2_PTR, USB_IMAGE_CLASS_END = 0x11FF,
# 1027 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   SIM_CMDS_START = 0x1700,
   SIM_CTRL_CMD_BASE, SIM_CTRL_CMD_RST = 0, SIM_CTRL_CMD_CMD, SIM_CTRL_CMD_PWOFF, SIM_CTRL_CMD_GET_CARD_INFO, SIM_CTRL_CMD_SET_SPEED, SIM_CTRL_CMD_SET_PREFER_PROTOCOL, SIM_CTRL_CMD_SET_CLK_STOP_MODE, SIM_CTRL_CMD_TOUT_TEST, SIM_CTRL_CMD_GET_SPEED, SIM_CTRL_CMD_QUERY_9000_ON_SELECT, SIM_CTRL_CMD_SET_SLT_RLT, SIM_CTRL_CMD_MAX_VALUE, SIM_CTRL_CMD_DUMMY_END = SIM_CTRL_CMD_BASE + SIM_CTRL_CMD_MAX_VALUE,



   PMU_CMDS_START = 0x1800,
   LDO_BUCK_SET_CMDS_START = 0, LDO_BUCK_CTRL, LDO_BUCK_SET_EN, LDO_BUCK_GET_EN_STATUS, LDO_BUCK_GET_QI_MODE, LDO_BUCK_SET_EN_FORCE, LDO_BUCK_SET_VOLTAGE, LDO_BUCK_SET_VOLTAGE_EN, LDO_BUCK_SET_SLEEP_VOLTAGE, LDO_BUCK_SET_BURST_THRESHOLD = 500, LDO_BUCK_SET_CURRENT_LIMIT, LDO_BUCK_SET_VOLTAGE_CALIBRATION_CODE, LDO_BUCK_SET_BIAS_CURRENT_CALIBRATION_CODE, LDO_BUCK_SET_STB_EN, LDO_BUCK_SET_OC_AUTO_OFF, LDO_BUCK_SET_RS, LDO_BUCK_SET_ON_SEL, LDO_BUCK_SET_SRCLKEN_SEL, LDO_BUCK_SET_STB_TD, LDO_BUCK_SET_NDIS_EN, LDO_BUCK_SET_OC_TD, LDO_BUCK_SET_OCFB_EN, LDO_BUCK_SET_VSIM_GPLDO_EN, LDO_BUCK_SET_VSIM2_GPLDO_EN, LDO_BUCK_SET_SIM2_GPIO_EN, LDO_BUCK_SET_CCI_SRCLKEN, LDO_BUCK_GET_OC_STATUS, LDO_BUCK_GET_QI_OC_STATUS, LDO_BUCK_SET_OC_INT_EN, LDO_BUCK_CLEAR_OC_FLAG, LDO_BUCK_GET_OC_FLAG, LDO_BUCK_GET_VOLTAGE_LIST, LDO_BUCK_SET_THER_SHDN_EN, LDO_BUCK_SET_LP_MODE_SET, LDO_BUCK_GET_LP_MODE, LDO_BUCK_SET_LP_SEL, LDO_BUCK_SET_ON_CTRL, LDO_BUCK_SET_MODESET, LDO_BUCK_SET_EN_CTRL, LDO_BUCK_SET_SRCLK_MODE_SEL, LDO_BUCK_SET_SRCLK_EN_SEL, LDO_BUCK_SET_EN_SEL, LDO_SET_CAL, LDO_BUCK_SET_CMDS_END, VIBR_SET_DIMMING_ON_DUTY = 900, VPA_SET_VOLTAGE = 1000, VPA_SET_VOSEL_MAP_EN, VPA_SET_EN, VPA_CTRL_SEL, VPA_GET_VOLTAGE_LIST, VPA_SET_BAT_LOW, VPA_SET_FPWM, VPA_SET_VOLTAGE_SELECTION_TABLE, VPA_SET_MAP_SEL, VRF18_SET_FPWM, VRF18_SET_MODESET, VRF18_2_SET_FPWM, VRF18_SET_BUCK_LDO_MODE, VRF1_SET_MODESET_CKPDN_SET, VRF1_SET_MODESET_CKPDN_CLR, VRF1_GET_MODESET_CKPDN, SIMLS_SET_SRST_CONF, SIMLS_SET_SCLK_CONF, SIMLS_SET_TDSEL, SIMAP_SET_TDSEL, SIMLS_SET_RDSEL, SIMAP_SET_RDSEL, SIM_SET_STB_SIO_MODE, SIMRST_SET_GPIO_SET, SIMRST_SET_GPIO_CLR, OCTL_SET_SIM_AP_SRST, OCTL_SET_SIM_AP_SCLK, OCTL_SET_SIMLS_SRST, OCTL_SET_SIMLS_SCLK, SPK_SET_EN = 2000, SPK_SET_MODE, SPK_GET_MODE, SPK_SET_OC_AUTO_OFF, SPK_SET_VOL_VALUE, SPK_GET_VOL_VALUE, SPK_SET_VOL, SPK_GET_VOL, SPK_SET_SLEW_RATE, SPK_SET_CALIBR_EN, SPK_SET_CALIBR_SEL, KPLED_SET_EN = 3000, KPLED_SET_MODE, KPLED_SET_SEL, KPLED_SET_FREQUENCY_DIVISION, KPLED_SET_DIMMING_ON_DUTY, FLASHLED_SET_EN = 4000, FLASHLED_SET_MODE, FLASHLED_SET_SEL, BL_SET_INIT = 5000, BL_SET_EN, BL_GET_SUPPORT_LEVEL, BL_GET_USE_PWM_QUERY, BOOST_SET_EN = 6000, BOOST_SET_CURRENT_LIMIT, BOOST_SET_CLK_CAL, BOOST_SET_SYNC_EN, BOOST_SET_VOLTAGE, BOOST_SET_LEVEL, ISINK_SET_EN = 7000, ISINK_SET_MODE, ISINK_SET_STEP, ISINK_SET_FORCE_OFF, ISINK_SET_CHANNEL, ISINK_SET_DIMMING_ON_DUTY, ISINK_SET_FREQUENCY_DIVISION, CHR_SET_ADC_MEASURE_EN = 8000, CHR_SET_WDT_CLEAR, CHR_SET_WDT_TIMER, CHR_SET_WDT_INT_EN, CHR_SET_WDT_EN, CHR_SET_CHR_EN, CHR_SET_CHR_FORCE_EN, CHR_GET_CHR_DET_STATUS, CHR_GET_CHR_CURRENT, CHR_GET_CHR_CURRENT_LIST, CHR_SET_CHR_CURRENT, CHR_GET_CV_DETECTION_STATUS, CHR_SET_CV_DETECTION_EN, CHR_SET_CV_DETECTION_VOLTAGE, CHR_SET_CV_DETECTION_VOLTAGE_CALIBRATION, CHR_SET_CSDAC_EN, CHR_GET_IS_BATTERY_ON, CHR_GET_IS_CHR_VALID, CHR_SET_HV_DETECTION_VOLTAGE, CHR_GET_HV_DETECTION_VOLTAGE_LIST, CHR_SET_VBAT_OV_DETECTION_VOLTAGE, CHR_SET_BAT_HT_EN, CHR_SET_OTG_BVALID_EN, CHR_SET_CV_MODE, CHR_SET_CSDAC_MODE, CHR_SET_TRACKING_EN, CHR_SET_HWCV_EN, CHR_SET_ULC_DET_EN, CHR_SET_LOW_ICH_DB, CHR_SET_CHARGE_WITHOUT_BATTERY, CHR_SET_BC11_PULLUP_EN, CHR_SET_VBAT_CV_CALIBRATION, CHR_GET_CC_DET, ADC_SET_RQST, ADC_CLR_RQST, ADC_GET_RDY_MD, ADC_GET_OUT_MD, MISC_SET_RLED_EN = 9000, MISC_SET_GLED_EN, MISC_SET_BLED_EN, MISC_GET_CID, MISC_GET_ECO_VERSION, MISC_GET_HW_VERSION, MISC_SET_REGISTER_VALUE, MISC_GET_REGISTER_VALUE, PMU_MOD_CMD_MAX,



   PW_CMDS_START = 0x1900,
   PW_CMD_POWERON, PW_CMD_POWEROFF, PW_CMD_SET_POWERON_REASON, PW_CMD_GET_POWERON_REASON, PW_CMD_SET_SWITCH_TO_IDLE, PW_CMD_CLEAR_SWITCH_TO_IDLE, PW_CMD_POWER_INIT, PW_CMD_UPDATE_FLAGS, PW_CMD_NFB_POWERON, PW_CMD_IS_USB_BOOT,



   CHR_DET_CMDS_START = 0x1A00,
   CHR_DET_CMD_QUERY_IS_CHR_IN_BY_PW=0, CHR_DET_CMD_QUERY_CHR_TYPE, CHR_DET_CMD_REGISTER_CHR_USB, CHR_DET_CMD_UNMASK_EINT, CHR_DET_CMD_REGISTER_CHR_USB_EINT, CHR_DET_CMD_REGISTER_USB_HISR,
# 1052 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
    SIMGPIO_CMDS_START = 0x1C00,
 SIMGPIO_CMD_READ, SIMGPIO_CMD_WRITE, SIMGPIO_CMD_SET_DIR, SIMGPIO_CMD_TRUN_ON_VCC, SIMGPI_CMD_READ,



   F32K_CLK_CMDS_START = 0x1D00,
   F32K_CLK_CMD_QUERY_IS_XOSC32K, F32K_CLK_CMD_EOSC32_TRIMMING, F32K_CLK_CMD_HW_INIT,



   IDC_CMDS_START = 0x1E00,
   IDC_CMD_SET_DCB_CONFIG, IDC_CMD_GET_DCB_CONFIG, IDC_CMD_SET_BAUDRATE, IDC_CMD_GET_MAX_BAUDRATE, IDC_CMD_SET_FIFO_TRIGGER, IDC_CMD_SET_PM_CONFIG, IDC_CMD_GET_PM_CONFIG, IDC_CMD_SEND_EVENT, IDC_CMD_SCHEDULE_EVENT, IDC_CMD_SCHEDULE_START, IDC_CMD_STOP_EVENT, IDC_CMD_PURGE, IDC_CMD_GET_SCHEDULE_STATUS, IDC_CMD_CHECK_EVENT_SEND_OUT, IDC_CMD_SET_PIN_CONFIG, IDC_CMD_GET_PIN_CONFIG,

   CMD_END
} DCL_CTRL_CMD_T;




typedef union
{


   SGPT_CTRL_START_T rSGPTStart; FGPT_CTRL_RETURN_COUNT_T u2RetCount; GPT_BUSYWAIT_COUNT uBusyWaitcount; SGPT2_CTRL_RESET_DATA_T rHGPTReset; SGPT2_CALLBACK_FUNC_T gpt2_callback; SGPT2_CTRL_CLK_T gpt2_clk;



   UART_CTRL_INIT_T rUARTCtrlInit; UART_CTRL_OPEN_T rUARTCtrlOPEN; UART_CTRL_CLOSE_T rUARTCtrlCLOSE; UART_CTRL_GET_BYTES_T rUARTCtrlGETBYTES; UART_CTRL_PUT_BYTES_T rUARTCtrlPUTBYTES; UART_CTRL_RX_AVAIL_T rUARTCtrlRXAVAIL; UART_CTRL_TX_AVAIL_T rUARTCtrlTXAVAIL; UART_CTRL_PURGE_T rUARTCtrlPURGE; UART_CTRL_OWNER_T rUARTCtrlOWNER; UART_CTRL_FLOW_CTRL_T rUARTCtrlFLOWCTRL; UART_CTRL_CONFIG_ESP_T rUARTCtrlCONFIGESP; UART_CTRL_DCB_T rUARTCtrlDCB; UART_CTRL_DCD_T rUARTCtrlDCD; UART_CTRL_BREAK_T rUARTCtrlBREAK; UART_CTRL_CLR_BUFFER_T rUARTCtrlCLRBUFFER; UART_CTRL_BAUDRATE_T rUARTCtrlBAUDRATE; UART_CTRL_SEND_DATA_T rUARTCtrlSENDDATA; UART_CTRL_AUTO_BAUDDIV_T rUARTCtrlAUTOBAUDDIV; UART_CTRL_REG_TX_CB_T rUARTCtrlREGTXCB; UART_CTRL_REG_RX_CB_T rUARTCtrlREGRXCB; UART_CTRL_GET_UART_BYTE_T rUARTCtrlGETUARTBYTE; UART_CTRL_GET_UART_BYTE_WITH_TIMEOUT_T rUARTCtrlGETUARTBYTEWithTimeOut; UART_CTRL_PUT_UART_BYTE_T rUARTCtrlPUTUARTBYTE; UART_CTRL_PUT_UART_BYTES_T rUARTCtrlPUTUARTBYTES; UART_CTRL_RI_T rUARTCtrlRI; UART_CTRL_DTR_T rUARTCtrlDTR; UART_CTRL_RHS_T rUARTCtrlRHS; UART_CTRL_SFT_T rUARTCtrlSFT; UART_CTRL_POWERON_T rUARTCtrlPoweron; UART_CTRL_CHECK_TBE_T rUARTCtrlCheckBUFEMP; UART_CTRL_CHECK_TSO_T rUARTCtrlCheckTXSendOut; UART_CTRL_GET_TBS_T rUARTCtrlGetTxBufSize; UART_CTRL_SLEEP_ON_TX_ENABLE_T rUARTCtrlSleepOnTxEnable; UART_CTRL_SLEEP_ENABLE_T rUARTCtrlSleepEnable; UART_CTRL_BOOT_PUTBYTES_T rUARTCtrlBootPutBytes; UART_CTRL_USE_VFIFO_T rUARTCtrlUseVFifo; UART_CTRL_REG_DEF_CB_T rUARTCtrlRegDefCB; UART_CTRL_GET_MAXBAUDRATE_T rUARTCtrlGetMaxBaudrate; UART_CTRL_GET_FC_T rUARTCtrlGetFC; UART_CTRL_NEED_TX_DONE_CB_T rUARTCtrlNeedTxDoneCb; UART_CTRL_GET_DRV_STATE_T rUARTCtrlGetDrvState; UART_CTRL_ASSIGN_RX_IOR_T rUARTCtrlAssignRxIor; UART_CTRL_PUT_BYTES_IOR_T rUARTCtrlPUTBYTESIOR; UART_CTRL_GET_CHUNK_SIZE_T rUARTCtrlGETCHUNKSIZE; UART_CTRL_GET_MTU_SIZE_T rUARTCtrlGETMTUSIZE; UART_CTRL_SET_INDICATION_T rUARTCtrlSETINDICATION; TTY_CTRL_EXCP_TX_GPD_T rTTYCtrlExcpTxGPD; TTY_CTRL_EXCP_TX_DONE_INFO_T rTTYCtrlExcpTxDoneInfo; TTY_CTRL_EXCP_HIF_STATE_T rTTYCtrlExcpHifState; TTY_CTRL_EXCP_ASSIGN_RX_GPD_T rTTYCtrlExcpAssignRxGPD; TTY_CTRL_EXCP_GET_RX_GPD_T rTTYCtrlExcpGetRxGPD; TTY_CTRL_EXCP_FLUSH_TX_T rTTYCtrlExcpFlushTx; TTY_CTRL_EXCP_FLUSH_RX_T rTTYCtrlExcpFlushRx; TTY_CTRL_EXCP_HIF_POLL_T rTTYCtrlExcpHifPoll;



   GPIO_CTRL_READ_T rRead; GPIO_CTRL_RETURN_MODE_T rReturnMode; GPIO_CTRL_RETURN_DIR_T rReturnDir; GPIO_CTRL_RETURN_OUT_T rReturnOut; GPIO_CTRL_RETURN_AP_T rReturnAp; GPIO_CTRL_SET_DINV_T rSetDinv; GPIO_CTRL_SET_DEBUG_T rSetDebug; GPIO_CTRL_SET_CLK_OUT_T rSetClkOut; GPIO_CTRL_SET_CLK_DIV_T rSetClkDiv; GPIO_CTRL_WRITE_FOR_SPI_T rWriteSpi; GPIO_CTRL_SET_DRIVE_T rSetDrive; GPIO_CTRL_RETURN_DRIVE_T rReturnDrive; GPIO_CTRL_RETURN_OWNERSHIP_T rReturnOwnership; GPO_CTRL_RETURN_MODE_T oReturnMode; GPO_CTRL_RETURN_OUT_T oReturnOut;



   ADC_CTRL_CREATE_OBJECT_T rADCCreateObj; ADC_CTRL_MODIFY_PARAM_T rADCModifyParam; ADC_CTRL_IMM_MEASURE_T rADCImmMeasure; ADC_CTRL_SYNC_MEASURE_T rADCSyncMeasure; ADC_CTRL_TDMA_SYNC_SETUP_T rADCTDMASyncSetup; ADC_CTRL_POWER_T rADCPower; ADC_CTRL_TIMER_ALIGN_T rADCTimerAlign; ADC_CTRL_REGISTER_MEASURE_CB_T rADCRegisterMeasureCB; ADC_CTRL_REGISTER_COMPLETE_CB_T rADCRegisterCompleteCB; ADC_CTRL_GET_PHYSICAL_CHANNEL_T rADCGetPhyChannel; DCL_CTRL_SCHE_ID_GET_HANDLE_T rADCScheIdGetHandle; ADC_CTRL_TRANSFORM_INTO_VOLT_T rADCTransformVolt; ADC_CTRL_TRANSFORM_INTO_TEMP_T rADCTransformTemp; ADC_CTRL_TRANSFORM_INTO_CURR_T rADCTransformCurr; ADC_CTRL_GET_DATA_2_META_T rADCGetData2Meta; ADC_CTRL_GET_DATA_T rADCGetData; ADC_CTRL_GET_META_DATA_T rADCGetMetaData; ADC_CTRL_GET_SCHEDULER_PARAMETER_T rGetSchedulerPara; ADC_CTRL_GET_MAX_PHYSICAL_CH_T rADCGetMaxPhyCh; ADC_CTRL_SET_CALIBRATION_DATA_T rSetCalibrationData; ADC_CTRL_READ_CALIBRATION_DATA_T rReadCalibrationData; ADC_CTRL_GET_IMM_DATA_ON_BOOTING_T rGetImmDataOnBooting; ADC_CTRL_GET_TEMP_T rGetTempData; DCL_MULTI_CHANNEL_PARA_T rMultiChannelPara;



   WDT_CTRL_ENABLE_T rWDTEnable; WDT_CTRL_SET_EXT_POL_T rWDTSetExtPol; WDT_CTRL_SET_EXT_RESET_T rWDTSetExtReset; WDT_CTRL_SET_VALUE_T rWDTSetValue; WDT_CTRL_IRQ_T rWDTIRQ; WDT_CTRL_DEBUG_T rWDTDebug; WDT_CTRL_GET_RSTINTERVAL_T rRstValue;



   BMT_CTRL_CALLSTATE_T rCallState; BMT_CTRL_CHARGE_T rChargeControl; BMT_CTRL_GET_CUSTOMIZED_PARA_T rGetCustomizedPara; BMT_CTRL_SET_EXT_CHARGER_T rSetExtChr; BMT_CTRL_IS_BAT_ON_T rIsBatOn; BMT_CTRL_SENDMES2UEM_T rSendMes2Uem; BMT_CTRL_SET_CHR_STATUS_T rSetChrStatus;



   PFC_CTRL_RESET_T r_pfc_ctrl_reset; PFC_CTRL_SET_CONFIG_T r_pfc_ctrl_set_config; PFC_CTRL_ENCODE_T r_pfc_ctrl_encode; PFC_CTRL_DECODE_T r_pfc_ctrl_decode; PFC_CTRL_DEQUEUE_T r_pfc_ctrl_dequeue; PFC_CTRL_RELOAD_RX_T r_pfc_ctrl_reload_rx;



   RTC_CTRL_BOOTLOADER_POWERON_T rBootloaderPowerOn; RTC_CTRL_CONFIG_AL_TC_T rConfigALTC; RTC_CTRL_CONFIG_PDN_BIT_T rConfigPDNBit; RTC_CTRL_FT_POWEROFF_T rFTPowerOff; RTC_CTRL_GET_ALARM_TIME_T rGetAlarmTime; RTC_CTRL_GET_TIME_T rGetTime; RTC_CTRL_GPIO_TIME_T rGPIO; RTC_CTRL_INIT_T rInit; RTC_CTRL_IS_CONFIG_VALID_T rIsConfigValid; RTC_CTRL_IS_FIRST_ON_T rIsFirstOn; RTC_CTRL_IS_MS_FIRSTPOWERON_T rIsMSFirstPowerOn; RTC_CTRL_IS_TIME_VALID_T rIsTimeValid; RTC_CTRL_PWIC_CHECK_POWERON_T rPwicCheckPowerOn; RTC_CTRL_PWIC_FIRST_POWERON_INIT_RTCTIME_T rPwicFirstPowerOnInitRTCTime; RTC_CTRL_CONFIG_SPAR_T rConfigSPARReg; RTC_CTRL_READ_XOSC_REG_T rReadXOSCReg; RTC_CTRL_SET_ALARM_TIME_T rSetAlarmTime; RTC_CTRL_SET_FIRST_POWERON_T rSetFirstPowerOn; RTC_CTRL_SET_TIME_T rSetTime; RTC_CTRL_SETBBPU_T rSetBBPU; RTC_CTRL_WRITE_XOSC_REG_T rWriteXOSCRef; RTC_CTRL_REGISTER_MODULE_ILM_INFO_T rRegisterModILMInfo; RTC_CTRL_WRITE_OSC32CON_REG_T rWriteOSC32CONReg;
# 1117 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
  SKBD_CTRL_TIME_T rKBDCtrTime; SKBD_CTRL_KEYSUPPORT_T rKBDCtrlKeySupport; SKBD_CTRL_MULTIKEY_T rKBDCtrlMultiple; SKBD_CTRL_PEEKDATA_T rKBDCtrPeekData; SKBD_CTRL_KEYDATA_T rKBDCtrGetData; SKBD_CTRL_MODE_T rKBDCtrMode; SKBD_CTRL_KEY_CNT_T rKBDCtrkeyCnt; SKBD_CTRL_PUTKEY_T rKBDCtrPutKey; SKBD_CTRL_FIND_TWO_STEP_T rKBDCtrlFindTwoStepKey;


   HKBD_CTRL_KNUM_T rKBDCtrlKNUM; HKBD_CTRL_STA_MAP_T rKBDCtrlStaMap; HKBD_CTRL_KEY_STA_T rKBDCtrlKeySta; HKBD_CTRL_POWKEY_T rKBDCtrlPowerKeySta;
# 1139 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   SDIO_CTRL_REG_RW_T rSDIORegRw; SDIO_CTRL_DAT_RW_T rSDIODatRw; DCL_SDIO_function_id_enum rSDIOFunction; SDIO_CTRL_SET_BLK_SIZE_T rSDIOSetBlkSize; SDIO_CTRL_CHECK_INTR_T rSDIOCheckIntr; SDIO_CTRL_ENABLE_T rSDIOEnable; DCL_SD_BITWIDTH rSDIOBusWidth; SDIO_CTRL_GET_INFO_T rSDIOGetInfo; SDIO_CTRL_CMD52_T rSDIOCMD52; SDIO_CTRL_CMD53_T rSDIOCMD53; SDIO_CTRL_CMD_REG_T rSDIOCMDREG;



   USB_DRV_CTRL_EP_COMMON_FUNC_T rUSB_Common_Struct; USB_DRV_CTRL_REGISTER_DRV_INFO_T rDrv_Info; USB_DRV_CTRL_EP_CTRL_FUNC_1_T rEP_Ctrl_Func_1; USB_DRV_CTRL_USB_SET_ADDR_T rUSB_Set_Addr; USB_DRV_CTRL_USB_EP_INIT_T rUSB_Ep_Init; USB_DRV_CTRL_EP_ENABLE_T rEP_Enable; USB_DRV_CTRL_EP_DISABLE_T rEP_Disable; USB_DRV_CTRL_EP_CONFIG_TYPE_T rEP_Config_Type; USB_DRV_CTRL_EP_STATE_T rEP_Get_State; USB_DRV_CTRL_EP_CTRL_FUNC_2_T rEP_Ctrl_Func_2; USB_DRV_CTRL_EP_CTRL_FUNC_3_T rEP_Ctrl_Func_3; USB_DRV_CTRL_EP_CTRL_FUNC_4_T rEP_Ctrl_Func_4; USB_DRV_CTRL_EP_CTRL_FUNC_6_T rEP_Ctrl_Func_6; USB_DRV_CTRL_EP_FIFO_RW_T rEP_Fifo_Rw; USB_DRV_CTRL_EP_STALL_T rEP_Stall; USB_DRV_CTRL_GET_EP_STATUS_T rEP_Status; USB_DRV_CTRL_UPDATE_EPSTATE_T rEP_State; USB_DRV_CTRL_DMA_FUNC_T rDMA_Func; USB_DRV_CTRL_DMA_TIMER_FUNC_T rDMA_Timer_Func; USB_DRV_CTRL_DMA_CTRL_FUNC_1_T rDMA_Ctrl_Func_1; USB_DRV_CTRL_DMA_CTRL_FUNC_2_T rDMA_Ctrl_Func_2; USB_DRV_CTRL_DMA_SETUP_FUNC_T rDMA_Setup_Func; USB_DRV_CTRL_DMA_STATUS_FUNC_T rDMA_Status_Func; USB_DRV_CTRL_USB_TEST_MODE_FUNC_T rTest_Mode_Func; USB_DRV_CTRL_PHY_FUNC_T rPhy_Ctrl_Func; USB_DRV_CTRL_COM_TYPE_QUERY_T rComport_Ctrl_Func; USB_DRV_CTRL_COM_HIGH_SPEED_IF rComport_Ctrl_Fun2; USB_DRV_CTRL_COM_SEND_DATA rComport_Ctrl_Fun3; USB_DRV_CTRL_COM_GET_DATA rComport_Ctrl_Fun4; USB_DRV_CTRL_COM_RESPONSE rComport_Ctrl_Fun5; USB_DRV_CTRL_COM_SEND_ISR_DATA rComport_Ctrl_Fun6; USB_DRV_CTRL_COM_RB_THRESHOLD_EN rComport_Ctrl_Fun7; USB_DRV_CTRL_COM_FT_PORT rComport_Ctrl_Fun8; USB_DRV_CTRL_COM_INFO rComport_Ctrl_Fun10; USB_VIDEO_CTRL_FUNC1_T rVideo_Ctrl_Fun1; USB_VIDEO_CTRL_FUNC2_T rVideo_Ctrl_Fun2; USB_VIDEO_CTRL_FUNC3_T rVideo_Ctrl_Fun3; USB_IMAGE_CTRL_FUNC1_T rImage_Ctrl_Fun1; USB_DRV_CTRL_SET rComport_Ctrl_Fun9; USB_DRV_CTRL_COM_PUSH_DATA rComport_Ctrl_Fun11;
# 1159 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
   SIM_CTRL_RST_T rSIMRst; SIM_CTRL_CMD_T rSIMCmd; SIM_CTRL_GET_CARD_INFO_T rSIMGetCardInfo; SIM_CTRL_SET_MAX_SPEED_T rSIMSetMaxSpeed; SIM_CTRL_SET_PREFER_PROTOCOL_T rSIMSetPreferProtocol; SIM_CTRL_SET_CLK_STOP_MODE_T rSIMSetClkStopMode; SIM_CTRL_TOUT_TEST_T rSIMToutTest; SIM_CTRL_GET_SPEED_T rSIMGetSpeed; SIM_CTRL_QUERY_9000_T rSIMQuery9000; SIM_CTRL_SET_SLT_RLT_T rSIMSetSltRlt;



   PMU_CTRL_LDO_BUCK_CTRL rPMULdoBuckCtrl; PMU_CTRL_LDO_BUCK_SET_EN rPMULdoBuckSetEn; PMU_CTRL_LDO_BUCK_GET_EN_STATUS rPMULdoBuckGetEnStatus; PMU_CTRL_LDO_BUCK_GET_QI_MODE rPMULdoBuckGetQiMode; PMU_CTRL_LDO_BUCK_SET_EN_FORCE rPMULdoBuckSetEnForce; PMU_CTRL_LDO_BUCK_SET_VOLTAGE rPMULdoBuckSetVoltage; PMU_CTRL_LDO_BUCK_SET_VOLTAGE_EN rPMULdoBuckSetVoltageEn; PMU_CTRL_LDO_BUCK_SET_SLEEP_VOLTAGE rPMULdoBuckSetSleepVoltage; PMU_CTRL_LDO_BUCK_SET_BURST_THRESHOLD rPMULdoBuckSetBurstThreshold; PMU_CTRL_LDO_BUCK_SET_CURRENT_LIMIT rPMULdoBuckSetCurrentLimit; PMU_CTRL_LDO_BUCK_SET_VOLTAGE_CALIBRATION_CODE rPMULdoBuckSetVoltageCalibrationCode; PMU_CTRL_LDO_BUCK_SET_BIAS_CURRENT_CALIBRATION_CODE rPMULdoBuckSetBiasCurrentCalibrationCode; PMU_CTRL_LDO_BUCK_SET_STB_EN rPMULdoBuckSetStbEn; PMU_CTRL_LDO_BUCK_SET_OC_AUTO_OFF rPMULdoBuckSetOcAutoOff; PMU_CTRL_LDO_BUCK_SET_RS rPMULdoBuckSetRs; PMU_CTRL_LDO_BUCK_SET_ON_SEL rPMULdoBuckSetOnSel; PMU_CTRL_LDO_BUCK_SET_SRCLKEN_SEL rPMULdoBuckSetSrclkenSel; PMU_CTRL_LDO_BUCK_SET_STB_TD rPMULdoBuckSetStbTd; PMU_CTRL_LDO_BUCK_SET_NDIS_EN rPMULdoBuckSetNdisEn; PMU_CTRL_LDO_BUCK_SET_OC_TD rPMULdoBuckSetOcTd; PMU_CTRL_LDO_BUCK_SET_OCFB_EN rPMULdoBuckSetOcfbEn; PMU_CTRL_LDO_BUCK_SET_VSIM_GPLDO_EN rPMULdoBuckSetVsimGpldoEn; PMU_CTRL_LDO_BUCK_SET_VSIM2_GPLDO_EN rPMULdoBuckSetVsim2GpldoEn; PMU_CTRL_LDO_BUCK_SET_SIM2_GPIO_EN rPMULdoBuckSetSim2GpioEn; PMU_CTRL_LDO_BUCK_SET_CCI_SRCLKEN rPMULdoBuckSetCciSrclken; PMU_CTRL_LDO_BUCK_GET_OC_STATUS rPMULdoBuckGetOcStatus; PMU_CTRL_LDO_BUCK_GET_QI_OC_STATUS rPMULdoBuckGetQiOcStatus; PMU_CTRL_LDO_BUCK_SET_OC_INT_EN rPMULdoBuckSetOcIntEn; PMU_CTRL_LDO_BUCK_CLEAR_OC_FLAG rPMULdoBuckClearOcFlag; PMU_CTRL_LDO_BUCK_GET_OC_FLAG rPMULdoBuckGetOcFlag; PMU_CTRL_LDO_BUCK_GET_VOLTAGE_LIST rPMULdoBuckGetVoltageList; PMU_CTRL_LDO_BUCK_SET_THER_SHDN_EN rPMULdoBuckSetTherShdnEn; PMU_CTRL_LDO_BUCK_SET_LP_MODE_SET rPMULdoBuckSetLpModeSet; PMU_CTRL_LDO_BUCK_GET_LP_MODE rPMULdoBuckGetLpMode; PMU_CTRL_LDO_BUCK_SET_LP_SEL rPMULdoBuckSetLpSel; PMU_CTRL_LDO_BUCK_SET_ON_CTRL rPMULdoBuckSetOnCtrl; PMU_CTRL_LDO_BUCK_SET_MODESET rPMULdoBuckSetModeset; PMU_CTRL_LDO_BUCK_SET_EN_CTRL rPMULdoBuckSetEnCtrl; PMU_CTRL_LDO_BUCK_SET_EN_SEL rPMULdoBuckSetEnSel; PMU_CTRL_LDO_BUCK_SET_SRCLK_MODE_SEL rPMULdoBuckSetSrclkModeSel; PMU_CTRL_LDO_BUCK_SET_SRCLK_EN_SEL rPMULdoBuckSetSrclkEnSel; PMU_CTRL_LDO_SET_CAL rPMULdoSetCal; PMU_CTRL_VPA_SET_VOSEL_MAP_EN rPMUVpaSetVoselMapEn; PMU_CTRL_VPA_SET_EN rPMUVpaSetEn; PMU_CTRL_VPA_SET_VOLTAGE rPMUVpaSetVoltage; PMU_CTRL_VPA_CTRL_SEL rPMUVpaCtrlSel; PMU_CTRL_VPA_GET_VOLTAGE_LIST rPMUVpaGetVoltageList; PMU_CTRL_VPA_SET_BAT_LOW rPMUVpaSetBatLow; PMU_CTRL_VPA_SET_FPWM rPMUVpaSetFpwm; PMU_CTRL_VPA_SET_VOLTAGE_SELECTION_TABLE rPMUVpaSetVoltageSelectionTable; PMU_CTRL_VPA_SET_MAP_SEL rPMUVpaSetMapSel; PMU_CTRL_VIBR_SET_DIMMING_ON_DUTY rPMUVibrSetDimmingOnDuty; PMU_CTRL_VRF18_SET_FPWM rPMUVrf18SetFpwm; PMU_CTRL_VRF18_SET_MODESET rPMUVrf18SetModeset; PMU_CTRL_VRF18_SET_BUCK_LDO_MODE rPMUVrf18SetBuckLdoMode; PMU_CTRL_VRF1_SET_MODESET_CKPDN_SET rPMUVrf1SetModesetCkpdnSet; PMU_CTRL_VRF1_SET_MODESET_CKPDN_CLR rPMUVrf1SetModesetCkpdnClr; PMU_CTRL_VRF1_GET_MODESET_CKPDN rPMUVrf1GetModesetCkpdn; PMU_CTRL_SIMLS_SET_SRST_CONF rPMUSimlsSetSrstConf; PMU_CTRL_SIMLS_SET_SCLK_CONF rPMUSimlsSetSclkConf; PMU_CTRL_SIMLS_SET_TDSEL rPMUSimlsSetTdsel; PMU_CTRL_SIMAP_SET_TDSEL rPMUSimapSetTdsel; PMU_CTRL_SIMLS_SET_RDSEL rPMUSimlsSetRdsel; PMU_CTRL_SIMAP_SET_RDSEL rPMUSimapSetRdsel; PMU_CTRL_SIM_SET_STB_SIO_MODE rPMUSimSetStbSioMode; PMU_CTRL_SIMRST_SET_GPIO_SET rPMUSimrstSetGpioSet; PMU_CTRL_SIMRST_SET_GPIO_CLR rPMUSimrstSetGpioClr; PMU_CTRL_OCTL_SET_SIM_AP_SRST rPMUOctlSetSimApSrst; PMU_CTRL_OCTL_SET_SIM_AP_SCLK rPMUOctlSetSimApSclk; PMU_CTRL_OCTL_SET_SIMLS_SRST rPMUOctlSetSimlsSrst; PMU_CTRL_OCTL_SET_SIMLS_SCLK rPMUOctlSetSimlsSclk; PMU_CTRL_SPK_SET_EN rPMUSpkSetEn; PMU_CTRL_SPK_SET_MODE rPMUSpkSetMode; PMU_CTRL_SPK_GET_MODE rPMUSpkGetMode; PMU_CTRL_SPK_SET_OC_AUTO_OFF rPMUSpkSetOcAutoOff; PMU_CTRL_SPK_SET_VOL_VALUE rPMUSpkSetVolValue; PMU_CTRL_SPK_GET_VOL_VALUE rPMUSpkGetVolValue; PMU_CTRL_SPK_SET_VOL rPMUSpkSetVol; PMU_CTRL_SPK_GET_VOL rPMUSpkGetVol; PMU_CTRL_SPK_SET_SLEW_RATE rPMUSpkSetSlewRate; PMU_CTRL_SPK_SET_CALIBR_EN rPMUSpkSetCalibrEn; PMU_CTRL_SPK_SET_CALIBR_SEL rPMUSpkSetCalibrSel; PMU_CTRL_FLASHLED_SET_EN rPMUFlashledSetEn; PMU_CTRL_FLASHLED_SET_MODE rPMUFlashledSetMode; PMU_CTRL_FLASHLED_SET_SEL rPMUFlashledSetSel; PMU_CTRL_KPLED_SET_EN rPMUKpledSetEn; PMU_CTRL_KPLED_SET_MODE rPMUKpledSetMode; PMU_CTRL_KPLED_SET_SEL rPMUKpledSetSel; PMU_CTRL_KPLED_SET_FREQUENCY_DIVISION rPMUKpledSetFrequencyDivision; PMU_CTRL_KPLED_SET_DIMMING_ON_DUTY rPMUKpledSetDimmingOnDuty; PMU_CTRL_CHR_SET_ADC_MEASURE_EN rPMUChrSetAdcMeasureEn; PMU_CTRL_CHR_SET_WDT_TIMER rPMUChrSetWdtTimer; PMU_CTRL_CHR_SET_WDT_INT_EN rPMUChrSetWdtIntEn; PMU_CTRL_CHR_SET_WDT_EN rPMUChrSetWdtEn; PMU_CTRL_CHR_SET_CHR_EN rPMUChrSetChrEn; PMU_CTRL_CHR_SET_CHR_FORCE_EN rPMUChrSetChrForceEn; PMU_CTRL_CHR_GET_CHR_DET_STATUS rPMUChrGetChrDetStatus; PMU_CTRL_CHR_GET_CHR_CURRENT rPMUChrGetChrCurrent; PMU_CTRL_CHR_GET_CHR_CURRENT_LIST rPMUChrGetChrCurrentList; PMU_CTRL_CHR_SET_CHR_CURRENT rPMUChrSetChrCurrent; PMU_CTRL_CHR_GET_CV_DETECTION_STATUS rPMUChrGetCvDetectionStatus; PMU_CTRL_CHR_SET_CV_DETECTION_EN rPMUChrSetCvDetectionEn; PMU_CTRL_CHR_SET_CV_DETECTION_VOLTAGE rPMUChrSetCvDetectionVoltage; PMU_CTRL_CHR_SET_CSDAC_EN rPMUChrSetCsdacEn; PMU_CTRL_CHR_GET_IS_BATTERY_ON rPMUChrGetIsBatteryOn; PMU_CTRL_CHR_GET_IS_CHR_VALID rPMUChrGetIsChrValid; PMU_CTRL_CHR_SET_HV_DETECTION_VOLTAGE rPMUChrSetHvDetectionVoltage; PMU_CTRL_CHR_GET_HV_DETECTION_VOLTAGE_LIST rPMUChrGetHvDetectionVoltageList; PMU_CTRL_CHR_SET_VBAT_OV_DETECTION_VOLTAGE rPMUChrSetVbatOvDetectionVoltage; PMU_CTRL_CHR_SET_BAT_HT_EN rPMUChrSetBatHtEn; PMU_CTRL_CHR_SET_OTG_BVALID_EN rPMUChrSetOtgBvalidEn; PMU_CTRL_CHR_SET_CV_MODE rPMUChrSetCvMode; PMU_CTRL_CHR_SET_CSDAC_MODE rPMUChrSetCsdacMode; PMU_CTRL_CHR_SET_TRACKING_EN rPMUChrSetTrackingEn; PMU_CTRL_CHR_SET_HWCV_EN rPMUChrSetHwcvEn; PMU_CTRL_CHR_SET_ULC_DET_EN rPMUChrSetUlcDetEn; PMU_CTRL_CHR_SET_BC11_PULLUP_EN rPMUChrSetBc11PullupEn; PMU_CTRL_CHR_SET_LOW_ICH_DB rPMUChrSetLowIchDb; PMU_CTRL_CHR_SET_VBAT_CV_CALIBRATION rPMUChrSetVbatCvCalibration; PMU_CTRL_CHR_GET_CC_DET rPMUChrGetCcDet; PMU_CTRL_BL_SET_EN rPMUBlSetEn; PMU_CTRL_BL_SET_INIT rPMUBlSetInit; PMU_CTRL_BL_GET_SUPPORT_LEVEL rPMUBlGetSupportLevel; PMU_CTRL_BL_GET_USE_PWM_QUERY rPMUBlGetUsePwmQuery; PMU_CTRL_BOOST_SET_EN rPMUBoostSetEn; PMU_CTRL_BOOST_SET_CURRENT_LIMIT rPMUBoostSetCurrentLimit; PMU_CTRL_BOOST_SET_CLK_CAL rPMUBoostSetClkCal; PMU_CTRL_BOOST_SET_SYNC_EN rPMUBoostSetSyncEn; PMU_CTRL_BOOST_SET_VOLTAGE rPMUBoostSetVoltage; PMU_CTRL_BOOST_SET_LEVEL rPMUBoostSetLevel; PMU_CTRL_ISINK_SET_EN rPMUIsinkSetEn; PMU_CTRL_ISINK_SET_MODE rPMUIsinkSetMode; PMU_CTRL_ISINK_SET_STEP rPMUIsinkSetStep; PMU_CTRL_ISINK_SET_FORCE_OFF rPMUIsinkSetForceOff; PMU_CTRL_ISINK_SET_DIMMING_ON_DUTY rPMUIsinkSetDimmingOnDuty; PMU_CTRL_ISINK_SET_FREQUENCY_DIVISION rPMUIsinkSetFrequencyDivision; PMU_CTRL_ADC_SET_RQST rPMUAdcSetRqst; PMU_CTRL_ADC_CLR_RQST rPMUAdcClrRqst; PMU_CTRL_ADC_GET_RDY_MD rPMUAdcGetRdyMd; PMU_CTRL_ADC_GET_OUT_MD rPMUAdcGetOutMd; PMU_CTRL_MISC_SET_RLED_EN rPMUMiscSetRledEn; PMU_CTRL_MISC_SET_GLED_EN rPMUMiscSetGledEn; PMU_CTRL_MISC_SET_BLED_EN rPMUMiscSetBledEn; PMU_CTRL_MISC_GET_CID rPMUMiscGetCid; PMU_CTRL_MISC_GET_ECO_VERSION rPMUMiscGetEcoVersion; PMU_CTRL_MISC_GET_HW_VERSION rPMUMiscGetHwVersion; PMU_CTRL_MISC_SET_REGISTER_VALUE rPMUMiscSetRegisterValue; PMU_CTRL_MISC_GET_REGISTER_VALUE rPMUMiscGetRegisterValue;



   PW_CTRL_SET_POWERON_REASON rPWSetPowerOnReason; PW_CTRL_GET_POWERON_REASON rPWGetPowerOnReason; PW_CTRL_IS_USB_BOOT rPWIsUsbBoot;



   CHR_DET_CTRL_QUERY_IS_CHR_IN_BY_PW rChrDetQueryIsChrInByPW; CHR_DET_CTRL_QUERY_CHR_TYPE rChrDetQueryChrType; CHR_DET_CTRL_REGISTER_USB_HISR rChrDetUSBHISR;







   SIMGPIO_CTRL_READ_T rSGRead; SIMGPIO_CTRL_WRITE_T rSGWrite; SIMGPIO_CTRL_SET_DIR_T rSGSetDir; SIMGPIO_CTRL_TRUN_ON_POWER rSGTurnOnPower; SIMGPIO_CTRL_READ_T rSGIRead;



   F32K_CLK_CTRL_F32K_IS_XOSC32_T rF32kIsXOSC32; F32K_CLK_CTRL_EOSC32_CALI_VAL_T rEosc32CaliVal;



   IDC_CTRL_DCB_CONFIG_T r_idc_ctrl_dcb_config; IDC_CTRL_BAUDRATE_T r_idc_ctrl_baudrate; IDC_CTRL_SET_FIFO_TRIGGER_T r_idc_ctrl_set_fifo_trigger; IDC_CTRL_PM_CONFIG_T r_idc_ctrl_pm_config; IDC_CTRL_SCHEDULE_EVENT_T r_idc_ctrl_schedule_event; IDC_CTRL_SCHEDULE_START_T r_idc_ctrl_schedule_start; IDC_CTRL_STOP_EVENT_T r_idc_ctrl_stop_event; IDC_CTRL_PURGE_T r_idc_ctrl_purge; IDC_CTRL_GET_SCHEDULE_STATUS_T r_idc_ctrl_get_schedule_status; IDC_CTRL_CHECK_EVENT_SEND_OUT_T r_idc_ctrl_check_event_send_out; IDC_CTRL_PIN_CONFIG_T r_idc_ctrl_pin_config;

} DCL_CTRL_DATA_T;







# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h" 1
# 280 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_Initialize(void);
# 299 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_HANDLE DclSGPT_Open(DCL_DEV dev, DCL_FLAGS flags);
# 315 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 331 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 347 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 363 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 397 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 414 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclSGPT_Close(DCL_HANDLE *handle);
# 430 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_Initialize(void);
# 450 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_HANDLE DclFGPT_Open(DCL_DEV dev, DCL_FLAGS flags);
# 466 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 482 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 498 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 514 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 541 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 559 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpt.h"
extern DCL_STATUS DclFGPT_Close(DCL_HANDLE handle);
# 1198 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h" 1
# 627 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_Initialize(void);
# 644 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_HANDLE DclGPIO_Open(DCL_DEV dev, DCL_FLAGS flags);
# 660 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 676 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 692 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 708 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 809 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 825 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_gpio.h"
extern DCL_STATUS DclGPIO_Close(DCL_HANDLE handle);
# 1201 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h" 1
# 1229 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
typedef DCL_STATUS(*SeriPort_HANLDER_CB)(DCL_DEV dev, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
typedef struct
{
 SIO_TYPE_T DevType;
 SeriPort_HANLDER_CB SeriportHandlerCb;
}Seriport_HANDLER_T;




typedef enum _tty_flag {



   TTY_FLAG_NEW_TX = (1 << 0),



   TTY_FLAG_NEW_RX = (1 << 1),
} tty_flag_e;

typedef DCL_STATUS(*tty_txdone_cb)(DCL_HANDLE handle, module_type source_id, tty_io_request_t *tx_ior);
typedef DCL_STATUS(*tty_rx_cb)(DCL_HANDLE handle, module_type source_id, tty_io_request_t *rx_ior);
typedef DCL_STATUS(*tty_drv_state_change_cb)(DCL_HANDLE handle, tty_drv_state_e state);
# 1271 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_HANDLE DclSerialPort_Open(DCL_DEV dev, DCL_FLAGS flags);
# 1283 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 1295 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 1305 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_Close(DCL_HANDLE handle);
# 1315 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_Initialize(void);
# 1331 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleInit(DCL_HANDLE handle, module_type module_id, int flag);
# 1346 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleReinit(DCL_HANDLE handle, module_type module_id, int flag);
# 1357 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleDeinit(DCL_HANDLE handle);
# 1372 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleRegisterCb(DCL_HANDLE handle, tty_rx_cb rx_cb, tty_txdone_cb tx_done_cb, tty_drv_state_change_cb drv_state_change_cb);
# 1383 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleTransmit(DCL_HANDLE handle, tty_io_request_t *ior);
# 1395 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleTransmitLight(DCL_HANDLE handle, tty_io_request_t *ior);
# 1406 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_UpModuleAssignRxIor(DCL_HANDLE handle, tty_io_request_t *rx_ior);
# 1420 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvRegisterCb(DCL_HANDLE handle, Seriport_HANDLER_T* seriport_handler);
# 1431 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvDeRegisterCb(DCL_HANDLE handle);
# 1441 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvAttach(DCL_HANDLE handle);
# 1451 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvDetach(DCL_HANDLE handle);
# 1463 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvRx(DCL_HANDLE handle, module_type source_id, void *rx_ior);
# 1476 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_uart.h"
extern DCL_STATUS DclSerialPort_DrvTxDone(DCL_HANDLE handle, module_type source_id, void *tx_ior);
# 1204 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h" 1
# 226 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_Initialize(void);
# 243 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_HANDLE DclWDT_Open(DCL_DEV dev, DCL_FLAGS flags);
# 258 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 273 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 288 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 309 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 344 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 359 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_wdt.h"
extern DCL_STATUS DclWDT_Close(DCL_HANDLE handle);
# 1207 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h" 1
# 436 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_Initialize(void);
# 453 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_HANDLE DclSADC_Open(DCL_DEV dev, DCL_FLAGS flags);
# 468 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 483 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 498 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 513 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 540 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 555 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclSADC_Close(DCL_HANDLE handle);
# 571 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_Initialize(void);
# 588 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_HANDLE DclHADC_Open(DCL_DEV dev, DCL_FLAGS flags);
# 603 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 618 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 633 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 648 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 675 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 690 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_adc.h"
extern DCL_STATUS DclHADC_Close(DCL_HANDLE handle);
# 1210 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h" 1
# 317 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_Initialize(void);
# 337 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_HANDLE DclBMT_Open(DCL_DEV dev, DCL_FLAGS flags);
# 352 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 367 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 382 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 397 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 438 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 456 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_bmt.h"
extern DCL_STATUS DclBMT_Close(DCL_HANDLE handle);
# 1213 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h" 1
# 257 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_Initialize(void);
# 277 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_HANDLE DclPFC_Open(DCL_DEV dev, DCL_FLAGS flags);
# 292 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 307 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 322 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 342 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 371 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 389 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pfc.h"
extern DCL_STATUS DclPFC_Close(DCL_HANDLE handle);
# 1216 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h" 1
# 673 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_Initialize(void);
# 693 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_HANDLE DclRTC_Open(DCL_DEV dev, DCL_FLAGS flags);
# 708 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 723 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 738 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 763 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 870 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 888 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_rtc.h"
extern DCL_STATUS DclRTC_Close(DCL_HANDLE handle);
# 1219 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 1230 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h" 1
# 167 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
typedef void (*KBDH_EVENT_FUNC)(DCL_EVENT event, void* param) ;
# 183 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
extern DCL_STATUS DclHKBD_Initialize(void);
# 206 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
extern DCL_HANDLE DclHKBD_Open(DCL_DEV dev, DCL_FLAGS flags);
# 236 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
extern DCL_STATUS DclHKBD_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 253 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
extern DCL_STATUS DclHKBD_Close(DCL_HANDLE handle);
# 280 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclH_kbd.h"
extern DCL_STATUS DclHKBD_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, KBDH_EVENT_FUNC callback);
# 1231 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h" 1
# 237 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
extern DCL_STATUS DclSKBD_Initialize(void);
# 260 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
extern DCL_HANDLE DclSKBD_Open(DCL_DEV dev, DCL_FLAGS flags);
# 276 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
extern DCL_STATUS DclSKBD_Close(DCL_HANDLE handle);
# 304 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
extern DCL_STATUS DclSKBD_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 324 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/DclS_kbd.h"
extern DCL_STATUS DclSKBD_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event,PFN_DCL_CALLBACK callback);
# 1234 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h" 1
# 498 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 549 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 569 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_Initialize(void);
# 591 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_HANDLE DclSTS_Open(DCL_DEV dev, DCL_FLAGS flags);
# 614 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 640 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 661 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sts.h"
extern DCL_STATUS DclSTS_Close(DCL_HANDLE handle);
# 1237 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h" 1
# 676 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_msdc.h"
extern DCL_STATUS DclSD_Initialize(void);
extern DCL_HANDLE DclSD_Open(DCL_DEV dev, DCL_FLAGS flags);
extern DCL_STATUS DclSD_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
extern DCL_STATUS DclSD_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
extern DCL_STATUS DclSD_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
extern DCL_STATUS DclSD_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
extern DCL_STATUS DclSD_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
extern DCL_STATUS DclSD_Close(DCL_HANDLE handle);
# 1240 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h" 1
# 1053 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
typedef DCL_STATUS (*DCL_USB_CTRL_API)(DCL_CTRL_DATA_T *data);
typedef void(*DCL_USB_CLASS_API)(DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 1071 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_Initialize(void);
# 1088 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_HANDLE DclUSB_DRV_Open(DCL_DEV dev, DCL_FLAGS flags);
# 1103 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 1118 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 1133 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 1148 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, DCL_UINT8 index,void *class_handler);
# 1175 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 1190 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_usb_drv.h"
extern DCL_STATUS DclUSB_DRV_Close(DCL_HANDLE handle);
# 1243 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 1254 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h" 1
# 422 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
DCL_HANDLE DclSIM_Open(DCL_DEV dev, DCL_FLAGS flags);
# 441 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
DCL_STATUS DclSIM_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 478 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
DCL_STATUS DclSIM_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 496 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim.h"
DCL_STATUS DclSIM_Close(DCL_HANDLE handle);
DCL_STATUS DclSIM_Initialize(void);
# 1255 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h" 1
# 2750 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
typedef DCL_STATUS (*PMU_CONTROL_HANDLER)(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 2766 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_Initialize(void);
# 2783 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_HANDLE DclPMU_Open(DCL_DEV dev, DCL_FLAGS flags);
# 2798 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 2813 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 2828 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 2843 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 2999 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 3014 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pmu.h"
extern DCL_STATUS DclPMU_Close(DCL_HANDLE handle);
# 1258 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h" 1
# 278 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_Initialize(void);
# 295 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_HANDLE DclPW_Open(DCL_DEV dev, DCL_FLAGS flags);
# 310 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 325 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 340 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 355 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 402 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 417 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_pw.h"
extern DCL_STATUS DclPW_Close(DCL_HANDLE handle);
# 1261 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h" 1
# 236 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_Initialize(void);
# 253 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_HANDLE Dcl_Chr_Det_Open(DCL_DEV dev, DCL_FLAGS flags);
# 268 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 283 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN buf_len, DCL_OPTIONS options);
# 298 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 313 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 360 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 375 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_chr_det.h"
extern DCL_STATUS Dcl_Chr_Det_Close(DCL_HANDLE handle);
# 1264 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2





# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim_gpio.h" 1
# 170 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_sim_gpio.h"
DCL_STATUS DclSIMGPIO_Initialize(void);
DCL_HANDLE DclSIMGPIO_Open(DCL_DEV dev, DCL_FLAGS flags);
DCL_STATUS DclSIMGPIO_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
DCL_STATUS DclSIMGPIO_Close(DCL_HANDLE handle);
# 1270 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h" 1
# 184 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h"
extern DCL_STATUS DclF32K_Initialize(void);
# 204 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h"
extern DCL_HANDLE DclF32K_Open(DCL_DEV dev, DCL_FLAGS flags);
# 229 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h"
extern DCL_STATUS DclF32K_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 247 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_f32k_clk.h"
extern DCL_STATUS DclF32K_Close(DCL_HANDLE handle);
# 1273 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2


# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h" 1
# 334 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_GetSupport(IDC_SUPPORT_T *support);
# 350 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_Initialize(void);
# 372 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_HANDLE DclIDC_Open(DCL_DEV dev, kal_uint32 flags);
# 389 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_ReadData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 406 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_WriteData(DCL_HANDLE handle, DCL_BUFF *buff, DCL_BUFF_LEN *buf_len, DCL_OPTIONS options);
# 423 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_Configure(DCL_HANDLE handle, DCL_CONFIGURE_T *configure);
# 440 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_RegisterCallback(DCL_HANDLE handle, DCL_EVENT event, PFN_DCL_CALLBACK callback);
# 492 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_Control(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data);
# 512 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_conn_txrx_count(kal_bool is_start);
# 531 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl_idc.h"
extern DCL_STATUS DclIDC_Close(DCL_HANDLE handle);
# 1276 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/dcl.h" 2
# 73 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h" 2

# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h" 1
# 300 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
# 1 "interface/modem/mml1/mml1_mipi_public.h" 1
# 71 "interface/modem/mml1/mml1_mipi_public.h"
typedef kal_uint8 USID_T;
typedef kal_uint8 PRODUCT_ID_T;
typedef kal_uint16 MANUFACTORY_ID_T;
typedef kal_uint8 MIPI_PORT_T;
# 109 "interface/modem/mml1/mml1_mipi_public.h"
typedef struct
{
   kal_uint16 mipi_addr;
   kal_uint32 mipi_data;
}MML1_MIPI_ADDR_DATA_T;

typedef struct
{
   kal_uint16 mipi_elm_type;
   kal_uint16 mipi_port_sel;
   kal_uint16 mipi_data_seq;
   kal_uint16 mipi_usid;
   MML1_MIPI_ADDR_DATA_T mipi_addr_data;
   kal_uint32 mipi_wait_time;
}MML1_MIPI_INITIAL_CW_T;

typedef struct
{
   kal_uint16 usid_procedure;
   MIPI_PORT_T mipi_port_sel;
   USID_T current_usid;
   PRODUCT_ID_T product_id;
   MANUFACTORY_ID_T manufactory_id;
   USID_T new_usid;
}MML1_MIPI_USID_CHANGE_T;
# 301 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h" 2
# 351 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
typedef struct
{
   kal_uint16 CBW;


   kal_int16 txga_slope_result[(3)][((6) - 1)];


   kal_int16 txga_comp_filter_tap[(12)][(7)];
   kal_uint16 data_valid;


   kal_int16 txga_tone_pwr[(3)][(6)];
   kal_uint16 txga_cal_freq[(3)][(6)];
   kal_uint16 rsv;
}RFC_TXGA_COMP_T;

typedef struct
{
 kal_int16 rxiq_gain_mismatch_comp[(6)];
 kal_int16 rxiq_phase_mismatch_comp[(6)];
 kal_int16 rxiq_filter_coef[(6)][(7)];
}RFC_RXIQ_COMP_T;

typedef struct
{
 kal_int16 txiq_gain_mismatch_comp;
 kal_int16 txiq_phase_mismatch_comp;
 kal_int16 txiq_real_dc_comp;
 kal_int16 txiq_image_dc_comp;
}RFC_TXIQ_COMP_T;

typedef struct
{
   kal_uint32 poc_data_status;


   kal_uint32 band_idx_to_band_num_table[(14)];


   RFC_RXIQ_COMP_T rx1iq_comp[(14)];
   RFC_RXIQ_COMP_T rx2iq_comp[(14)];


   kal_int16 rx1iq_re_dc[(14)][(4)][(6)];
   kal_int16 rx1iq_im_dc[(14)][(4)][(6)];
   kal_int16 rx2iq_re_dc[(14)][(4)][(6)];
   kal_int16 rx2iq_im_dc[(14)][(4)][(6)];


   kal_int16 detiq_gain_mismatch_comp[(14)][(16)];
   kal_int16 detiq_phase_mismatch_comp[(14)][(16)];
   kal_int16 detiq_real_dc_comp[(14)][(16)];
   kal_int16 detiq_image_dc_comp[(14)][(16)];


   kal_int16 det_gain_table[(14)][(16)];


   kal_int16 tx_rcf_csel[2];


   RFC_TXIQ_COMP_T txiq_gain_phase_dc_comp[(14)][(30)];


   kal_int16 tx_gain_table[(14)][(30)];


   RFC_TXGA_COMP_T tx_ga_comp[(14)];




   kal_uint32 det_coarse_dcoc[2];




   kal_uint32 det_fe_gain_table[(14)];


   kal_int32 txiq_gain_mismatch_comp[(14)];
   kal_int32 txiq_phase_mismatch_comp[(14)];

}RFC_DATABASE_T;

typedef enum
{
   MML1_RF_2G = 0x0001,
   MML1_RF_3G_FDD = 0x0002,
   MML1_RF_3G_TDD = 0x0004,
   MML1_RF_LTE = 0x0008,
   MML1_RF_MMRF = 0x0010,
}MML1_RF_RAT_T;

typedef enum
{
   MML1_RF_MT6169 = 0x0001,
   MML1_RF_MT6166 = 0x0002,
   MML1_RF_MT6165 = 0x0003,
   MML1_RF_MAX = 0xFFFE,
}MML1_RF_CHIP_T;

typedef enum
{
   MML1_RF_RFIC1 = 0x0001,
   MML1_RF_RFIC2 = 0x0002,
}MML1_RF_RFIC_INFO_T;

typedef enum
{
   MML1_RF_MD1 = 0x0001,
   MML1_RF_MD2 = 0x0002,
   MML1_RF_MD3 = 0x0003,
}MML1_RF_MD_T;
# 508 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
typedef kal_uint16 (*Mml1CustomFunction)(void *usrDataPtr);


typedef enum
{
   MML1_CUSTOM_NULL_ACTION = (0),
   MML1_CUSTOM_BASE_PROC_ACTION = (0),
   MML1_CUSTOM_GPIO_DETECTION = (1),
   MML1_CUSTOM_ADC_DETECTION = (2),
   MML1_CUSTOM_BARCODE_DETECTION = (3),



   MML1_CUSTOM_MAX_PROC_ACTIONS
} Mml1CustomActionId;
# 548 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
typedef struct
{
   kal_int32 gpio_get_pin_rpc_status;
   kal_int16 gpio_return_pin_num[(3)];
   kal_uint32 gpio_pin_value[(3)];
   kal_uint32 gpio_combined_pin_value;
}Mml1RfDrdiGpioResult;


typedef struct
{


   kal_char gpioPinNameString[(34)];


   kal_uint32 gpioPinNum;



   kal_uint32 gpioReadPinValue;
} Mml1RfDrdiGpioGetPinValueInfo;


typedef struct
{

   kal_uint16 adcMeasCountOrder;
   kal_uint32 adcMaxVolt;
   kal_uint16 adcBit;

   kal_int32 adc_get_ch_num_rpc_status;
   DCL_STATUS adc_dcl_handle_status;
   kal_uint32 adc_get_ch_num;
   kal_uint32 adc_dac_read_result;
   kal_uint32 adc_volt_translate_result;
}Mml1RfDrdiAdcResult;


typedef struct
{

   kal_uint8 barcode_read_digit_num;
   kal_uint8 barcode_digit_value_2;
   kal_uint8 barcode_digit_value_3;
   kal_uint8 barcode_num_in_calc;
   kal_char *barcode_digits;


   kal_bool barcode_lid_read_status;
   kal_uint8 barcode_digit_read_result;
   kal_uint8 barcode_asm_digit_no;
}Mml1RfDrdiBarcodeResult;
# 611 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
typedef struct
{
   kal_uint8 mml1_custom_debug_enable;
   kal_uint8 mml1_custom_gpio_set_nums;
   kal_uint8 mml1_custom_adc_set_nums;
   kal_uint8 mml1_custom_nvram_barcode_set_nums;
   kal_uint8 mml1_custom_gpio_nums_in_calc;
   kal_uint8 mml1_custom_ADC_nums_in_calc;
   kal_uint8 mml1_custom_barcode_nums_in_calc;
   kal_uint8 mml1_custom_first_index;
   kal_uint8 mml1_custom_second_index;
   kal_uint8 mml1_custom_third_index;
   kal_uint8 mml1_custom_first_index_base;
   kal_uint8 mml1_custom_gpio_num_of_detect_pins_in_use;
   kal_uint8 mml1_custom_adc_level_total;
   kal_uint8 mml1_custom_barcode_read_digit_num;
   kal_uint8 mml1_custom_barcode_digit_value_1;
   kal_uint8 mml1_custom_barcode_digit_value_2;
   kal_uint8 mml1_custom_barcode_digit_value_3;
   kal_uint8 mml1_custom_adc_calibrate_enable;
   kal_uint8 mml1_custom_adc_bits;
   kal_uint16 mml1_custom_adc_meas_count_2_order;
   kal_uint16 mml1_custom_total_set_nums;
   kal_uint32 mml1_custom_adc_max_input_voltage;
}Mml1RfDrdiCustomParam;


typedef struct
{
   kal_uint16 combined_config_index;
   kal_uint8 first_config_index_base;
   kal_uint8 second_config_index_base;
   kal_uint8 third_config_index_base;

   kal_int32 gpio_get_pin_rpc_status;
   kal_uint32 gpio_return_pin_num[(3)];
   kal_uint32 gpio_pin_value[(3)];
   kal_uint32 gpio_combined_pin_value;
   kal_int32 adc_get_ch_num_rpc_status;
   DCL_STATUS adc_dcl_handle_status;
   DCL_STATUS adc_cal_dcl_handle_status;
   kal_uint32 adc_get_ch_num;
   kal_uint32 adc_dac_read_result;
   kal_uint32 adc_volt_translate_result;
   kal_uint8 adc_volt_level;
   kal_bool barcode_lid_read_status;
   kal_uint8 barcode_digit_read_result;



}Mml1RfDidiDynamicInitDebug;


typedef struct
{



   kal_uint16 mml1_custom_CombinedConfigIdx;


   kal_uint16 mml1_custom_GGE_ReMapIdx;
   kal_uint16 mml1_custom_UMTS_ReMapIdx;
   kal_uint16 mml1_custom_TDS_ReMapIdx;
   kal_uint16 mml1_custom_LTE_ReMapIdx;
   kal_uint16 mml1_custom_MMRF_ReMapIdx;




   kal_uint16 mml1_custom_FirstIdxBase;
   kal_uint16 mml1_custom_SecondIdxBase;
   kal_uint16 mml1_custom_ThirdIdxBase;


   Mml1RfDidiDynamicInitDebug mml1_dyn_init_dbg_info;



   Mml1RfDrdiCustomParam mml1_custom_param;
} Mml1RfDrdiDynamicInitParam;




# 695 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
#pragma pack(push, 1)
# 695 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"


typedef struct
{
# 710 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
   kal_uint8 reqMask;


   kal_uint8 gpioValidPinMask;



   kal_uint8 gpioPinName[(3)][(34)];


   kal_uint32 gpioPinNum[(3)];


   kal_uint8 adcChName[(33)];


   kal_uint32 adcChNum;
   kal_uint32 adcChMeasCount;
}Mml1RfDrdiIpcRpcGpioAdcInput;


# 730 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
#pragma pack(pop)
# 730 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"






# 735 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
#pragma pack(push, 1)
# 735 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"


typedef struct
{


   kal_uint32 gpioPinNum[(3)];


   kal_uint32 gpioPinValue[(3)];


   kal_uint32 adcChNum;


   kal_uint32 adcChMeasSum;



}Mml1RfDrdiIpcRpcGpioAdcOutput;


# 756 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
#pragma pack(pop)
# 756 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"



typedef struct
{
   MML1_MIPI_INITIAL_CW_T *initTable_p;
   MML1_MIPI_USID_CHANGE_T *changeUsidTable_p;
}Mml1CustomDynamicInitMipiData;




extern kal_uint16 MML1_DRDI_STATUS;
extern kal_uint16 MML1_DRDI_REMAP_ENABLE;
extern const Mml1CustomFunction mml1CustomActionTable[MML1_CUSTOM_MAX_PROC_ACTIONS];
extern kal_uint32 mml1_custom_adc_volt_to_lvl[][2];
extern kal_char mml1_custom_barcode_digits[];
extern kal_uint16 mml1_custom_total_set_nums;
extern kal_uint16 mml1_custom_mmrf_real_set_nums;
extern kal_uint16 mml1_tas_for_c2k_2gcs_prefer_en;
# 785 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h"
extern kal_uint32 MML1_CLK_EN_TABLE[4];





void MML1_RF_POWER_ON(kal_uint32 is_wake_up, MML1_RF_RAT_T rat_type);
void MML1_RF_POWER_OFF(MML1_RF_RAT_T rat_type);
void MML1_RF_NOTIFY_CALIBRATION_DONE(RFC_DATABASE_T* pRfcDataBase);

void MML1_RF_NOTIFY_POC_DONE(MML1_RF_RAT_T rat_type);
kal_uint32 MML1_RF_QUERY_POC_PENDING_LIST(MML1_RF_RAT_T rat_type);
kal_uint32 MML1_RF_QUERY_CHIP_VERSION(void);


void MML1_RF_SetCrystalCap(kal_uint8 capid);
void MML1_RF_SetDCXOFreqLPM(kal_uint32 lpm_div);



void MML1_RF_UpdateDCXOCapID(MML1_RF_RAT_T rat_type,kal_uint32 capid);


kal_bool MML1_RF_Init_Done_Check(void);


kal_uint32 MML1_RF_Query_PowerOnCW_Num(void);
kal_uint32 MML1_RF_Query_PowerOffCW_Num(void);
void MML1_RF_Set_PowerOnCW_Table(kal_uint32 *PowerOnTable);
void MML1_RF_Set_PowerOffCW_Table(kal_uint32 *PowerOffTable);


kal_uint32 MML1_RF_MEASURE_TEMPER_DAC(void);


void MML1_RF_VRF18_ModeSet(kal_bool isHWMode);
void MML1_RF_VRF18_SrcSel(kal_uint32 srcIdx);
void MML1_RF_VRF18_Enable(kal_bool vrf18_en);
void MML1_RF_VRF18_FPWM_STATUS(kal_uint32 *bitmap);
void MML1_RF_VRF18_FPWMSwitch(kal_bool isFPWM);
void MML1_RF_VRF18_FPWMSwitched_ByRAT(MML1_RF_RAT_T rat_type, kal_bool isFPWM);
void MML1_RF_VRF18_LPM_ModeSet(kal_bool isLPMHWMode);
void MML1_RF_VRF18_LPM_SrcSel(kal_uint32 srcIdx);
void MML1_RF_VRF18_LPM_Enable(kal_bool vrf18_lpm_en);
void MML1_RF_VPA_VOSEL_CWGen( kal_uint8 dc2dc_lvl, kal_uint32 *dc2dc_cw );
void MML1_RF_VPA_VOSEL(kal_uint32 volt);
void MML1_RF_VPA_FPWMSwitch(kal_bool isFPWM);
void MML1_RF_VPA_Enable(MML1_RF_RAT_T rat_type, kal_bool vpa_en);
void MML1_RF_VMIPI_ModeSet(kal_bool isHWMode);
void MML1_RF_VMIPI_SrcSel(kal_uint32 srcIdx);
void MML1_RF_VMIPI_Enable(kal_bool vmipi_en);


kal_uint32 MML1_RF_GetMultiRatRfSharingBitmap( MML1_RF_CHIP_T mml1_rfid );


void MML1_MIPI_POWER_ON(MML1_RF_RAT_T rat_type);
void MML1_MIPI_POWER_OFF(MML1_RF_RAT_T rat_type);
kal_uint32 MML1_MIPI_Gen_Data(kal_uint32 *pData, kal_uint16 mipi_data_seq, MML1_RF_RAT_T rat_type);
kal_uint16 mml1_add_parity_bit(kal_uint16 data);
void MML1_MIPI_IMM_READ(kal_uint32 usid, kal_uint32 addr, kal_uint32 *mipi_data, kal_uint32 port);


void MML1_RF_DRDI_GetConfig_GPIO_MD(Mml1RfDrdiGpioResult *gpioResult);
void MML1_RF_DRDI_GetConfig_GPIO_CCCI(Mml1RfDrdiGpioResult *gpioResult, kal_uint8 numOfDetectPins);
void MML1_RF_DRDI_GetConfig_ADC_MD(Mml1RfDrdiAdcResult *adcResult);
void MML1_RF_DRDI_GetConfig_ADC_CCCI(Mml1RfDrdiAdcResult *adcResult);
void MML1_RF_DRDI_GetConfig_BARCODE(Mml1RfDrdiBarcodeResult *barcodeResult);
kal_uint16 MML1_RF_DRDI_CUSTOM_DynamicInitByGPIO(void *data);
kal_uint16 MML1_RF_DRDI_CUSTOM_DynamicInitByADC(void *data);
kal_uint16 MML1_RF_DRDI_CUSTOM_DynamicInitByBarcode(void *data);



kal_bool MML1_RF_DRDI_CUSTOM_IsDynamicInitEnable(void);
Mml1RfDrdiDynamicInitParam* MML1_RF_DRDI_Dynamic_GetParamAddr(MML1_RF_RAT_T rat_type);


void MML1_RF_ENTER_FLIGHTMODE_ENTRYPOINT(void);
void MML1_RF_LEAVE_FLIGHTMODE_ENTRYPOINT(void);


void MML1_RF_EL1_DBG_ENTRY(void);
void MML1_RF_DUMP_BSILOGGER( MML1_RF_RAT_T rat_type );
void MML1_RF_DUMP_RFCW( MML1_RF_RAT_T rat_type );
void MML1_RF_SPI_REG_CHECK(void);


kal_uint16 MML1_RF_Get_RFIC_Info(MML1_RF_RAT_T mode);
kal_uint32 MML1_RF_Get_RAT_Info(void);


void MML1_RF_Register_TxPowerOffsetInfo_CallbackFunction( MML1_RF_RAT_T rat_type );
# 75 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h" 2




typedef struct
{
   kal_uint16 tempdacData[8];
}ul1cal_tempdacData_T;

typedef struct
{
   U_sTEMPAGCOFFSET pathlossData[8];
}ul1cal_pathlossData_T;

typedef struct
{
   U_sRAMPDATA txdacData;
}ul1cal_txdacData_T;


typedef struct
{
   U_sPAOCTLVLSETTING txPaOctLevData;
}ul1cal_txPaOctLevData_T;

typedef struct
{
   U_sPARACHTMCOMPDATA txPrachTmCompData;
}ul1cal_txPrachTmCompData_T;
# 112 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{
   U_sAFCDACDATA afcDacData;
}ul1cal_afcDacData_T;

typedef struct
{
   U_sAFCCAPDATA afcCapData;
}ul1cal_afcCapData_T;



typedef struct
{
   U_sUl1dRfCustomInputData umtsRfCustomInput;
}ul1cal_umtsRfCustomInput_T;




typedef struct
{
   U_sAGCOFFSETRXD pathlossData;
}ul1cal_pathlossRxdData_T;

typedef struct
{
   U_sPADRIFTSETTING txPaDriftCompData;
}ul1cal_txPaDriftCompData_T;




typedef UL1_UMTS_MIPI_TPC_T ul1mipi_tpcData_T;
# 154 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{
   UL1_MIPI_DATA_SUBBAND_TABLE_T mipiTxData[18];
}ul1mipi_txData_T;

typedef struct
{
   UL1_MIPI_DATA_TABLE_T mipiAsmIsoData[1];
}ul1mipi_asmIsoData_T;

typedef struct
{
   UL1_MIPI_EVENT_TABLE_T mipiTxEvent[16];
}ul1mipi_txEvent_T;

typedef struct
{
   UL1_MIPI_DATA_SUBBAND_TABLE_T mipiRxData[28];
}ul1mipi_rxData_T;

typedef struct
{
   UL1_MIPI_EVENT_TABLE_T mipiRxEvent[24];
}ul1mipi_rxEvent_T;

typedef struct
{
   UL1_MIPI_DATA_TABLE_T mipiInitData[30];
}ul1mipi_initCwData_T;

typedef struct
{
   UL1_MIPI_DATA_TABLE_T mipiSleepData[20];
}ul1mipi_sleepCwData_T;
# 259 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef void (*Ul1CustomFunction)(void *usrDataPtr);
# 268 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   kal_uint32 bandToModify;


   kal_uint8 lnaPortNum;


   kal_uint8 txOutputSel;



   kal_uint8 lnaPortNum2;


} Ul1CustomDynamicInitLnaPortTxPath;
# 293 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   kal_uint32 bandToModify;




   kal_uint32 asmLogics[(15)];







} Ul1CustomDynamicInitUmtsBpiData;
# 318 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sRAMPDATA *TxRampData[(5)];

} Ul1CustomDynamicInitUmtsTxRampData;
# 332 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sPAOCTLVLSETTING *TxPaOctLvl[(5)];

} Ul1CustomDynamicInitUmtsTxPaOctLvlData;
# 346 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sTEMPAGCOFFSET *RxPathLoss[(5)];

} Ul1CustomDynamicInitUmtsRxPathLossData;
# 360 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sPARACHTMCOMPDATA *TxPrachTmComp[(5)];

} Ul1CustomDynamicInitUmtsTxPrachTmCompData;
# 374 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   kal_uint16 *UTempDac;

} Ul1CustomDynamicInitUmtsTempDac;
# 388 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sAFCDACDATA *UAfcDac;

} Ul1CustomDynamicInitUmtsAfcDac;
# 402 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1cal.h"
typedef struct
{

   U_sAFCCAPDATA *UAfcCap;

} Ul1CustomDynamicInitUmtsAfcCap;


typedef struct
{
   MIPI_Setting mipiSetting;
   UL1_MIPI_DATA_TABLE_T *initTable_p;
   UL1_MIPI_DATA_TABLE_T *sleepTable_p;
   UL1_MIPI_EVENT_TABLE_T **rxEventTable_p;
   UL1_MIPI_DATA_SUBBAND_TABLE_T **rxDataTable_p;
   UL1_MIPI_EVENT_TABLE_T **txEventTable_p;
   UL1_MIPI_DATA_SUBBAND_TABLE_T **txDataTable_p;
   UL1_UMTS_MIPI_TPC_T **tpcTable_p;
   UL1_MIPI_DATA_TABLE_T **asmIsoTable_p;






}Ul1CustomDynamicInitMipiData;







typedef enum
{
   UL1CUSTOM_NULL_ACTION_ID = (0),
   UL1CUSTOM_BASE_PROC_ACTION_ID = UL1CUSTOM_NULL_ACTION_ID,
   UL1CUSTOM_GPIO_DETECTION = (1),
   UL1CUSTOM_ADC_DETECTION = (2),
   UL1CUSTOM_NVRAM_BARCODE_DETECTION = (3),
   UL1CUSTOM_MAX_PROC_ACTIONS

} Ul1CustomActionId;







typedef struct
{

   U_sUl1dRfBpiData umtsPdata;


   U_sUl1dRfBandIndicator umtsBandIndicator;


   U_sUl1dRfRxLnaPortSel umtsRxLnaPortSel;


   U_sUl1dRfTxPathSel umtsTxPathSel;



   U_sUl1dRxdPathSetting umtsRxdPathSetting;


   kal_uint32 umtsPADriftCompensation;



} Ul1CustomDynamicInitResultRFParams;







typedef struct
{
   kal_uint16 combined_config_index;
   kal_uint8 first_config_index_base;
   kal_uint8 second_config_index_base;
   kal_uint8 third_config_index_base;
   kal_int32 gpio_get_pin_rpc_status;
   kal_uint32 gpio_return_pin_num[(3)];
   kal_uint32 gpio_pin_value[(3)];
   kal_uint32 gpio_combined_pin_value;
   kal_int32 adc_get_ch_num_rpc_status;
   DCL_STATUS adc_dcl_handle_status;
   DCL_STATUS adc_cal_dcl_handle_status;
   kal_uint32 adc_get_ch_num;
   kal_uint32 adc_dac_read_result;
   kal_uint32 adc_volt_translate_result;
   kal_uint8 adc_volt_level;
   kal_bool barcode_lid_read_status;
   kal_uint8 barcode_digit_read_result;
   kal_bool umts_tempdac_lid_write_status;
   kal_bool umts_txrampdata_lid_write_status;
   kal_bool umts_txpaoctlvl_lid_write_status;
   kal_bool umts_rxpathloss_lid_write_status;
   kal_bool umts_txprachtmcomp_lid_write_status;
   kal_bool umts_rf_params_lid_write_status;
   Ul1CustomDynamicInitResultRFParams custom_dynamic_init_result_params;

} Ul1CustomDynamicInitDebug;
# 40 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/wcustomdata.h" 2

# 1 "custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_drdi.h" 1
# 40 "custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_drdi.h"
# 1 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/mml1_rf_global.h" 1
# 41 "custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_drdi.h" 2
# 445 "custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_drdi.h"
void MML1_CUSTOM_GPIO_NON_SMART_PHONE_PIN_ACCESS(kal_int16 *gpio_pin);
void MML1_CUSTOM_ADC_PIN_ACCESS(kal_uint16 *adc_channel_num);
void MML1_CUSTOM_ADC_PARAM(kal_uint16 *adcMeasCountOrder, kal_uint32 *adcMaxVolt, kal_uint16 *adcBit);
void MML1_CUSTOM_GET_CUSTOM_PARAM(Mml1RfDrdiCustomParam *drdiCustomParam);
# 458 "custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_drdi.h"
extern Mml1CustomDynamicInitMipiData *mml1_mipiData_array_ptr[((1) * (1) * (1))];
extern Mml1CustomDynamicInitMipiData mml1CustomMipiData[((1) * (1) * (1))];






extern kal_uint16 MML1_DRDI_GGE_ReMapTable[((1) * (1) * (1))];
extern kal_uint16 MML1_DRDI_UMTS_ReMapTable[((1) * (1) * (1))];
extern kal_uint16 MML1_DRDI_TDS_ReMapTable[((1) * (1) * (1))];
extern kal_uint16 MML1_DRDI_LTE_ReMapTable[((1) * (1) * (1))];
extern kal_uint16 MML1_DRDI_MMRF_ReMapTable[((1) * (1) * (1))];
# 42 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/wcustomdata.h" 2
# 354 "custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/wcustomdata.h"
void UL1CUSTOM_ReplaceAuxAdcCalibrate(kal_uint32 adcDigitalValue, kal_int32 *volt);





extern void UL1CUSTOM_DynamicInitByGPIO(void *data);
extern void UL1CUSTOM_DynamicInitByADC(void *data);
extern void UL1CUSTOM_DynamicInitByNvramBarcode(void *data);
extern void UL1CUSTOM_GPIO_NON_SMART_PHONE_PIN_ACCESS(kal_int16 *gpio_pin);
# 105 "./build/HCT6737M_65_N/LWG_DSDS/header_temp/ul1d_rf_common.h" 2
# 275 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c" 2
# 297 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_bool USE_MML1_DRDI_ReMap = KAL_FALSE;
# 350 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_int16 max_rx_start_offset = (((((kal_int32)(((90)+(15)+10)*3.84)))>(((kal_int32)((200)*3.84))))?(((kal_int32)(((90)+(15)+10)*3.84))):(((kal_int32)((200)*3.84))));
kal_int16 max_tx_start_offset = (((((kal_int32)((170+10)*3.84)))>(((kal_int32)((200)*3.84))))?(((kal_int32)((170+10)*3.84))):(((kal_int32)((200)*3.84))));

kal_int16 max_txcal_start_offset = ((kal_int32)((0)*3.84));

kal_int16 max_rx_end_offset = (((((kal_int32)((20)*3.84)))>(((kal_int32)((20)*3.84))+20))?(((kal_int32)((20)*3.84))):(((kal_int32)((20)*3.84))+20));
kal_int16 max_tx_end_offset = (((((kal_int32)((1)*3.84)))>(((kal_int32)((10)*3.84))+20))?(((kal_int32)((1)*3.84))):(((kal_int32)((10)*3.84))+20));


kal_int16 min_rx_end_offset = (((((kal_int32)((20)*3.84)))<(((kal_int32)((20)*3.84))))?(((kal_int32)((20)*3.84))):(((kal_int32)((20)*3.84))));



kal_int16 min_tx_end_offset = (((((kal_int32)((1)*3.84)))<(((kal_int32)((10)*3.84))))?(((kal_int32)((1)*3.84))):(((kal_int32)((10)*3.84))));

kal_uint8 max_rx_end_reg_idx;
kal_int16 min_rx_off_evt_cancel_margin;


kal_int16 max_rx_dc_reconfig_offset = (((kal_int32)(((90)+(15)+10)*3.84))+((kal_int32)((15)*3.84)));
kal_int16 max_rxd_start_offset = (((((kal_int32)((25)*3.84)))>(((kal_int32)((200)*3.84))))?(((kal_int32)((25)*3.84))):(((kal_int32)((200)*3.84))));
kal_int16 min_rxd_end_offset = (((((kal_int32)((20)*3.84)))<(((kal_int32)((20)*3.84))))?(((kal_int32)((20)*3.84))):(((kal_int32)((20)*3.84))));



kal_uint16 max_offset = (24*4);


kal_uint16 vm_offset = ((24*4) - (42));
kal_uint16 vbias_offset = ((24*4) - (59));
kal_uint16 dc2dc_offset = ((24*4) - (24*4));
kal_uint16 vga_offset = ((24*4) - (24*4));

kal_bool is_3g_mipi_enable = 1;
# 394 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_uint32 tdac_threshold = ((((344) - (226)) >> 1) + (226));
# 404 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_uint8 pa_section = 3;

kal_int16 UMTS_RX_START_TQ_TABLE[9] =
{
                            -((kal_int32)(((90)+(15)+10)*3.84)),
                            -((kal_int32)(((15)+ 2)*3.84)),
                            -((kal_int32)(((15)+ 2)*3.84)),
                            -((kal_int32)((200)*3.84)),
                            -((kal_int32)((100)*3.84)),
                            -((kal_int32)((50)*3.84)),
                            -((kal_int32)((200)*3.84)),
                            -((kal_int32)((100)*3.84)),
                            -((kal_int32)((50)*3.84))
};



kal_int16 UMTS_RX_END_TQ_TABLE[5] =
{
                            ((kal_int32)((20)*3.84)),
                            ((kal_int32)((20)*3.84)),
                            ((kal_int32)((20)*3.84))+20,
                            ((kal_int32)((20)*3.84)),
                            ((kal_int32)((20)*3.84))+20
};


kal_int16 UMTS_TX_START_TQ_TABLE[7] =
{
                            -((kal_int32)((170+10)*3.84)),
                            -((kal_int32)((25)*3.84)),
                            -((kal_int32)((25)*3.84)),
                            -((kal_int32)((25)*3.84)),
                            -((kal_int32)((200)*3.84)),
                            -((kal_int32)((100)*3.84)),
                            -((kal_int32)((50)*3.84))
};

kal_int16 UMTS_TX_END_TQ_TABLE[3] =
{
                            ((kal_int32)((1)*3.84)),
                            ((kal_int32)((10)*3.84)),
                            ((kal_int32)((10)*3.84))+20
};



kal_int16 UMTS_RX_DC_RECONFIG_TQ_TABLE[3] =



{
   -(((kal_int32)(((90)+(15)+10)*3.84))+((kal_int32)((15)*3.84))),
   -(((kal_int32)(((90)+(15)+10)*3.84))),

   -(((kal_int32)(((15)+ 2)*3.84))),

};


kal_int16 UMTS_RXD_START_TQ_TABLE[7] =
{
   -((kal_int32)((25)*3.84)),
   -((kal_int32)((200)*3.84)),
   -((kal_int32)((100)*3.84)),
   -((kal_int32)((50)*3.84)),
   -((kal_int32)((200)*3.84)),
   -((kal_int32)((100)*3.84)),
   -((kal_int32)((50)*3.84))
};

kal_int16 UMTS_RXD_END_TQ_TABLE[5] =
{
   ((kal_int32)((20)*3.84)),
   ((kal_int32)((20)*3.84)),
   ((kal_int32)((20)*3.84))+20,
   ((kal_int32)((20)*3.84)),
   ((kal_int32)((20)*3.84))+20
};




BPI_data_type UMTS_PDATA_TABLE[][2][5] =
{
   { { 0x00000005, 0x00000005, 0x00000005, 0x00000000, 0x00000000 } ,
      { 0x00000005, 0x00000001, 0x00000001, 0x00000000, 0x00000000 } ,
   },
   { { 0x00000005, 0x00000005, 0x00000005, 0x00000000, 0x00000000 } ,
      { 0x00000005, 0x00000001, 0x00000001, 0x00000000, 0x00000000 } ,
   },
   { { 0x00000001, 0x00000001, 0x00000001, 0x00000000, 0x00000000 } ,
      { 0x00000001, 0x00000001, 0x00000001, 0x00000000, 0x00000000 } ,
   },
   { { 0, 0, 0, 0, 0 } ,
      { 0, 0, 0, 0, 0 } ,
   },
   { { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,
      { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,
   },
   { { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,
      { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,
   }
};






BPI_data_type UMTS_PDATA2_RX_TABLE[][5] =
{
   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,

   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,

   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,

   { 0, 0, 0, 0, 0 } ,

   { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } ,

   { 0x00004000, 0x00004000, 0x00004000, 0x00000000, 0x00000000 } ,
};
# 604 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_uint8 DC2DC[3 ] =
{
   1,
   1,
   0
};

kal_uint8 VM_data[3 ] =
{
   0,
   1,
   3
};




kal_uint8 band1_ch_sel = (2);
kal_uint8 band2_ch_sel = (3);
kal_uint8 band3_ch_sel = (0xFF);
kal_uint8 band4_ch_sel = (0xFF);


kal_uint8 band5_ch_sel = (6);
kal_uint8 band6_ch_sel = (0xFF);
kal_uint8 band8_ch_sel = (5);
kal_uint8 band9_ch_sel = (0xFF);
kal_uint8 band10_ch_sel = (0xFF);
kal_uint8 band11_ch_sel = (0xFF);
kal_uint8 band19_ch_sel = (0xFF);


kal_uint8 band1_ch2_sel = (0);
kal_uint8 band2_ch2_sel = (0xFF);
kal_uint8 band3_ch2_sel = (0xFF);
kal_uint8 band4_ch2_sel = (0xFF);
kal_uint8 band5_ch2_sel = (5);
kal_uint8 band6_ch2_sel = (0xFF);
kal_uint8 band8_ch2_sel = (7);
kal_uint8 band9_ch2_sel = (0xFF);
kal_uint8 band10_ch2_sel = (0xFF);
kal_uint8 band11_ch2_sel = (0xFF);
kal_uint8 band19_ch2_sel = (0xFF);


kal_bool pmu_pasetting = KAL_TRUE;
kal_bool ultra_low_cost= 0;
kal_bool TM_enable = 1;
kal_bool VPA_mode_setting = KAL_FALSE;





kal_uint32 rxd_support_mask = ((((0)!=(0xFF))&&((0)!=(0x8)))? 1<<0 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))? 1<<1 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))? 1<<2 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))? 1<<3 : 0) |
                              ((((5)!=(0xFF))&&((5)!=(0x8)))? 1<<4 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))? 1<<5 : 0) |
                              ((((7)!=(0xFF))&&((7)!=(0x8)))? 1<<7 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))? 1<<8 : 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))?1<<9: 0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))?1<<10:0) |
                              ((((0xFF)!=(0xFF))&&((0xFF)!=(0x8)))?1<<18:0);
# 682 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
kal_uint32 rx_diversity_always_on = KAL_FALSE;
kal_uint32 pa_dirft_bitmap = 0x00000000;


kal_uint8 ul1d_BandInfo[5] ={ UMTSBand1,
                              UMTSBand2,
                              UMTSBandNone,
                              UMTSBand5,
                              UMTSBand8};

kal_uint8 band_output_sel[20]={(8),
                               (3),
                               (3),
                               (8),
                               (8),
                               (5),
                               (8),
                               (8),
                               (5),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8),
                               (8)};

kal_bool is_rf_setting_by_nvram = KAL_TRUE;
# 731 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
U_sUl1dRfCustomInputData UMTS_RF_CUSTOM_INPUT_DATA =
{

   0x1234ABCD,


   1,


   2,


   1,



   KAL_TRUE,



   {
      (24*4),
      (42),
      (59),
      (24*4),
      (24*4)
   },


   {

      -((kal_int32)((200)*3.84)),
      -((kal_int32)((100)*3.84)),
      -((kal_int32)((50)*3.84)),


      ((kal_int32)((20)*3.84)),
      ((kal_int32)((20)*3.84))+20,


      -((kal_int32)((200)*3.84)),
      -((kal_int32)((100)*3.84)),
      -((kal_int32)((50)*3.84)),


      ((kal_int32)((10)*3.84)),
      ((kal_int32)((10)*3.84))+20
   },


   {

      0x00000005,
      0x00000005,
      0x00000005,
      0x00000000,
      0x00000000,
      0x00000005,
      0x00000001,
      0x00000001,
      0x00000000,
      0x00000000,

      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,



      0x00000001,
      0x00000001,
      0x00000001,
      0x00000000,
      0x00000000,
      0x00000001,
      0x00000001,
      0x00000001,
      0x00000000,
      0x00000000,

      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,



      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,

      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,



      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,

      0,
      0,
      0,
      0,
      0,



      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,

      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,



      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,

      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,



      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,

      0,
      0,
      0,
      0,
      0,



      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,
      0x00000000,

      0x00004000,
      0x00004000,
      0x00004000,
      0x00000000,
      0x00000000,



      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,

      0,
      0,
      0,
      0,
      0,



      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,

      0,





      0,
      0,
      0,
      0,
      0,


      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,


      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0

   },


   {
      UMTSBand1,
      UMTSBand2,

      UMTSBandNone,

      UMTSBand5,
      UMTSBand8
   },


   {
      (2),
      (3),
      (0xFF),
      (0xFF),
      (6),
      (0xFF),
      (5),
      (0xFF),

      (0xFF),
      (0xFF),
      (0xFF),






      (0),
      (0xFF),
      (0xFF),
      (0xFF),
      (5),
      (0xFF),
      (7),
      (0xFF),
      (0xFF),
      (0xFF),
      (0xFF)

   },


   {
      (3),
      (3),
      (8),
      (8),
      (5),
      (8),
      (5),
      (8),

      (8),
      (8),
      (8)



   },


   KAL_TRUE,



   {
      {
         MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 ,
         MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2,
         MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2,
         MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2
      },
      {
         MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 ,
         MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2 , MPRSetting2,
         MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2,
         MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2, MPRSetting2
      }
   },



   KAL_FALSE,


   0x00000000,


   0,


   1,


   KAL_FALSE,


   0xFFFF,





  KAL_FALSE,
# 1136 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
   {
      KAL_FALSE,
      ANT_RX_BOTH,
   },



   0xABCD1234
};

kal_uint8 ul1custom_debug_enable = (1);
kal_uint8 ul1custom_gpio_set_nums = (2);
kal_uint8 ul1custom_adc_set_nums = (4);
kal_uint8 ul1custom_nvram_barcode_set_nums = (3);
kal_uint8 ul1custom_gpio_nums_in_calc = (1);
kal_uint8 ul1custom_ADC_nums_in_calc = (1);
kal_uint8 ul1custom_nvram_barcode_nums_in_calc = (1);
kal_uint8 ul1custom_first_index = ((0));
kal_uint8 ul1custom_second_index = ((0));
kal_uint8 ul1custom_third_index = ((0));
kal_uint8 ul1custom_first_index_base = (0);
kal_uint8 ul1custom_gpio_num_of_detect_pins_in_use = (1);
kal_uint8 ul1custom_adc_level_total = (4);
kal_uint8 ul1custom_barcode_read_digit_num = (0);
kal_uint8 ul1custom_barcode_digit_value_1 = (8);
kal_uint8 ul1custom_barcode_digit_value_2 = (7);
kal_uint8 ul1custom_barcode_digit_value_3 = (3);
kal_uint8 ul1custom_max_rf_support_band_num = (5);
kal_uint8 ul1custom_adc_calibrate_enable = (0);
kal_uint8 ul1custom_adc_bits = (12);
kal_uint16 ul1custom_adc_meas_count_2_order = (7);
kal_uint16 ul1custom_total_set_nums = ((1) * (1) * (1));
kal_uint16 ul1custom_total_real_set_nums = (1);
kal_uint32 ul1custom_adc_max_input_voltage = (1800000);
# 1184 "modem/ul1/ul1_hs_plus/ul1d_ext/wdata.c"
const kal_bool ul1d_afc_vcxo_support = KAL_FALSE;
