{
   comment_0: "Kintex Ultrascale AXI Stream 2x10G Ethernet Design",
   commentid: "comment_0|",
   font_comment_0: "114",
   guistr: "# # String gsaved with Nlview 6.4.7  2014-07-30 bk=1.3165 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port sys_reset -pg 1 -y 590 -defaultsOSRD
preplace port txn_1 -pg 1 -y 1800 -defaultsOSRD
preplace port pmbus_data -pg 1 -y 2170 -defaultsOSRD
preplace port vauxp2 -pg 1 -y 2340 -defaultsOSRD
preplace port rxp_0 -pg 1 -y 1740 -defaultsOSRD
preplace port sim_speedup_control_0 -pg 1 -y 1780 -defaultsOSRD
preplace port rxp_1 -pg 1 -y 1860 -defaultsOSRD
preplace port rxn_0 -pg 1 -y 1720 -defaultsOSRD
preplace port pmbus_control -pg 1 -y 2190 -defaultsOSRD
preplace port vauxn0 -pg 1 -y 2320 -defaultsOSRD
preplace port sim_speedup_control_1 -pg 1 -y 1880 -defaultsOSRD
preplace port rxn_1 -pg 1 -y 1840 -defaultsOSRD
preplace port pmbus_clk -pg 1 -y 2150 -defaultsOSRD
preplace port vauxn2 -pg 1 -y 2360 -defaultsOSRD
preplace port user_linkup -pg 1 -y 520 -defaultsOSRD
preplace port sys_clk -pg 1 -y 550 -defaultsOSRD
preplace port user_clk -pg 1 -y 1310 -defaultsOSRD
preplace port vauxp8 -pg 1 -y 2380 -defaultsOSRD
preplace port pcie3_ext_pipe_interface -pg 1 -y 440 -defaultsOSRD
preplace port sys_clk_gt -pg 1 -y 570 -defaultsOSRD
preplace port resetdone_0 -pg 1 -y 1370 -defaultsOSRD
preplace port txp_0 -pg 1 -y 2050 -defaultsOSRD
preplace port tx_disable_0 -pg 1 -y 2010 -defaultsOSRD
preplace port s_axis_pause_0 -pg 1 -y 1760 -defaultsOSRD
preplace port vauxn8 -pg 1 -y 2400 -defaultsOSRD
preplace port txp_1 -pg 1 -y 1820 -defaultsOSRD
preplace port tx_resetdone_1 -pg 1 -y 1780 -defaultsOSRD
preplace port tx_disable_1 -pg 1 -y 1760 -defaultsOSRD
preplace port rx_resetdone_1 -pg 1 -y 1740 -defaultsOSRD
preplace port s_axis_pause_1 -pg 1 -y 1800 -defaultsOSRD
preplace port vauxp0 -pg 1 -y 2190 -defaultsOSRD
preplace port pmbus_alert -pg 1 -y 2150 -defaultsOSRD
preplace port txn_0 -pg 1 -y 2030 -defaultsOSRD
preplace port clk125_in -pg 1 -y 2170 -defaultsOSRD
preplace port refclk_diff_port -pg 1 -y 1210 -defaultsOSRD
preplace port pcie_7x_mgt -pg 1 -y 340 -defaultsOSRD
preplace portBus cfg_current_speed -pg 1 -y 400 -defaultsOSRD
preplace portBus prtad_0 -pg 1 -y 1700 -defaultsOSRD
preplace portBus prtad_1 -pg 1 -y 1820 -defaultsOSRD
preplace portBus core_status_0 -pg 1 -y 1330 -defaultsOSRD
preplace portBus core_status_1 -pg 1 -y 1350 -defaultsOSRD
preplace portBus muxaddr_out -pg 1 -y 2230 -defaultsOSRD
preplace portBus cfg_negotiated_width -pg 1 -y 420 -defaultsOSRD
preplace inst eth_pipe_0|mac_phy_ch0 -pg 1 -lvl 2 -y 1610 -defaultsOSRD
preplace inst ch_reset_3 -pg 1 -lvl 7 -y 750 -defaultsOSRD
preplace inst axi_perf_mon_1 -pg 1 -lvl 9 -y 910 -defaultsOSRD
preplace inst eth_pipe_0|c2s_dre|axis_clock_converter_0 -pg 1 -lvl 2 -y 1900 -defaultsOSRD
preplace inst hw_sgl_submit -pg 1 -lvl 2 -y 250 -defaultsOSRD
preplace inst axi_lite_interconnect_1 -pg 1 -lvl 5 -y 1540 -defaultsOSRD
preplace inst eth_pipe_0|c2s_dre -pg 1 -lvl 3 -y 1890 -regy -120 -defaultsOSRD
preplace inst pvtmon_axi_slave_0 -pg 1 -lvl 9 -y 2190 -defaultsOSRD
preplace inst pcie3_ultrascale_0 -pg 1 -lvl 9 -y 430 -defaultsOSRD
preplace inst eth_pipe_0|c2s_dre|rx_interface_0 -pg 1 -lvl 1 -y 1890 -defaultsOSRD
preplace inst hw_sgl_prepare_0 -pg 1 -lvl 7 -y 1060 -defaultsOSRD
preplace inst pcie_mon_gen3_128bit_0 -pg 1 -lvl 10 -y 1130 -defaultsOSRD
preplace inst eth_pipe_0 -pg 1 -lvl 6 -y 1570 -regy -190 -defaultsOSRD
preplace inst hw_sgl_prepare_1 -pg 1 -lvl 8 -y 760 -defaultsOSRD
preplace inst nwl_dma_x8g2_wrapper_0 -pg 1 -lvl 3 -y 230 -defaultsOSRD
preplace inst eth_pipe_1 -pg 1 -lvl 9 -y 1760 -defaultsOSRD
preplace inst reset_top -pg 1 -lvl 1 -y 990 -defaultsOSRD
preplace inst eth_pipe_0|reset_156_inv -pg 1 -lvl 2 -y 1950 -defaultsOSRD
preplace inst eth_pipe_0|logic_low -pg 1 -lvl 1 -y 1960 -defaultsOSRD
preplace inst main_interconnect_0 -pg 1 -lvl 4 -y 860 -defaultsOSRD
preplace inst eth_pipe_0|c2s_dre|axis_dwidth_converter_0 -pg 1 -lvl 3 -y 1920 -defaultsOSRD
preplace inst eth_pipe_0|logic_low_8bit -pg 1 -lvl 1 -y 1560 -defaultsOSRD
preplace inst user_axilite_control_0 -pg 1 -lvl 11 -y 1170 -defaultsOSRD
preplace inst ch_reset_0 -pg 1 -lvl 6 -y 910 -defaultsOSRD
preplace inst eth_pipe_0|s2c_dre -pg 1 -lvl 1 -y 1720 -defaultsOSRD
preplace inst ch_reset_1 -pg 1 -lvl 6 -y 1060 -defaultsOSRD
preplace inst eth_pipe_0|logic_high -pg 1 -lvl 1 -y 1860 -defaultsOSRD
preplace inst ch_reset_2 -pg 1 -lvl 7 -y 670 -defaultsOSRD
preplace netloc eth_pipe_0|rxn_1 1 0 2 NJ 2010 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_txuserrdy_out 1 2 2 NJ 1710 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_rx_statistics_vector 1 2 1 3800
preplace netloc sys_clk_1 1 0 9 NJ 550 NJ 550 NJ 580 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 6110
preplace netloc eth_pipe_0_txp 1 6 6 NJ 1690 NJ 1690 NJ 1450 NJ 1450 NJ 1450 7510
preplace netloc hw_sgl_submit_sgl_alloc_dst_src_n 1 2 1 1130
preplace netloc eth_pipe_0_core_status 1 6 6 NJ 1560 NJ 1560 NJ 1360 NJ 1360 7200 1330 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_txn 1 2 2 NJ 1670 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_rx_statistics_valid 1 2 1 3770
preplace netloc pcie3_ultrascale_0_m_axis_rc 1 2 8 1290 560 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 6800
preplace netloc pcie3_ultrascale_0_m_axis_cq 1 2 8 1280 550 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 6810
preplace netloc hw_sgl_prepare_0_axi_stream_s2c 1 5 4 2890 2260 NJ 1810 5800 880 NJ
preplace netloc axi_lite_interconnect_1_M04_AXI 1 5 4 2800 2350 NJ 2090 NJ 2090 NJ
preplace netloc sys_reset_1 1 0 9 NJ 590 NJ 590 NJ 600 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 6150
preplace netloc hw_sgl_submit_Dout1 1 2 6 1160 650 NJ 610 NJ 610 NJ 610 NJ 610 NJ
preplace netloc clk125_in_1 1 0 9 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2370 NJ 2170 NJ 2170 N
preplace netloc areset_clk156_1 1 6 3 NJ 1550 NJ 1550 6290
preplace netloc eth_pipe_0|refclk_diff_port_1 1 0 2 NJ 1440 3330
preplace netloc nwl_dma_x8g2_wrapper_0_s_axis_cc 1 3 7 1910 330 NJ 330 NJ 330 NJ 330 NJ 330 6280 610 6770
preplace netloc main_interconnect_0_M02_AXI 1 4 4 NJ 1330 NJ 850 NJ 850 5730
preplace netloc hw_sgl_submit_sgl_error_3_2 1 2 6 1130 660 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc eth_pipe_0_qpll0lock_out 1 6 3 NJ 1590 NJ 1590 6210
preplace netloc eth_pipe_0|mac_phy_ch0_txp 1 2 2 NJ 1690 NJ
preplace netloc vauxn2_1 1 0 9 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2410 NJ 2410 NJ 2410 6230
preplace netloc eth_pipe_0|logic_low_8bit_const 1 1 1 NJ
preplace netloc eth_pipe_1_c2s_dre_m_axis 1 7 3 5810 890 6120 1480 6730
preplace netloc axi_lite_interconnect_1_M00_AXI 1 5 4 2690 2230 NJ 1760 NJ 1760 NJ
preplace netloc pcie3_ultrascale_0_user_reset 1 2 8 1310 610 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 630 6730
preplace netloc eth_pipe_0_qpll0outclk_out 1 6 3 NJ 1600 NJ 1600 6190
preplace netloc nwl_dma_x8g2_wrapper_0_cfg_mgmt 1 3 6 1890 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ
preplace netloc vauxn0_1 1 0 9 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2390 NJ 2390 NJ 2390 6140
preplace netloc rxn_1 1 0 6 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 2870
preplace netloc pcie_dma_wrapper_0_user_clk 1 0 12 260 920 560 480 1180 990 1960 1190 2310 1810 2830 2270 5260 930 5760 900 6280 680 6750 510 7190 1310 NJ
preplace netloc eth_pipe_0|reset_156_inv_Res 1 0 4 3090 1810 3390 1900 3830 1470 NJ
preplace netloc eth_pipe_0|logic_low_const 1 1 2 3400 2070 NJ
preplace netloc s_axis_pause_1 1 0 6 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 2840
preplace netloc nwl_dma_x8g2_wrapper_0_cfg_intr 1 3 6 1840 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc rxn_2 1 0 9 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1860 NJ 2320 NJ 1850 NJ 1850 6340
preplace netloc hw_sgl_submit_sgl_alloc_channel 1 2 1 1250
preplace netloc ch_reset_3_Dout 1 7 1 5740
preplace netloc ch_reset_1_Dout 1 6 1 5350
preplace netloc eth_pipe_0|Conn1 1 0 1 3080
preplace netloc eth_pipe_0|rxp_1 1 0 2 NJ 2030 NJ
preplace netloc s_axis_pause_2 1 0 9 NJ 1810 NJ 1810 NJ 1810 NJ 1810 NJ 1840 NJ 2300 NJ 1830 NJ 1830 6320
preplace netloc eth_pipe_0|Conn2 1 3 1 5070
preplace netloc eth_pipe_0|mac_phy_ch0_core_clk156_out1 1 0 4 3090 1620 3360 1840 3780 1430 NJ
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_dma_ch_en 1 1 3 650 520 NJ 520 1790
preplace netloc eth_pipe_0|Conn3 1 0 2 NJ 1480 N
preplace netloc eth_pipe_0|mac_phy_ch0_resetdone 1 2 2 NJ 1630 NJ
preplace netloc eth_pipe_0|c2s_dre|logic_low_const 1 0 1 4090
preplace netloc eth_pipe_0|s_axis_pause_1 1 0 2 NJ 1500 N
preplace netloc user_link_up 1 0 12 250 620 NJ 620 NJ 620 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 640 6760 520 NJ 520 NJ
preplace netloc pcie3_ultrascale_1_cfg_negotiated_width 1 9 3 N 420 NJ 420 NJ
preplace netloc hw_sgl_submit_sgl_wr_valid 1 2 1 1210
preplace netloc axi_interconnect_0_M01_AXI 1 4 3 2330 1340 NJ 860 NJ
preplace netloc pmbus_alert_1 1 0 9 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2360 NJ 2150 NJ 2150 N
preplace netloc eth_pipe_0_txusrclk2_out 1 6 3 NJ 1730 NJ 1730 6120
preplace netloc eth_pipe_0|mac_phy_ch0_txusrclk_out 1 2 2 NJ 1730 NJ
preplace netloc rxp_1 1 0 6 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 2860
preplace netloc pvtmon_axi_slave_0_muxaddr_out 1 9 3 N 2230 NJ 2230 NJ
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_src_aready 1 1 3 620 450 NJ 490 1760
preplace netloc eth_pipe_0|mac_phy_ch0_qpll0outclk_out 1 2 2 N 1570 NJ
preplace netloc eth_pipe_0|logic_high_const 1 1 2 3380 1880 NJ
preplace netloc pcie3_ultrascale_1_pcie_cfg_fc 1 9 1 6780
preplace netloc rxp_2 1 0 9 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1870 NJ 2330 NJ 1860 NJ 1860 6350
preplace netloc pcie_mon_gen3_128bit_0_tx_byte_count 1 10 1 7160
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_wr_ready 1 1 3 670 540 NJ 540 1740
preplace netloc eth_pipe_0|tx_packet_fifo_M_AXIS 1 1 1 3310
preplace netloc eth_pipe_0|sim_speedup_control_1 1 0 2 NJ 2050 NJ
preplace netloc nwl_dma_x8g2_wrapper_0_cfg_msi 1 3 6 1860 390 NJ 390 NJ 390 NJ 390 NJ 390 NJ
preplace netloc pcie3_ultrascale_1_cfg_current_speed 1 9 3 N 400 NJ 400 NJ
preplace netloc hw_sgl_submit_sgl_alloc_num_sgl 1 2 1 1240
preplace netloc eth_pipe_1_txn 1 9 3 NJ 1800 NJ 1800 N
preplace netloc eth_pipe_0|areset_1 1 0 2 NJ 1510 3330
preplace netloc axi_lite_interconnect_1_M01_AXI 1 5 6 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 7150
preplace netloc sim_speedup_control_0 1 0 6 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 2840
preplace netloc hw_sgl_submit_sgl_wr_dst_src_n 1 2 1 N
preplace netloc hw_sgl_submit_sgl_alloc_valid 1 2 1 1160
preplace netloc eth_pipe_0|mac_phy_ch0_core_status 1 2 2 N 1490 NJ
preplace netloc user_axilite_control_0_scaling_factor 1 9 3 6820 990 NJ 990 7530
preplace netloc sim_speedup_control_1 1 0 9 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 2340 NJ 1870 NJ 1870 N
preplace netloc eth_pipe_1_txp 1 9 3 NJ 1820 NJ 1820 N
preplace netloc nwl_dma_x8g2_wrapper_0_s_axis_rq 1 3 7 1900 350 NJ 350 NJ 350 NJ 350 NJ 350 6160 620 6740
preplace netloc eth_pipe_0|c2s_dre|rx_interface_0_m_axis 1 1 1 N
preplace netloc eth_pipe_0|c2s_dre|axis_clock_converter_0_M_AXIS 1 2 1 N
preplace netloc hw_sgl_prepare_0_sgl_data 1 1 7 590 700 NJ 700 NJ 690 NJ 840 NJ 840 NJ 840 5710
preplace netloc vauxp2_1 1 0 9 NJ 2340 NJ 2340 NJ 2340 NJ 2340 NJ 2340 NJ 2400 NJ 2400 NJ 2400 6190
preplace netloc pvtmon_axi_slave_0_pmbus_control 1 9 3 N 2190 NJ 2190 NJ
preplace netloc eth_pipe_0_qpll0outrefclk_out 1 6 3 NJ 1610 NJ 1610 6170
preplace netloc eth_pipe_0|c2s_dre|mac_phy_ch0_m_axis_rx 1 0 1 N
preplace netloc eth_pipe_0|c2s_dre|M01_ARESETN_1 1 0 3 NJ 2020 4450 1810 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_m_axis_rx 1 2 1 3760
preplace netloc nwl_dma_x8g2_wrapper_0_cfg_msix 1 3 6 1830 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc eth_pipe_0|c2s_dre|mac_phy_ch0_areset_clk156_out 1 0 1 4080
preplace netloc vauxp8_1 1 0 9 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2420 NJ 2420 NJ 2420 6270
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_dst_empty 1 1 3 650 20 NJ 460 1700
preplace netloc eth_pipe_0_txusrclk_out 1 6 3 NJ 1750 NJ 1750 6110
preplace netloc eth_pipe_0|c2s_dre|logic_high_const 1 0 1 4030
preplace netloc hw_sgl_prepare_1_axi_stream_s2c 1 8 1 6320
preplace netloc pcie3_ultrascale_1_pcie_7x_mgt 1 9 3 N 340 NJ 340 NJ
preplace netloc pcie_mon_gen3_128bit_0_init_fc 1 10 1 N
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_ready 1 1 3 670 40 NJ 480 1770
preplace netloc eth_pipe_0|c2s_dre|mac_id_cons_const 1 0 1 4020
preplace netloc user_axilite_control_0_mac_id_0 1 5 7 2900 2240 NJ 1800 NJ 1800 NJ 1460 NJ 1460 NJ 1460 7500
preplace netloc Net 1 9 3 N 2150 NJ 2150 NJ
preplace netloc user_axilite_control_0_mac_id_1 1 8 4 6330 1490 NJ 1490 NJ 1490 7490
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_dst_full 1 1 3 660 30 NJ 470 1730
preplace netloc hw_sgl_prepare_0_sgl_available 1 1 7 580 690 NJ 690 NJ 680 NJ 830 NJ 830 NJ 830 5720
preplace netloc ch_reset_2_Dout 1 7 1 5770
preplace netloc Net1 1 9 3 N 2170 NJ 2170 NJ
preplace netloc M01_ARESETN_1 1 1 10 570 470 1190 1000 1970 1200 2290 1820 2810 2280 5280 940 5790 910 6160 1140 NJ 980 7180
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_dst_aready 1 1 3 580 10 NJ 450 1710
preplace netloc hw_sgl_submit_sgl_wr_channel 1 2 1 1200
preplace netloc hw_sgl_submit_Dout 1 2 5 1150 670 NJ 660 NJ 810 NJ 810 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_areset_clk156_out 1 1 3 3420 1890 3850 1450 NJ
preplace netloc pcie3_ultrascale_1_pcie3_cfg_status 1 2 8 1300 570 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 6730
preplace netloc prtad_0 1 0 6 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 2880
preplace netloc hw_sgl_prepare_1_sgl_available 1 1 8 600 630 NJ 630 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 6120
preplace netloc eth_pipe_1_tx_resetdone 1 9 3 NJ 1780 NJ 1780 N
preplace netloc eth_pipe_0_reset_counter_done_out 1 6 3 NJ 1620 NJ 1620 6140
preplace netloc eth_pipe_0|c2s_dre|axis_dwidth_converter_0_M_AXIS 1 3 1 N
preplace netloc eth_pipe_0|c2s_dre|reset_156_inv_Res 1 0 2 NJ 2050 4460
preplace netloc eth_pipe_0|mac_phy_ch0_qpll0outrefclk_out 1 2 2 N 1590 NJ
preplace netloc vauxp0_1 1 0 9 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2380 NJ 2190 NJ 2190 N
preplace netloc sys_clk_gt_1 1 0 9 NJ 570 NJ 570 NJ 590 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 6120
preplace netloc prtad_1 1 0 9 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1850 NJ 2310 NJ 1840 NJ 1840 6330
preplace netloc eth_pipe_0_resetdone 1 6 6 NJ 1630 NJ 1630 NJ 1370 NJ 1370 NJ 1370 N
preplace netloc eth_pipe_0|c2s_dre|mac_phy_ch0_rx_statistics_vector 1 0 1 4050
preplace netloc eth_pipe_0|mac_phy_ch0_gttxreset_out 1 2 2 N 1530 NJ
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_src_full 1 1 3 640 510 NJ 510 1780
preplace netloc hw_sgl_prepare_1_sgl_data 1 1 8 610 640 NJ 640 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 6110
preplace netloc eth_pipe_0_txuserrdy_out 1 6 3 NJ 1710 NJ 1710 6130
preplace netloc eth_pipe_0|c2s_dre|pcie_dma_wrapper_0_user_clk 1 0 3 NJ 2030 4440 1800 NJ
preplace netloc refclk_diff_port_1 1 0 6 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1750 2770
preplace netloc hw_sgl_submit_sgl_wr_data 1 2 1 N
preplace netloc eth_pipe_1_tx_disable 1 9 3 NJ 1760 NJ 1760 N
preplace netloc eth_pipe_0|c2s_dre|mac_phy_ch0_core_clk156_out 1 0 2 4070 2040 4470
preplace netloc nwl_dma_x8g2_wrapper_0_cfg_ctrl 1 3 6 1850 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ
preplace netloc eth_pipe_0_c2s_dre_m_axis 1 6 3 5230 920 NJ 920 6140
preplace netloc eth_pipe_0_tx_disable 1 6 6 NJ 1650 NJ 1650 NJ 1430 NJ 1430 NJ 1430 7530
preplace netloc M00_ARESETN_1 1 4 3 2370 1830 NJ 2250 5230
preplace netloc eth_pipe_0|pcie_dma_wrapper_0_user_clk 1 0 3 3070 2060 NJ 1860 NJ
preplace netloc eth_pipe_0|M01_ARESETN_1 1 0 3 3080 2070 3340 1870 NJ
preplace netloc peripheral_areset 1 1 9 N 980 NJ 980 NJ 700 NJ 1320 2710 1340 NJ 1340 NJ 1340 6260 1470 6770
preplace netloc pcie_mon_gen3_128bit_0_rx_byte_count 1 10 1 7170
preplace netloc hw_sgl_submit_sgl_error_1_0 1 2 5 1110 680 NJ 670 NJ 820 NJ 820 NJ
preplace netloc ch_reset_0_Dout 1 6 1 5370
preplace netloc eth_pipe_0|mac_phy_ch0_gtrxreset_out 1 2 2 N 1510 NJ
preplace netloc eth_pipe_0|mac_id_1 1 0 3 NJ 1910 NJ 1850 NJ
preplace netloc eth_pipe_0|c2s_dre|mac_phy_ch0_rx_statistics_valid 1 0 1 4060
preplace netloc eth_pipe_0|mac_phy_ch0_txusrclk2_out 1 2 2 NJ 1720 NJ
preplace netloc pcie3_ultrascale_0_pcie3_ext_pipe_interface 1 9 3 N 440 NJ 440 NJ
preplace netloc eth_pipe_1_core_status 1 9 3 NJ 1720 7210 1350 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_tx_disable 1 2 2 NJ 1650 NJ
preplace netloc s_axi_1 1 5 4 2850 2290 NJ 1820 NJ 1820 NJ
preplace netloc eth_pipe_1_rx_resetdone 1 9 3 NJ 1740 NJ 1740 N
preplace netloc eth_pipe_0_gtrxreset_out 1 6 3 NJ 1570 NJ 1570 6250
preplace netloc axi_lite_interconnect_1_M02_AXI 1 5 1 2760
preplace netloc vauxn8_1 1 0 9 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2430 NJ 2430 NJ 2430 6330
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_alloc_src_empty 1 1 3 630 460 NJ 500 1750
preplace netloc eth_pipe_0|mac_phy_ch0_reset_counter_done_out 1 2 2 NJ 1610 NJ
preplace netloc eth_pipe_0_gttxreset_out 1 6 3 NJ 1580 NJ 1580 6230
preplace netloc M00_ACLK_1 1 4 5 2330 1740 NJ 1330 5390 1540 NJ 1540 6300
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 2340
preplace netloc S00_AXI_1 1 3 1 1880
preplace netloc user_axilite_control_0_clk_period 1 9 3 6830 1000 NJ 1000 7490
preplace netloc nwl_dma_x8g2_wrapper_0_sgl_dma_ch_reset 1 1 6 660 530 NJ 530 1800 650 NJ 650 2710 750 5390
preplace netloc eth_pipe_0_txn 1 6 6 NJ 1670 NJ 1670 NJ 1440 NJ 1440 NJ 1440 7520
preplace netloc eth_pipe_0|prtad_1 1 0 2 NJ 1610 NJ
preplace netloc eth_pipe_0|mac_phy_ch0_qpll0lock_out 1 2 2 N 1550 NJ
preplace cgraphic comment_0 place abs 999 -299 textcolor 6 linecolor 3 linewidth 0
levelinfo -pg 1 200 410 909 1518 2110 2530 4070 5565 5970 6540 6990 7350 7550
levelinfo -hier eth_pipe_0 3040 3200 3590 4490 5100
levelinfo -hier eth_pipe_0|c2s_dre 4000 4270 4580 4800 4930
",
   textcolor_comment_0: "#008000",
}
0