Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Thu Nov  8 21:48:10 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 481 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.783        0.000                      0                13731       -0.107     -355.792                   8758                13731        1.095        0.000                       0                 10827  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 1.852}        3.704           270.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.783        0.000                      0                13731       -0.107     -355.792                   8758                13731        1.095        0.000                       0                 10823  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :         8758  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation     -355.792ns
PW    :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_83
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[384]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[384]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[384]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[60]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_79
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[385]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[385]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[385]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[59]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_75
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[386]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[386]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[386]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[58]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_71
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[387]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[387]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[387]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[57]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_67
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[388]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[388]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[388]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[56]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[388]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[388]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_63
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[389]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[389]_i_2_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[389]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[55]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_59
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[390]_i_3/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[390]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[390]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/D[2]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[391]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[391]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[391]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[54]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_81
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[392]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[392]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[392]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[53]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_77
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[393]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[393]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[393]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[52]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_73
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[394]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[394]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[394]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[51]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_69
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[395]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[395]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[395]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[50]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_65
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[396]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[396]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[396]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[49]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_61
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[397]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[397]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[397]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[48]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[398]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[398]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[398]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[47]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_55
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[399]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[399]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[399]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[46]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_81
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[400]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[400]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[400]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[45]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_77
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[401]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[401]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[401]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[44]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_73
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[402]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[402]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[402]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[43]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_69
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[403]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[403]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[403]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[42]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_65
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[404]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[404]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[404]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[41]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_61
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[405]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[405]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[405]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[40]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[406]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[406]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[406]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[39]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_55
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[407]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[407]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[407]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[38]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_83
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[384]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[384]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[416]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[29]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[416]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[416]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_79
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[385]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[385]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[417]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[28]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[417]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[417]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_75
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[386]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[386]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[418]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[27]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[418]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[418]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[419]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_71
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[387]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[387]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[419]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[26]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[419]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[419]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[419]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[420]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_67
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[388]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[388]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[420]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[25]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[420]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[420]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_63
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[389]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[389]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[421]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/D[1]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[421]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[421]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[422]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_59
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[390]_i_3/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[390]_i_3_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[422]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/D[0]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[422]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[422]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[422]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[127]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[127]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__24/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[127]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__0/r_key_schedule[241]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[241]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[199]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__5/r_key_schedule_reg[271]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[271]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[170]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__34_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[367]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__34/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[111]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[391]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__10/r_key_schedule_reg[391]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[423]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[24]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[423]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[423]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[424]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_81
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[392]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[392]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[424]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[23]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[424]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[424]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[424]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[425]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_77
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[393]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[393]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[425]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[22]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[425]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[425]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[425]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_73
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[394]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[394]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[426]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[21]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[426]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[426]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_69
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[395]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[395]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[427]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[20]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[427]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[427]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_65
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[396]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[396]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[428]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[19]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[428]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[428]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_61
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[397]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[397]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[429]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[18]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[429]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[429]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[430]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[398]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[398]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[430]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[17]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[430]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[430]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[431]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[103]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[103]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__23/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[103]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/r_key_schedule[249]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[249]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[191]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__4/r_key_schedule_reg[279]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[279]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[162]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__33_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[375]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__33/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[119]_55
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[399]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__9/r_key_schedule_reg[399]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[431]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[16]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[431]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[431]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[431]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b7__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_81
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[400]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[400]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[432]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[15]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[432]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[432]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b6__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_77
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[401]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[401]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[433]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[14]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[433]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[433]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[433]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[434]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b5__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_73
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[402]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[402]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[434]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[13]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[434]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[434]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[434]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b4__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_69
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[403]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[403]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[435]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[12]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[435]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[435]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b3__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_65
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[404]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[404]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[436]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[11]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[436]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[436]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[437]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b2__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_61
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[405]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[405]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[437]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[10]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[437]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[437]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b1__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[406]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[406]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[438]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[9]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[438]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[438]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[439]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.760ns (27.318%)  route 2.022ns (72.682%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[111]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[111]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__26/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[111]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__2/r_key_schedule[225]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[225]_i_1/O
                         net (fo=18, unplaced)        0.304     1.470    gcm_aes_instance/stage1/w_s1_key_schedule[215]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.561 r  gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2/O
                         net (fo=1, unplaced)         0.198     1.759    gcm_aes_instance/stage1/sbox_inferred__3/r_key_schedule_reg[287]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.793 r  gcm_aes_instance/stage1/r_key_schedule[287]_i_1/O
                         net (fo=5, unplaced)         0.242     2.035    gcm_aes_instance/stage1/w_s1_key_schedule[154]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.069 r  gcm_aes_instance/stage1/g0_b0__32_i_1/O
                         net (fo=33, unplaced)        0.278     2.347    gcm_aes_instance/w_s1_key_schedule[383]
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.514 r  gcm_aes_instance/g1_b0__32/O
                         net (fo=1, unplaced)         0.000     2.514    gcm_aes_instance/stage1/r_cipher_key_reg[127]_55
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.576 r  gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[407]_i_2/O
                         net (fo=2, unplaced)         0.198     2.774    gcm_aes_instance/stage1/sbox_inferred__8/r_key_schedule_reg[407]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.808 r  gcm_aes_instance/stage1/r_key_schedule[439]_i_1/O
                         net (fo=1, unplaced)         0.022     2.830    gcm_aes_instance/keyexpan2/w_s1_key_schedule[8]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[439]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[439]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.760ns (27.358%)  route 2.018ns (72.642%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[119]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[119]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__25/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[119]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__1/r_key_schedule[233]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__1/r_key_schedule[233]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[233]_i_1/O
                         net (fo=19, unplaced)        0.305     1.471    gcm_aes_instance/stage1/w_s1_key_schedule[207]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.562 r  gcm_aes_instance/stage1/sbox_inferred__6/r_key_schedule_reg[327]_i_3/O
                         net (fo=2, unplaced)         0.198     1.760    gcm_aes_instance/stage1/sbox_inferred__6/r_key_schedule_reg[327]_i_3_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.794 r  gcm_aes_instance/stage1/r_key_schedule[263]_i_1/O
                         net (fo=4, unplaced)         0.237     2.031    gcm_aes_instance/stage1/r_key_schedule_reg[263]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.065 r  gcm_aes_instance/stage1/g0_b0__31_i_1/O
                         net (fo=33, unplaced)        0.278     2.343    gcm_aes_instance/stage1_n_447
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.510 r  gcm_aes_instance/g1_b7__31/O
                         net (fo=1, unplaced)         0.000     2.510    gcm_aes_instance/stage1/r_cipher_key_reg[103]_61
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.572 r  gcm_aes_instance/stage1/sbox_inferred__7/r_key_schedule_reg[408]_i_2/O
                         net (fo=2, unplaced)         0.198     2.770    gcm_aes_instance/stage1/sbox_inferred__7/r_key_schedule_reg[408]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.804 r  gcm_aes_instance/stage1/r_key_schedule[408]_i_1/O
                         net (fo=1, unplaced)         0.022     2.826    gcm_aes_instance/keyexpan2/w_s1_key_schedule[37]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_cipher_key_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.760ns (27.358%)  route 2.018ns (72.642%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.584     0.048    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_cipher_key_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage1/r_cipher_key_reg[119]/Q
                         net (fo=36, unplaced)        0.319     0.470    gcm_aes_instance/w_s1_key_schedule[119]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.637 r  gcm_aes_instance/g3_b6__25/O
                         net (fo=3, unplaced)         0.231     0.868    gcm_aes_instance/stage1/r_cipher_key_reg[119]_24
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.902 r  gcm_aes_instance/stage1/sbox_inferred__1/r_key_schedule[233]_i_2/O
                         net (fo=3, unplaced)         0.230     1.132    gcm_aes_instance/stage1/sbox_inferred__1/r_key_schedule[233]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.166 r  gcm_aes_instance/stage1/r_key_schedule[233]_i_1/O
                         net (fo=19, unplaced)        0.305     1.471    gcm_aes_instance/stage1/w_s1_key_schedule[207]
                         MUXF7 (Prop_MUXF7_S_O)       0.091     1.562 r  gcm_aes_instance/stage1/sbox_inferred__6/r_key_schedule_reg[327]_i_3/O
                         net (fo=2, unplaced)         0.198     1.760    gcm_aes_instance/stage1/sbox_inferred__6/r_key_schedule_reg[327]_i_3_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.794 r  gcm_aes_instance/stage1/r_key_schedule[263]_i_1/O
                         net (fo=4, unplaced)         0.237     2.031    gcm_aes_instance/stage1/r_key_schedule_reg[263]
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.065 r  gcm_aes_instance/stage1/g0_b0__31_i_1/O
                         net (fo=33, unplaced)        0.278     2.343    gcm_aes_instance/stage1_n_447
                         LUT6 (Prop_LUT6_I0_O)        0.167     2.510 r  gcm_aes_instance/g1_b6__31/O
                         net (fo=1, unplaced)         0.000     2.510    gcm_aes_instance/stage1/r_cipher_key_reg[103]_57
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     2.572 r  gcm_aes_instance/stage1/sbox_inferred__7/r_key_schedule_reg[409]_i_2/O
                         net (fo=2, unplaced)         0.198     2.770    gcm_aes_instance/stage1/sbox_inferred__7/r_key_schedule_reg[409]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.804 r  gcm_aes_instance/stage1/r_key_schedule[409]_i_1/O
                         net (fo=1, unplaced)         0.022     2.826    gcm_aes_instance/keyexpan2/w_s1_key_schedule[36]
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     2.439     3.419    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/C
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         FDRE (Setup_FDRE_C_D)        0.047     3.613    gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]
  -------------------------------------------------------------------
                         required time                          3.613    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  0.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1184]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1184]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1184]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1184]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1184]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1184]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1184]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1184]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1186]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1186]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1186]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1186]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1186]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1186]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1186]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1186]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1187]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1187]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1187]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1187]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1187]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1187]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1187]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1187]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1188]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1188]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1188]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1188]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1188]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1188]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1188]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1188]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1189]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1189]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1189]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1189]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1189]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1189]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1189]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1189]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1190]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1190]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1190]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1190]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1190]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1190]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1190]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1190]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1191]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1191]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1191]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1191]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1191]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1191]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1191]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1191]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1192]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1192]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1192]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1192]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1192]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1192]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1192]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1192]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1194]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1194]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1194]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1194]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1194]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1194]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1194]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1194]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1195]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1195]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1195]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1195]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1195]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1195]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1195]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1195]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1196]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1196]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1196]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1196]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1196]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1196]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1196]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1196]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1197]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1197]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1197]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1197]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1197]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1197]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1197]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1197]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1198]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1198]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1198]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1198]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1198]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1198]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1198]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1198]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1199]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1199]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1199]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1199]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1199]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1199]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1199]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1199]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1200]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1200]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1200]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1200]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1200]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1200]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1200]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1200]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1202]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1202]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1202]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1202]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1202]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1202]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1202]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1202]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1203]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1203]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1203]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1203]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1203]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1203]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1203]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1203]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1204]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1204]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1204]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1204]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1204]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1204]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1204]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1204]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1205]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1205]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1205]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1205]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1205]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1205]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1205]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1205]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1206]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1206]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1206]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1206]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1206]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1206]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1206]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1206]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1207]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1207]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1207]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1207]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1207]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1207]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1207]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1207]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1208]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1208]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1208]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1208]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1208]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1208]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1208]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1208]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1210]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1210]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1210]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1210]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1210]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1210]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1210]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1210]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1211]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1211]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1211]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1211]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1211]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1211]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1211]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1211]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1212]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1212]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1212]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1212]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1212]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1212]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1212]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1212]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1213]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1213]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1213]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1213]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1213]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1213]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1213]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1213]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1214]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1214]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1214]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1214]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1214]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1214]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1214]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1214]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1215]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1215]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1215]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1215]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1215]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1215]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1215]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1215]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1216]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1216]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1216]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1216]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1216]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1216]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1216]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1216]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1218]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1218]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1218]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1218]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1218]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1218]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1218]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1218]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1219]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1219]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1219]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1219]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1219]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1219]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1219]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1219]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1220]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1220]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1220]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1220]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1220]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1220]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1220]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1220]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1221]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1221]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1221]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1221]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1221]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1221]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1221]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1221]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1222]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1222]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1222]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1222]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1222]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1222]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1222]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1222]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1223]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1223]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1223]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1223]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1223]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1223]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1223]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1223]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1224]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1224]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1224]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1224]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1224]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1224]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1224]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1224]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1226]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1226]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1226]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1226]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1226]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1226]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1226]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1226]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1227]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1227]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1227]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1227]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1227]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1227]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1227]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1227]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1228]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1228]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1228]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1228]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1228]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1228]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1228]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1228]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1229]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1229]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1229]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1229]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1229]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1229]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1229]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1229]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1230]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1230]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1230]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1230]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1230]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1230]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1230]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1230]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1231]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1231]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1231]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1231]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1231]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1231]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1231]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1231]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1232]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1232]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1232]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1232]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1232]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1232]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1232]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1232]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1234]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1234]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1234]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1234]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1234]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1234]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1234]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1234]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1235]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1235]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1235]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1235]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1235]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1235]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1235]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1235]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1236]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1236]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1236]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1236]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1236]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1236]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1236]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1236]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1237]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1237]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1237]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1237]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1237]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1237]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1237]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1237]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1238]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1238]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1238]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1238]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1238]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1238]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1238]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1238]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1239]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1239]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1239]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1239]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1239]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1239]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1239]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1239]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage4/r_key_schedule_reg[1240]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[1240]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.114     0.165    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[1240]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage4/r_key_schedule_reg[1240]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage5/r_key_schedule_reg[1240]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1240]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10821, unplaced)     1.259     0.232    gcm_aes_instance/stage5/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage5/r_key_schedule_reg[1240]_srl2/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage5/r_key_schedule_reg[1240]_srl2
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.704
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__36/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__36/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__27/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__27/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__36/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__36/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__38/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__38/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__38/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__38/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__30/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__30/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5p/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4p/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__40/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__40/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6p/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage3p/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__32/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel__32/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__36/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__36/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__17/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__17/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__27/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__27/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__18/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__18/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__36/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__36/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__10/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__10/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__10/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__10/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__19/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__19/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__38/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__38/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__38/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__38/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__14/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__14/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__18/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__18/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__30/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__30/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__11/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__11/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__2/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__2/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__12/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__12/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__15/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__15/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__19/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__19/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__40/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__40/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__4/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__4/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__12/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__12/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__32/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__32/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__36/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__36/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__17/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__17/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__27/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__27/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__18/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__18/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__36/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__36/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__10/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__10/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__10/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__10/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__19/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__19/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__38/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__38/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__38/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__38/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__14/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__14/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__18/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__18/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__30/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__30/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__11/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__11/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__2/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5p/sel__2/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__12/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3/sel__12/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__15/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__15/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__19/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4p/sel__19/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__40/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__40/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__4/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6p/sel__4/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__12/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage3p/sel__12/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__32/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel__32/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



