#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__DR EQU CYREG_GPIO_PRT0_DR
SS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SS__0__HSIOM_MASK EQU 0x000F0000
SS__0__HSIOM_SHIFT EQU 16
SS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__0__INTR EQU CYREG_GPIO_PRT0_INTR
SS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SS__0__MASK EQU 0x10
SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__0__PC EQU CYREG_GPIO_PRT0_PC
SS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SS__0__PORT EQU 0
SS__0__PS EQU CYREG_GPIO_PRT0_PS
SS__0__SHIFT EQU 4
SS__DR EQU CYREG_GPIO_PRT0_DR
SS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__INTR EQU CYREG_GPIO_PRT0_INTR
SS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SS__MASK EQU 0x10
SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__PC EQU CYREG_GPIO_PRT0_PC
SS__PC2 EQU CYREG_GPIO_PRT0_PC2
SS__PORT EQU 0
SS__PS EQU CYREG_GPIO_PRT0_PS
SS__SHIFT EQU 4

/* RED */
RED__0__DR EQU CYREG_GPIO_PRT1_DR
RED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RED__0__HSIOM_MASK EQU 0x0000000F
RED__0__HSIOM_SHIFT EQU 0
RED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RED__0__INTR EQU CYREG_GPIO_PRT1_INTR
RED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RED__0__MASK EQU 0x01
RED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
RED__0__OUT_SEL_SHIFT EQU 0
RED__0__OUT_SEL_VAL EQU 0
RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__0__PC EQU CYREG_GPIO_PRT1_PC
RED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RED__0__PORT EQU 1
RED__0__PS EQU CYREG_GPIO_PRT1_PS
RED__0__SHIFT EQU 0
RED__DR EQU CYREG_GPIO_PRT1_DR
RED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RED__INTR EQU CYREG_GPIO_PRT1_INTR
RED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RED__MASK EQU 0x01
RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__PC EQU CYREG_GPIO_PRT1_PC
RED__PC2 EQU CYREG_GPIO_PRT1_PC2
RED__PORT EQU 1
RED__PS EQU CYREG_GPIO_PRT1_PS
RED__SHIFT EQU 0

/* BLUE */
BLUE__0__DR EQU CYREG_GPIO_PRT1_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BLUE__0__HSIOM_MASK EQU 0x00000F00
BLUE__0__HSIOM_SHIFT EQU 8
BLUE__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT1_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BLUE__0__MASK EQU 0x04
BLUE__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
BLUE__0__OUT_SEL_SHIFT EQU 4
BLUE__0__OUT_SEL_VAL EQU 2
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BLUE__0__PC EQU CYREG_GPIO_PRT1_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT1_PC2
BLUE__0__PORT EQU 1
BLUE__0__PS EQU CYREG_GPIO_PRT1_PS
BLUE__0__SHIFT EQU 2
BLUE__DR EQU CYREG_GPIO_PRT1_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT1_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BLUE__MASK EQU 0x04
BLUE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BLUE__PC EQU CYREG_GPIO_PRT1_PC
BLUE__PC2 EQU CYREG_GPIO_PRT1_PC2
BLUE__PORT EQU 1
BLUE__PS EQU CYREG_GPIO_PRT1_PS
BLUE__SHIFT EQU 2

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 4

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000041
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

/* GREEN */
GREEN__0__DR EQU CYREG_GPIO_PRT1_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GREEN__0__HSIOM_MASK EQU 0x000000F0
GREEN__0__HSIOM_SHIFT EQU 4
GREEN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT1_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GREEN__0__MASK EQU 0x02
GREEN__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GREEN__0__OUT_SEL_SHIFT EQU 2
GREEN__0__OUT_SEL_VAL EQU 1
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT1_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GREEN__0__PORT EQU 1
GREEN__0__PS EQU CYREG_GPIO_PRT1_PS
GREEN__0__SHIFT EQU 1
GREEN__DR EQU CYREG_GPIO_PRT1_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT1_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GREEN__MASK EQU 0x02
GREEN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GREEN__PC EQU CYREG_GPIO_PRT1_PC
GREEN__PC2 EQU CYREG_GPIO_PRT1_PC2
GREEN__PORT EQU 1
GREEN__PS EQU CYREG_GPIO_PRT1_PS
GREEN__SHIFT EQU 1

/* Reset */
Reset__0__DR EQU CYREG_GPIO_PRT3_DR
Reset__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Reset__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Reset__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Reset__0__HSIOM_MASK EQU 0x00F00000
Reset__0__HSIOM_SHIFT EQU 20
Reset__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset__0__INTR EQU CYREG_GPIO_PRT3_INTR
Reset__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Reset__0__MASK EQU 0x20
Reset__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Reset__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Reset__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Reset__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Reset__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Reset__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Reset__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Reset__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Reset__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Reset__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Reset__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Reset__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Reset__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Reset__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Reset__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Reset__0__PC EQU CYREG_GPIO_PRT3_PC
Reset__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Reset__0__PORT EQU 3
Reset__0__PS EQU CYREG_GPIO_PRT3_PS
Reset__0__SHIFT EQU 5
Reset__DR EQU CYREG_GPIO_PRT3_DR
Reset__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Reset__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Reset__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Reset__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset__INTR EQU CYREG_GPIO_PRT3_INTR
Reset__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Reset__MASK EQU 0x20
Reset__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Reset__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Reset__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Reset__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Reset__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Reset__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Reset__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Reset__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Reset__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Reset__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Reset__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Reset__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Reset__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Reset__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Reset__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Reset__PC EQU CYREG_GPIO_PRT3_PC
Reset__PC2 EQU CYREG_GPIO_PRT3_PC2
Reset__PORT EQU 3
Reset__PS EQU CYREG_GPIO_PRT3_PS
Reset__SHIFT EQU 5

/* Reset2 */
Reset2__0__DR EQU CYREG_GPIO_PRT3_DR
Reset2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Reset2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Reset2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Reset2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Reset2__0__HSIOM_MASK EQU 0x000F0000
Reset2__0__HSIOM_SHIFT EQU 16
Reset2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Reset2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Reset2__0__MASK EQU 0x10
Reset2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Reset2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Reset2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Reset2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Reset2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Reset2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Reset2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Reset2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Reset2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Reset2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Reset2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Reset2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Reset2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Reset2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Reset2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Reset2__0__PC EQU CYREG_GPIO_PRT3_PC
Reset2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Reset2__0__PORT EQU 3
Reset2__0__PS EQU CYREG_GPIO_PRT3_PS
Reset2__0__SHIFT EQU 4
Reset2__DR EQU CYREG_GPIO_PRT3_DR
Reset2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Reset2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Reset2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Reset2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset2__INTR EQU CYREG_GPIO_PRT3_INTR
Reset2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Reset2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Reset2__MASK EQU 0x10
Reset2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Reset2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Reset2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Reset2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Reset2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Reset2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Reset2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Reset2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Reset2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Reset2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Reset2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Reset2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Reset2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Reset2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Reset2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Reset2__PC EQU CYREG_GPIO_PRT3_PC
Reset2__PC2 EQU CYREG_GPIO_PRT3_PC2
Reset2__PORT EQU 3
Reset2__PS EQU CYREG_GPIO_PRT3_PS
Reset2__SHIFT EQU 4

/* SenBLE_bless_isr */
SenBLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SenBLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SenBLE_bless_isr__INTC_MASK EQU 0x1000
SenBLE_bless_isr__INTC_NUMBER EQU 12
SenBLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
SenBLE_bless_isr__INTC_PRIOR_NUM EQU 3
SenBLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
SenBLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SenBLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SenBLE_cy_m0s8_ble */
SenBLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
SenBLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
SenBLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
SenBLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
SenBLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
SenBLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
SenBLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
SenBLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
SenBLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
SenBLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
SenBLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
SenBLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
SenBLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
SenBLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
SenBLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
SenBLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
SenBLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
SenBLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
SenBLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
SenBLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
SenBLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
SenBLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
SenBLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
SenBLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
SenBLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
SenBLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
SenBLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
SenBLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
SenBLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
SenBLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
SenBLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
SenBLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
SenBLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
SenBLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
SenBLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
SenBLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
SenBLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
SenBLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
SenBLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
SenBLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
SenBLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
SenBLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
SenBLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
SenBLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
SenBLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
SenBLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
SenBLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
SenBLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
SenBLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
SenBLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
SenBLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
SenBLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
SenBLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
SenBLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
SenBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
SenBLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
SenBLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
SenBLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
SenBLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
SenBLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
SenBLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
SenBLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
SenBLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
SenBLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
SenBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
SenBLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
SenBLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
SenBLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
SenBLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
SenBLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
SenBLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
SenBLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
SenBLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
SenBLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
SenBLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
SenBLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
SenBLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
SenBLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
SenBLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
SenBLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
SenBLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
SenBLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
SenBLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
SenBLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
SenBLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
SenBLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
SenBLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
SenBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
SenBLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
SenBLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
SenBLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
SenBLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
SenBLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
SenBLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
SenBLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
SenBLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
SenBLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
SenBLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
SenBLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
SenBLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
SenBLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
SenBLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
SenBLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
SenBLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
SenBLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
SenBLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
SenBLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
SenBLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
SenBLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
SenBLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
SenBLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
SenBLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
SenBLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
SenBLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
SenBLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
SenBLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
SenBLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
SenBLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
SenBLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
SenBLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
SenBLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
SenBLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
SenBLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
SenBLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
SenBLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
SenBLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
SenBLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
SenBLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
SenBLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
SenBLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
SenBLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
SenBLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
SenBLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
SenBLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
SenBLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
SenBLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
SenBLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
SenBLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
SenBLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
SenBLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
SenBLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
SenBLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
SenBLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
SenBLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
SenBLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
SenBLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
SenBLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
SenBLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
SenBLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
SenBLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
SenBLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
SenBLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
SenBLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
SenBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
SenBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
SenBLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
SenBLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
SenBLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
SenBLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
SenBLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
SenBLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
SenBLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
SenBLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
SenBLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
SenBLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
SenBLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
SenBLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
SenBLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
SenBLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
SenBLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
SenBLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
SenBLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
SenBLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
SenBLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
SenBLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
SenBLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
SenBLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
SenBLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
SenBLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
SenBLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
SenBLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
SenBLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
SenBLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
SenBLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
SenBLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
SenBLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
SenBLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
SenBLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
SenBLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
SenBLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
SenBLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
SenBLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
SenBLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
SenBLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
SenBLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
SenBLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
SenBLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
SenBLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
SenBLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
SenBLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
SenBLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
SenBLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
SenBLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
SenBLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
SenBLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
SenBLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
SenBLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
SenBLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
SenBLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
SenBLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
SenBLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
SenBLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
SenBLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
SenBLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
SenBLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* PrISM_1 */
PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
PrISM_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
PrISM_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A02
PrISM_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A12
PrISM_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
PrISM_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D02
PrISM_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D12
PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PrISM_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
PrISM_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F02
PrISM_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F12
PrISM_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PrISM_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PrISM_1_SyncCtl_ControlReg__0__MASK EQU 0x01
PrISM_1_SyncCtl_ControlReg__0__POS EQU 0
PrISM_1_SyncCtl_ControlReg__1__MASK EQU 0x02
PrISM_1_SyncCtl_ControlReg__1__POS EQU 1
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
PrISM_1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
PrISM_1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PrISM_1_SyncCtl_ControlReg__2__MASK EQU 0x04
PrISM_1_SyncCtl_ControlReg__2__POS EQU 2
PrISM_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PrISM_1_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
PrISM_1_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PrISM_1_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL2
PrISM_1_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PrISM_1_SyncCtl_ControlReg__MASK EQU 0x07
PrISM_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PrISM_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PrISM_1_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* PrISM_2 */
PrISM_2_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PrISM_2_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A03
PrISM_2_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A13
PrISM_2_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PrISM_2_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D03
PrISM_2_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D13
PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PrISM_2_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PrISM_2_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F03
PrISM_2_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F13
PrISM_2_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PrISM_2_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PrISM_2_SyncCtl_ControlReg__0__MASK EQU 0x01
PrISM_2_SyncCtl_ControlReg__0__POS EQU 0
PrISM_2_SyncCtl_ControlReg__1__MASK EQU 0x02
PrISM_2_SyncCtl_ControlReg__1__POS EQU 1
PrISM_2_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PrISM_2_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
PrISM_2_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PrISM_2_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL3
PrISM_2_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PrISM_2_SyncCtl_ControlReg__MASK EQU 0x03
PrISM_2_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PrISM_2_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PrISM_2_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

/* SenTimer_cy_m0s8_tcpwm_1 */
SenTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
SenTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
SenTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
SenTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
SenTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
SenTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
SenTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
SenTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
SenTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
SenTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
SenTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
SenTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
SenTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
SenTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
SenTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
SenTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
SenTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* SPI_Master_miso_m */
SPI_Master_miso_m__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_miso_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_miso_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_Master_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_Master_miso_m__0__HSIOM_SHIFT EQU 4
SPI_Master_miso_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_miso_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_miso_m__0__MASK EQU 0x02
SPI_Master_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_miso_m__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_miso_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_miso_m__0__PORT EQU 0
SPI_Master_miso_m__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_miso_m__0__SHIFT EQU 1
SPI_Master_miso_m__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_miso_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_miso_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_miso_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_miso_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_miso_m__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_miso_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_miso_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_miso_m__MASK EQU 0x02
SPI_Master_miso_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_miso_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_miso_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_miso_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_miso_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_miso_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_miso_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_miso_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_miso_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_miso_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_miso_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_miso_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_miso_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_miso_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_miso_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_miso_m__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_miso_m__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_miso_m__PORT EQU 0
SPI_Master_miso_m__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_miso_m__SHIFT EQU 1

/* SPI_Master_mosi_m */
SPI_Master_mosi_m__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_Master_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_Master_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_Master_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_mosi_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_mosi_m__0__MASK EQU 0x01
SPI_Master_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_Master_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI_Master_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_Master_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_mosi_m__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_mosi_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_mosi_m__0__PORT EQU 0
SPI_Master_mosi_m__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_mosi_m__0__SHIFT EQU 0
SPI_Master_mosi_m__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_mosi_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_mosi_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_mosi_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_mosi_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_mosi_m__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_mosi_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_mosi_m__MASK EQU 0x01
SPI_Master_mosi_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_mosi_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_mosi_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_mosi_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_mosi_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_mosi_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_mosi_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_mosi_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_mosi_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_mosi_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_mosi_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_mosi_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_mosi_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_mosi_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_mosi_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_mosi_m__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_mosi_m__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_mosi_m__PORT EQU 0
SPI_Master_mosi_m__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_mosi_m__SHIFT EQU 0

/* SPI_Master_SCB */
SPI_Master_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_Master_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_Master_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_Master_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_Master_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_Master_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_Master_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_Master_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_Master_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_Master_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_Master_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_Master_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_Master_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_Master_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_Master_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_Master_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_Master_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_Master_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_Master_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_Master_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_Master_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_Master_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_Master_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_Master_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_Master_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_Master_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_Master_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_Master_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_Master_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_Master_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_Master_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_Master_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_Master_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_Master_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_Master_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_Master_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_Master_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_Master_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_Master_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_Master_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_Master_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_Master_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_Master_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_Master_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_Master_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_Master_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_Master_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_Master_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_Master_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_Master_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_Master_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_Master_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_Master_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_Master_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_Master_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_Master_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_Master_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_Master_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_Master_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_Master_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_Master_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_Master_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_Master_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_Master_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_Master_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_Master_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_Master_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_Master_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_Master_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_Master_SCB__SS0_POSISTION EQU 0
SPI_Master_SCB__SS1_POSISTION EQU 1
SPI_Master_SCB__SS2_POSISTION EQU 2
SPI_Master_SCB__SS3_POSISTION EQU 3
SPI_Master_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_Master_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_Master_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_Master_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_Master_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_Master_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_Master_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_Master_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_Master_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_Master_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SPI_Master_SCBCLK */
SPI_Master_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_Master_SCBCLK__DIV_ID EQU 0x00000040
SPI_Master_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_Master_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* SPI_Master_sclk_m */
SPI_Master_sclk_m__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_Master_sclk_m__0__HSIOM_MASK EQU 0x0000F000
SPI_Master_sclk_m__0__HSIOM_SHIFT EQU 12
SPI_Master_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_sclk_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_sclk_m__0__MASK EQU 0x08
SPI_Master_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_Master_sclk_m__0__OUT_SEL_SHIFT EQU 6
SPI_Master_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_Master_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_sclk_m__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_sclk_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_sclk_m__0__PORT EQU 0
SPI_Master_sclk_m__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_sclk_m__0__SHIFT EQU 3
SPI_Master_sclk_m__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_sclk_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_sclk_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_sclk_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_sclk_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_sclk_m__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_sclk_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_sclk_m__MASK EQU 0x08
SPI_Master_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_sclk_m__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_sclk_m__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_sclk_m__PORT EQU 0
SPI_Master_sclk_m__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_sclk_m__SHIFT EQU 3

/* SPI_Master_ss0_m */
SPI_Master_ss0_m__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_Master_ss0_m__0__HSIOM_MASK EQU 0x00000F00
SPI_Master_ss0_m__0__HSIOM_SHIFT EQU 8
SPI_Master_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_ss0_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_ss0_m__0__MASK EQU 0x04
SPI_Master_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_Master_ss0_m__0__OUT_SEL_SHIFT EQU 4
SPI_Master_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_Master_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_ss0_m__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_ss0_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_ss0_m__0__PORT EQU 0
SPI_Master_ss0_m__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_ss0_m__0__SHIFT EQU 2
SPI_Master_ss0_m__DR EQU CYREG_GPIO_PRT0_DR
SPI_Master_ss0_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_Master_ss0_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_Master_ss0_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_Master_ss0_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_ss0_m__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_Master_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_Master_ss0_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_Master_ss0_m__MASK EQU 0x04
SPI_Master_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_Master_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_Master_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_Master_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_Master_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_Master_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_Master_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_Master_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_Master_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_Master_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_Master_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_Master_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_Master_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_Master_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_Master_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_Master_ss0_m__PC EQU CYREG_GPIO_PRT0_PC
SPI_Master_ss0_m__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_Master_ss0_m__PORT EQU 0
SPI_Master_ss0_m__PS EQU CYREG_GPIO_PRT0_PS
SPI_Master_ss0_m__SHIFT EQU 2

/* PrISM_Clock */
PrISM_Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
PrISM_Clock__DIV_ID EQU 0x00000043
PrISM_Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
PrISM_Clock__PA_DIV_ID EQU 0x000000FF

/* PrISM_Clock_1 */
PrISM_Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
PrISM_Clock_1__DIV_ID EQU 0x00000042
PrISM_Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
PrISM_Clock_1__PA_DIV_ID EQU 0x000000FF

/* SenTimerISR */
SenTimerISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SenTimerISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SenTimerISR__INTC_MASK EQU 0x20000
SenTimerISR__INTC_NUMBER EQU 17
SenTimerISR__INTC_PRIOR_MASK EQU 0xC000
SenTimerISR__INTC_PRIOR_NUM EQU 3
SenTimerISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
SenTimerISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SenTimerISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
