{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722893864103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722893864103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 15:37:43 2024 " "Processing started: Mon Aug 05 15:37:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722893864103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722893864103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722893864103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722893864738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722893864738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 3 3 " "Found 3 design units, including 3 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722893873303 ""} { "Info" "ISGN_ENTITY_NAME" "2 display7segmentos " "Found entity 2: display7segmentos" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722893873303 ""} { "Info" "ISGN_ENTITY_NAME" "3 converter " "Found entity 3: converter" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722893873303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722893873303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_tb " "Found entity 1: Decoder_tb" {  } { { "Decoder_tb.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722893873311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722893873311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722893873338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:decoder " "Elaborating entity \"converter\" for hierarchy \"converter:decoder\"" {  } { { "Decoder.sv" "decoder" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722893873344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.sv(61) " "Verilog HDL assignment warning at Decoder.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722893873346 "|Decoder|converter:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.sv(65) " "Verilog HDL assignment warning at Decoder.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722893873346 "|Decoder|converter:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7segmentos display7segmentos:display1 " "Elaborating entity \"display7segmentos\" for hierarchy \"display7segmentos:display1\"" {  } { { "Decoder.sv" "display1" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722893873346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722893873779 "|Decoder|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722893873779 "|Decoder|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Decoder.sv" "" { Text "C:/Users/gabri/OneDrive - Estudiantes ITCR/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio1/DecoderBinarytoBCD/Decoder.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722893873779 "|Decoder|seg2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722893873779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722893873860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722893874259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722893874259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722893874301 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722893874301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722893874301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722893874301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722893874338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 15:37:54 2024 " "Processing ended: Mon Aug 05 15:37:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722893874338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722893874338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722893874338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722893874338 ""}
