verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_9.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_12.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/multiply_13.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/divide_14.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/decoder_8.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_10.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/char_7.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_11.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/display_3.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_4.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/fsm_tester_2.v"
verilog work "C:/Users/user/Documents/ISTD/50.002/Github/ALU_5/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
