
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                test_state
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          25174bf5-117b-47f9-8fce-9a19b99d6755
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2576915)
   Created:                Thu Jun 27 12:02:52 2019
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.0
   Board Part:             xilinx.com:au250:part0:1.0
   Platform VBNV:          xilinx_u250_xdma_201830_2
   Static UUID:            6d0cbc7c-2f18-47c6-8877-51e729503014
   Feature ROM TimeStamp:  1561656294

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 199 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: test_state

Definition
----------
   Signature: test_state (DataPack<float, 16>* f_A_ger_in, DataPack<float, 16>* f_x_gemv_in, DataPack<float, 16>* f_x_ger_in, float* f_y1_ger_in, float* f_y2_ger_in, float* f_y3_ger_in, float* f_y4_ger_in, float* f_y5_ger_in, float* f_y6_ger_in, float* f_y7_ger_in, float* f_y8_ger_in, float* fpga_res_out, float a, int n)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        test_state_1
   Base Address: 0x1800000

   Argument:          f_A_ger_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          f_x_gemv_in
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank3 (MEM_DDR4)

   Argument:          f_x_ger_in
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank1 (MEM_DDR4)

   Argument:          f_y1_ger_in
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y2_ger_in
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y3_ger_in
   Register Offset:   0x4C
   Port:              M_AXI_GMEM5
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y4_ger_in
   Register Offset:   0x58
   Port:              M_AXI_GMEM6
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y5_ger_in
   Register Offset:   0x64
   Port:              M_AXI_GMEM7
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y6_ger_in
   Register Offset:   0x70
   Port:              M_AXI_GMEM8
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y7_ger_in
   Register Offset:   0x7C
   Port:              M_AXI_GMEM9
   Memory:            bank2 (MEM_DDR4)

   Argument:          f_y8_ger_in
   Register Offset:   0x88
   Port:              M_AXI_GMEM10
   Memory:            bank2 (MEM_DDR4)

   Argument:          fpga_res_out
   Register Offset:   0x94
   Port:              M_AXI_GMEM11
   Memory:            bank0 (MEM_DDR4)

   Argument:          a
   Register Offset:   0xA0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          n
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -s -O3 -I/home/burgerm/dace/dace/codegen/include -I/home/burgerm/dace/dace/codegen/../external/hlslib/include -I/home/burgerm/dace/dace/codegen/../runtime/include -I/mnt/scratch/burgerm/thesis_dace/transformations/xilinxBench/.dacecache/perf_synthetic1/build --platform xilinx_u250_xdma_201830_2 --kernel_frequency 200 --advanced.prop kernel.test_state.kernel_flags=-std=c++11\ -DDACE_SYNTHESIS\ -DDACE_XILINX\ -DDACE_XILINX_DEVICE_CODE\ -DHLSLIB_SYNTHESIS\ -std=c++11 --sp test_state_1.m_axi_gmem0:DDR[0] --sp test_state_1.m_axi_gmem1:DDR[3] --sp test_state_1.m_axi_gmem2:DDR[1] --sp test_state_1.m_axi_gmem3:DDR[2] --sp test_state_1.m_axi_gmem4:DDR[2] --sp test_state_1.m_axi_gmem5:DDR[2] --sp test_state_1.m_axi_gmem6:DDR[2] --sp test_state_1.m_axi_gmem7:DDR[2] --sp test_state_1.m_axi_gmem8:DDR[2] --sp test_state_1.m_axi_gmem9:DDR[2] --sp test_state_1.m_axi_gmem10:DDR[2] --sp test_state_1.m_axi_gmem11:DDR[0] --kernel test_state -l -t hw perf_synthetic1_hw.xo -o perf_synthetic1_hw.xclbin 
   Options:       -s
                  -O3
                  -I/home/burgerm/dace/dace/codegen/include
                  -I/home/burgerm/dace/dace/codegen/../external/hlslib/include
                  -I/home/burgerm/dace/dace/codegen/../runtime/include
                  -I/mnt/scratch/burgerm/thesis_dace/transformations/xilinxBench/.dacecache/perf_synthetic1/build
                  --platform xilinx_u250_xdma_201830_2
                  --kernel_frequency 200
                  --advanced.prop kernel.test_state.kernel_flags=-std=c++11\
                  -DDACE_SYNTHESIS\
                  -DDACE_XILINX\
                  -DDACE_XILINX_DEVICE_CODE\
                  -DHLSLIB_SYNTHESIS\
                  -std=c++11
                  --sp test_state_1.m_axi_gmem0:DDR[0]
                  --sp test_state_1.m_axi_gmem1:DDR[3]
                  --sp test_state_1.m_axi_gmem2:DDR[1]
                  --sp test_state_1.m_axi_gmem3:DDR[2]
                  --sp test_state_1.m_axi_gmem4:DDR[2]
                  --sp test_state_1.m_axi_gmem5:DDR[2]
                  --sp test_state_1.m_axi_gmem6:DDR[2]
                  --sp test_state_1.m_axi_gmem7:DDR[2]
                  --sp test_state_1.m_axi_gmem8:DDR[2]
                  --sp test_state_1.m_axi_gmem9:DDR[2]
                  --sp test_state_1.m_axi_gmem10:DDR[2]
                  --sp test_state_1.m_axi_gmem11:DDR[0]
                  --kernel test_state
                  -l
                  -t hw perf_synthetic1_hw.xo
                  -o perf_synthetic1_hw.xclbin 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
