D:/altera/simulations/silly_function.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none D:/altera/simulations/silly_function.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sillyfunction
-- Compiling architecture funct of sillyfunction

} {} {}} D:/altera/projects/VHDL_study/test_bench_1.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none D:/altera/projects/VHDL_study/test_bench_1.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench1
-- Compiling architecture test of testbench1

} {} {}}
