Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_v1_0_behav xil_defaultlib.hdmi_text_controller_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'TMDS_DATA_N' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:142]
ERROR: [VRFC 10-3180] cannot find port 'TMDS_DATA_P' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:141]
ERROR: [VRFC 10-3180] cannot find port 'TMDS_CLK_N' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:140]
ERROR: [VRFC 10-3180] cannot find port 'TMDS_CLK_P' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:139]
ERROR: [VRFC 10-3180] cannot find port 'ade' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:136]
ERROR: [VRFC 10-3180] cannot find port 'aux2_din' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:135]
ERROR: [VRFC 10-3180] cannot find port 'aux1_din' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:134]
ERROR: [VRFC 10-3180] cannot find port 'aux0_din' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:133]
ERROR: [VRFC 10-3180] cannot find port 'vde' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:130]
ERROR: [VRFC 10-3180] cannot find port 'vsync' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:129]
ERROR: [VRFC 10-3180] cannot find port 'hsync' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:128]
ERROR: [VRFC 10-3180] cannot find port 'blue' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:127]
ERROR: [VRFC 10-3180] cannot find port 'green' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:126]
ERROR: [VRFC 10-3180] cannot find port 'red' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:125]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:123]
ERROR: [VRFC 10-3180] cannot find port 'pix_clk_locked' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:121]
ERROR: [VRFC 10-3180] cannot find port 'pix_clkx5' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:120]
ERROR: [VRFC 10-3180] cannot find port 'pix_clk' on this module [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:119]
ERROR: [VRFC 10-9078] illegal recursive instantiation of instance 'inst' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:97]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
