Warning (10268): Verilog HDL information at Cafeteira.sv(15): always construct contains both blocking and non-blocking assignments File: D:/verilog/Cafeteira/Cafeteira.sv Line: 15
