

================================================================
== Vitis HLS Report for 'circular_shift_reg'
================================================================
* Date:           Wed Jun  5 00:10:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     283|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     -|     740|     973|    0|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     508|    -|
|Register         |        -|     -|     238|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       17|     0|     978|    1764|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  127|  186|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       16|   0|  613|  787|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |       16|   0|  740|  973|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_mem_V_U  |regs_mem_V_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     9|    8|     1|           72|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                              |        1|  0|   0|    0|     9|    8|     1|           72|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1072_1_fu_545_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln1072_fu_296_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln43_1_fu_381_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln43_2_fu_412_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln43_3_fu_443_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln43_4_fu_474_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln43_5_fu_505_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln43_fu_350_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln70_1_fu_329_p2     |         +|   0|  0|  12|           5|           3|
    |add_ln70_2_fu_360_p2     |         +|   0|  0|  12|           5|           3|
    |add_ln70_3_fu_391_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln70_4_fu_422_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln70_5_fu_453_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln70_6_fu_484_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln70_7_fu_515_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln70_8_fu_528_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln70_9_fu_540_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln70_fu_290_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln885_fu_261_p2      |         +|   0|  0|  12|           5|           1|
    |icmp_ln1064_fu_266_p2    |      icmp|   0|  0|   9|           5|           4|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln38_fu_272_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln43_1_fu_342_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln43_2_fu_373_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln43_3_fu_404_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln43_4_fu_435_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln43_5_fu_466_p3  |    select|   0|  0|   4|           1|           2|
    |select_ln43_6_fu_497_p3  |    select|   0|  0|   4|           1|           2|
    |select_ln43_7_fu_533_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln43_8_fu_558_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln43_fu_316_p3    |    select|   0|  0|   4|           1|           4|
    |xor_ln70_fu_310_p2       |       xor|   0|  0|   5|           4|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 283|         106|         104|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  409|         77|    1|         77|
    |ap_done              |    9|          2|    1|          2|
    |gmem_blk_n_AW        |    9|          2|    1|          2|
    |gmem_blk_n_B         |    9|          2|    1|          2|
    |gmem_blk_n_W         |    9|          2|    1|          2|
    |regs_mem_V_address0  |   37|          7|    4|         28|
    |regs_mem_V_address1  |   26|          5|    4|         20|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  508|         97|   13|        133|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  76|   0|   76|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_rst_n_inv               |   1|   0|    1|          0|
    |ap_rst_reg_1               |   1|   0|    1|          0|
    |ap_rst_reg_2               |   1|   0|    1|          0|
    |empty_reg_626              |   4|   0|    4|          0|
    |regs_mem_V_load_1_reg_664  |   8|   0|    8|          0|
    |regs_mem_V_load_2_reg_669  |   8|   0|    8|          0|
    |regs_mem_V_load_3_reg_684  |   8|   0|    8|          0|
    |regs_mem_V_load_4_reg_689  |   8|   0|    8|          0|
    |regs_mem_V_load_5_reg_714  |   8|   0|    8|          0|
    |regs_mem_V_load_6_reg_719  |   8|   0|    8|          0|
    |regs_mem_V_load_7_reg_739  |   8|   0|    8|          0|
    |regs_mem_V_load_8_reg_744  |   8|   0|    8|          0|
    |regs_mem_V_load_reg_649    |   8|   0|    8|          0|
    |regs_wptr_V                |   5|   0|    5|          0|
    |select_ln38_reg_614        |   5|   0|    5|          0|
    |select_ln43_7_reg_704      |   4|   0|    4|          0|
    |select_ln43_8_reg_709      |   4|   0|    4|          0|
    |trunc_ln_reg_734           |  60|   0|   60|          0|
    |xor_ln70_reg_639           |   4|   0|    4|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 238|   0|  238|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  128|          m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   16|          m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  128|          m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

