Digital IC Design



Category
Cadence
Synopsys
Open-Source EDA



Logic Simulation
NCSim, Xcelium Logic Simulator
VCS, Verdi (functional verification)
Icarus Verilog, GHDL, Verilator


RTL Synthesis
Genus Synthesis Solution
Design Compiler, DC Ultra
Yosys


Physical Design
Innovus Implementation System
IC Compiler II
OpenROAD, OpenLane, Qflow


Timing Analysis
Tempus Timing Signoff Solution
PrimeTime, PrimeTime SI
OpenSTA


Physical Verification
Pegasus Verification System, PVS
IC Validator
Magic VLSI, KLayout, Netgen


Power Analysis
Joules Power Analysis, Voltus IC Power
PrimePower, PowerCompiler
Open-PDKs (limited), OpenROAD (emerging)


Analog IC Design



Category
Cadence
Synopsys
Open-Source EDA



Schematic Capture
Virtuoso Schematic Editor
Custom Compiler (Schematic Editor)
Xschem, gEDA


Simulation
Spectre, Spectre RF, AMS Designer
PrimeSim (HSPICE, FineSim, CustomSim)
XYCE, Ngspice


Layout Design
Virtuoso Layout Suite
Custom Compiler (Layout Editor)
Magic VLSI, KLayout


DRC/LVS
Assura, PVS (DRC, LVS, ERC)
IC Validator (DRC, LVS)
KLayout, Magic VLSI, Netgen (LVS)


Parasitic Extraction
Quantus Extraction Solution
StarRC (Parasitic Extraction)
KLayout (basic), FastCap (limited)


Technology Support
Strong (TSMC, Intel, Samsung, GF PDKs)
Strong (TSMC, Intel, Samsung, GF PDKs)
Limited (SkyWater 130nm, some open PDKs)


License Type
Proprietary (subscription/token-based)
Proprietary (subscription/token-based)
Open-source (free, e.g., GPL, MIT)


Best For
RF, mixed-signal, high-precision analog
Advanced nodes, photonic, mixed-signal
Academic, prototyping, small-scale designs


