

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:20:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_8_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_8, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 12 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 14 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i9 %r_V_9 to i10" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%ret_V_21 = sub i10 %lhs_V, %sext_ln1193" [firmware/myproject.cpp:50]   --->   Operation 16 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_21, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [5/5] (2.53ns)   --->   "%p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 18 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %p_Val2_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i8 %tmp_8 to i12" [firmware/myproject.cpp:50]   --->   Operation 22 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%mul_ln1192 = mul i12 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 23 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1192_1 = mul i12 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_Val2_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i12 %mul_ln1192_1, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 27 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_22, i32 4, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 28 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i8 %tmp_8 to i10" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%mul_ln1192_2 = mul i10 %sext_ln1192_4, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 30 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)" [firmware/myproject.cpp:51]   --->   Operation 31 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_9, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 32 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%add_ln1192_7 = add i10 -4, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 33 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_7, i32 2, i32 9)" [firmware/myproject.cpp:51]   --->   Operation 34 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [5/5] (2.53ns)   --->   "%p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 35 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %p_Val2_s to i12" [firmware/myproject.cpp:53]   --->   Operation 36 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %p_Val2_s to i11" [firmware/myproject.cpp:52]   --->   Operation 37 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_s, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 38 'bitconcatenate' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i9 %r_V_12 to i10" [firmware/myproject.cpp:52]   --->   Operation 39 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%ret_V_30 = sub i10 %sext_ln703_3, %sext_ln1193" [firmware/myproject.cpp:52]   --->   Operation 40 'sub' 'ret_V_30' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i10 %ret_V_30 to i11" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.72ns)   --->   "%add_ln1192_13 = add i11 16, %sext_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %add_ln1192_13 to i16" [firmware/myproject.cpp:52]   --->   Operation 43 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i16 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 44 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (1.55ns)   --->   "%mul_ln700_1 = mul i12 %sext_ln700_2, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 45 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_21 = add i10 -28, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 46 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192_22 = add i10 %lhs_V, %add_ln1192_21" [firmware/myproject.cpp:54]   --->   Operation 47 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_22, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 48 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [5/5] (2.53ns)   --->   "%p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 49 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %lhs_V to i11" [firmware/myproject.cpp:54]   --->   Operation 50 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_16 = sub i11 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:54]   --->   Operation 51 'sub' 'r_V_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_23 = add i11 16, %r_V_16" [firmware/myproject.cpp:54]   --->   Operation 52 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i11 %add_ln1192_23 to i16" [firmware/myproject.cpp:54]   --->   Operation 53 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i16 %sext_ln1118_6, %sext_ln1118_6" [firmware/myproject.cpp:54]   --->   Operation 54 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r_V_17)   --->   "%shl_ln1118_1 = shl i16 %mul_ln1118_3, 4" [firmware/myproject.cpp:54]   --->   Operation 55 'shl' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r_V_17)   --->   "%shl_ln1118_2 = shl i16 %mul_ln1118_3, 1" [firmware/myproject.cpp:54]   --->   Operation 56 'shl' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_V_17 = add i16 %shl_ln1118_2, %shl_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'r_V_17' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_17, i32 8, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 58 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 59 [4/5] (4.33ns)   --->   "%p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 59 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [5/5] (2.53ns)   --->   "%p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 60 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i8 %p_Val2_2 to i10" [firmware/myproject.cpp:50]   --->   Operation 61 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_2, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 62 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.72ns)   --->   "%sub_ln1192_3 = sub i10 %sext_ln1192_3, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 63 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_8, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 64 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.72ns)   --->   "%sub_ln1192 = sub i10 %shl_ln1, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 65 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i10 %sub_ln1192, %sub_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 66 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_24 = add i10 12, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 67 'add' 'ret_V_24' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_24, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 68 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [5/5] (2.53ns)   --->   "%p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 69 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [5/5] (2.53ns)   --->   "%p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)" [firmware/myproject.cpp:51]   --->   Operation 70 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.72ns)   --->   "%add_ln1192_5 = add i10 %mul_ln1192_2, %lhs_V_2" [firmware/myproject.cpp:51]   --->   Operation 71 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_8, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 72 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i10 %add_ln1192_5, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 73 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_26 = add i10 -28, %sub_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 74 'add' 'ret_V_26' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_26, i32 2, i32 9)" [firmware/myproject.cpp:51]   --->   Operation 75 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [5/5] (2.53ns)   --->   "%p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 76 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [4/5] (4.33ns)   --->   "%p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 77 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [5/5] (2.53ns)   --->   "%p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 78 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/1] (0.72ns)   --->   "%ret_V_28 = add i10 -20, %mul_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 79 'add' 'ret_V_28' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_28, i32 2, i32 9)" [firmware/myproject.cpp:52]   --->   Operation 80 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [5/5] (2.53ns)   --->   "%p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 81 'call' 'p_064' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%shl_ln1118 = shl i16 %mul_ln1118, 3" [firmware/myproject.cpp:52]   --->   Operation 82 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_V_13 = add i16 %mul_ln1118, %shl_ln1118" [firmware/myproject.cpp:52]   --->   Operation 83 'add' 'r_V_13' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_13, i32 8, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 84 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [5/5] (2.53ns)   --->   "%p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 85 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (1.87ns)   --->   "%mul_ln700_2 = mul i12 13, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 86 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 1.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1)   --->   "%mul_ln700_3 = mul i12 52, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 87 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1 = add i12 %mul_ln700_2, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [4/5] (4.33ns)   --->   "%p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 89 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [5/5] (2.53ns)   --->   "%p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 90 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %p_Val2_8 to i10" [firmware/myproject.cpp:54]   --->   Operation 91 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.49ns) (grouped into DSP with root node ret_V_35)   --->   "%mul_ln1192_5 = mul i10 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:54]   --->   Operation 92 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_35 = add i10 -12, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 93 'add' 'ret_V_35' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_35, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i8 %p_Val2_8 to i12" [firmware/myproject.cpp:53]   --->   Operation 95 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [3/5] (4.33ns)   --->   "%p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 96 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [4/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 97 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [4/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 98 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [4/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)" [firmware/myproject.cpp:51]   --->   Operation 99 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [4/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 100 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [3/5] (4.33ns)   --->   "%p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 101 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 102 [4/5] (4.33ns)   --->   "%p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 102 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [4/5] (4.33ns)   --->   "%p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 103 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [4/5] (4.33ns)   --->   "%p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 104 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln703 = add i8 -3, %p_Val2_8" [firmware/myproject.cpp:53]   --->   Operation 105 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [5/5] (2.53ns)   --->   "%p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 106 'call' 'p_060' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%rhs_V_3 = mul i12 104, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 107 'mul' 'rhs_V_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i12 %add_ln700_1, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 108 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_32, i32 4, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 109 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln703_1 = add i8 %p_Val2_8, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 110 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [5/5] (2.53ns)   --->   "%p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 111 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [3/5] (4.33ns)   --->   "%p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 112 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [4/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 113 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [5/5] (2.53ns)   --->   "%p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 114 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 115 [2/5] (4.33ns)   --->   "%p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 115 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [3/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 116 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [3/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 117 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [3/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)" [firmware/myproject.cpp:51]   --->   Operation 118 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [3/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 119 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [2/5] (4.33ns)   --->   "%p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 120 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [3/5] (4.33ns)   --->   "%p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 121 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [3/5] (4.33ns)   --->   "%p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 122 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [3/5] (4.33ns)   --->   "%p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 123 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [4/5] (4.33ns)   --->   "%p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 124 'call' 'p_060' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [5/5] (2.53ns)   --->   "%p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_059' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [4/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 126 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [2/5] (4.33ns)   --->   "%p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 127 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [3/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [4/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 129 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln703_2 = add i8 5, %p_Val2_s" [firmware/myproject.cpp:54]   --->   Operation 130 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [5/5] (2.53ns)   --->   "%p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 131 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 132 [1/5] (2.60ns)   --->   "%p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 132 'call' 'p_s' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [2/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 133 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [2/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 134 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [2/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [2/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 136 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/5] (2.60ns)   --->   "%p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 137 'call' 'p_5' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [2/5] (4.33ns)   --->   "%p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 138 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [2/5] (4.33ns)   --->   "%p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 139 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [2/5] (4.33ns)   --->   "%p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 140 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [3/5] (4.33ns)   --->   "%p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 141 'call' 'p_060' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [4/5] (4.33ns)   --->   "%p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 142 'call' 'p_059' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [3/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 143 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [1/5] (2.60ns)   --->   "%p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 144 'call' 'p_1' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [2/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 145 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [3/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 146 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [4/5] (4.33ns)   --->   "%p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 147 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %p_Val2_s to i9" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i4 %p_s to i8" [firmware/myproject.cpp:50]   --->   Operation 149 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%r_V_10 = mul i8 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 150 'mul' 'r_V_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i8 -4, %r_V_10" [firmware/myproject.cpp:50]   --->   Operation 151 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/5] (2.60ns)   --->   "%p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 152 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %p_Val2_1 to i9" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i4 %p_Val2_3 to i9" [firmware/myproject.cpp:50]   --->   Operation 154 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = sub i9 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 155 'sub' 'ret_V_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i9 15, %ret_V_23" [firmware/myproject.cpp:50]   --->   Operation 156 'add' 'add_ln1192' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/5] (2.60ns)   --->   "%p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 157 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [1/5] (2.60ns)   --->   "%p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)" [firmware/myproject.cpp:51]   --->   Operation 158 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/5] (2.60ns)   --->   "%p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 159 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [1/5] (2.60ns)   --->   "%p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 160 'call' 'p_6' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [1/1] (0.70ns)   --->   "%r_V_11 = sub i9 0, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 161 'sub' 'r_V_11' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/5] (2.60ns)   --->   "%p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 162 'call' 'p_064' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V_11, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 163 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i13 %lhs_V_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 164 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 165 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %rhs_V_2 to i14" [firmware/myproject.cpp:52]   --->   Operation 166 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i14 %sext_ln703_2, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 167 'add' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %p_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i9 %tmp_s to i14" [firmware/myproject.cpp:52]   --->   Operation 169 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_14 = add i14 %ret_V_29, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 170 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/5] (2.60ns)   --->   "%p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 171 'call' 'p_7' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %p_7, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 172 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i9 %tmp_1 to i14" [firmware/myproject.cpp:52]   --->   Operation 173 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_15 = add i14 %add_ln1192_14, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 174 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_31 = add i14 -192, %add_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 175 'add' 'ret_V_31' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_31, i32 6, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 176 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [2/5] (4.33ns)   --->   "%p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 177 'call' 'p_060' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [3/5] (4.33ns)   --->   "%p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 178 'call' 'p_059' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %p_Val2_2 to i9" [firmware/myproject.cpp:53]   --->   Operation 179 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.70ns)   --->   "%ret_V_33 = add nsw i9 %rhs_V_4, %lhs_V_4" [firmware/myproject.cpp:53]   --->   Operation 180 'add' 'ret_V_33' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [2/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 181 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 182 [1/5] (2.60ns)   --->   "%p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 182 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [2/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 183 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 184 [3/5] (4.33ns)   --->   "%p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 184 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i8 %add_ln700 to i14" [firmware/myproject.cpp:50]   --->   Operation 185 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i9 %add_ln1192 to i14" [firmware/myproject.cpp:50]   --->   Operation 186 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (1.46ns)   --->   "%mul_ln700 = mul i14 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 187 'mul' 'mul_ln700' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %mul_ln700, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 188 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %p_Val2_4, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 189 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %tmp_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 190 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.79ns)   --->   "%ret_V_25 = sub i18 %shl_ln, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 191 'sub' 'ret_V_25' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %ret_V_25, i32 10, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 192 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %p_Val2_5 to i5" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.70ns)   --->   "%ret_V = add i5 -6, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 194 'add' 'ret_V' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i4 %p_Val2_s_26 to i5" [firmware/myproject.cpp:51]   --->   Operation 195 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%ret_V_7 = add i5 -4, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 196 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i5 %ret_V to i10" [firmware/myproject.cpp:51]   --->   Operation 197 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%sext_ln1118_1 = sext i5 %ret_V_7 to i10" [firmware/myproject.cpp:51]   --->   Operation 198 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i10 %sext_ln1118_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 199 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i4 %p_6 to i8" [firmware/myproject.cpp:52]   --->   Operation 200 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/5] (2.60ns)   --->   "%p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 201 'call' 'p_060' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 202 [2/5] (4.33ns)   --->   "%p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 202 'call' 'p_059' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 203 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_19)   --->   "%r_V_14 = mul i8 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 203 'mul' 'r_V_14' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %ret_V_33, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 204 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%sext_ln1192_11 = sext i8 %r_V_14 to i12" [firmware/myproject.cpp:53]   --->   Operation 205 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i11 %lhs_V_5 to i12" [firmware/myproject.cpp:53]   --->   Operation 206 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/5] (2.60ns)   --->   "%p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 207 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_Val2_7, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 208 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i6 %tmp_2 to i12" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i12 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 210 'add' 'add_ln1192_19' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (0.74ns)   --->   "%add_ln1192_20 = add i12 %sext_ln1192_13, %add_ln1192_19" [firmware/myproject.cpp:53]   --->   Operation 211 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln1192_20, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 212 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.76ns)   --->   "%ret_V_34 = sub i14 -16, %shl_ln2" [firmware/myproject.cpp:53]   --->   Operation 213 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_34, i32 6, i32 13)" [firmware/myproject.cpp:53]   --->   Operation 214 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/5] (2.60ns)   --->   "%p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 215 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 216 [2/5] (4.33ns)   --->   "%p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 216 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i4 %p_5 to i5" [firmware/myproject.cpp:51]   --->   Operation 217 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_3)   --->   "%ret_V_8 = add i5 -4, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 218 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i10 %r_V to i15" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_3)   --->   "%sext_ln1192_7 = sext i5 %ret_V_8 to i15" [firmware/myproject.cpp:51]   --->   Operation 220 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i15 %sext_ln1192_7, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 221 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 222 [1/5] (2.60ns)   --->   "%p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 222 'call' 'p_059' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i4 %p_1 to i8" [firmware/myproject.cpp:54]   --->   Operation 223 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.78ns)   --->   "%r_V_15 = mul i8 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:54]   --->   Operation 224 'mul' 'r_V_15' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %r_V_15 to i13" [firmware/myproject.cpp:54]   --->   Operation 225 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i4 %p_Val2_9 to i5" [firmware/myproject.cpp:54]   --->   Operation 226 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i4 %p_Val2_6 to i5" [firmware/myproject.cpp:54]   --->   Operation 227 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%ret_V_36 = sub i5 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:54]   --->   Operation 228 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%sext_ln1192_14 = sext i5 %ret_V_36 to i13" [firmware/myproject.cpp:54]   --->   Operation 229 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i13 %sext_ln1192_14, %sext_ln1118_8" [firmware/myproject.cpp:54]   --->   Operation 230 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 231 [1/5] (2.60ns)   --->   "%p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 231 'call' 'p_0' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.53>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !169"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !175"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !181"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !187"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !193"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !199"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 238 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 239 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 241 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 242 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i4 %p_6 to i15" [firmware/myproject.cpp:51]   --->   Operation 243 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_4 = mul i15 %sext_ln1192_8, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 244 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 245 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i15 -1024, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 245 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %ret_V_27, i32 8, i32 14)" [firmware/myproject.cpp:51]   --->   Operation 246 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i7 %tmp to i8" [firmware/myproject.cpp:51]   --->   Operation 247 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 248 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 249 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 250 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i13 %mul_ln1192_6 to i14" [firmware/myproject.cpp:54]   --->   Operation 251 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i4 %p_0 to i14" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln1192_7 = mul i14 %sext_ln1192_16, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 253 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 254 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i14 -256, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 254 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_37, i32 6, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 255 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 256 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 257 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_8           (partselect    ) [ 0111000000]
r_V_9              (bitconcatenate) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111000]
lhs_V              (bitconcatenate) [ 0000000000]
sext_ln1193        (sext          ) [ 0000000000]
ret_V_21           (sub           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0111110000]
p_Val2_1           (partselect    ) [ 0111111000]
sext_ln1118        (sext          ) [ 0000000000]
tmp_8              (partselect    ) [ 0111111000]
sext_ln1192        (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0000000000]
p_Val2_2           (partselect    ) [ 0111111000]
lhs_V_1            (bitconcatenate) [ 0000000000]
ret_V_22           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0111111000]
sext_ln1192_4      (sext          ) [ 0110000000]
mul_ln1192_2       (mul           ) [ 0110000000]
tmp_9              (partselect    ) [ 0000000000]
r_V_s              (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0111110000]
sext_ln700_2       (sext          ) [ 0110000000]
sext_ln1118_3      (sext          ) [ 0000000000]
r_V_12             (bitconcatenate) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
ret_V_30           (sub           ) [ 0000000000]
sext_ln1193_1      (sext          ) [ 0000000000]
add_ln1192_13      (add           ) [ 0000000000]
sext_ln1118_4      (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0110000000]
mul_ln700_1        (mul           ) [ 0110000000]
add_ln1192_21      (add           ) [ 0000000000]
add_ln1192_22      (add           ) [ 0000000000]
trunc_ln708_10     (partselect    ) [ 0111110000]
sext_ln1118_5      (sext          ) [ 0000000000]
r_V_16             (sub           ) [ 0000000000]
add_ln1192_23      (add           ) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
mul_ln1118_3       (mul           ) [ 0000000000]
shl_ln1118_1       (shl           ) [ 0000000000]
shl_ln1118_2       (shl           ) [ 0000000000]
r_V_17             (add           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0111111000]
sext_ln1192_3      (sext          ) [ 0000000000]
lhs_V_2            (bitconcatenate) [ 0000000000]
sub_ln1192_3       (sub           ) [ 0000000000]
shl_ln1            (bitconcatenate) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
add_ln1192_2       (add           ) [ 0000000000]
ret_V_24           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0101111000]
add_ln1192_5       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0000000000]
ret_V_26           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0101111000]
ret_V_28           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0101111000]
shl_ln1118         (shl           ) [ 0000000000]
r_V_13             (add           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0101111000]
mul_ln700_2        (mul           ) [ 0000000000]
mul_ln700_3        (mul           ) [ 0000000000]
add_ln700_1        (add           ) [ 0101000000]
sext_ln1118_7      (sext          ) [ 0000000000]
mul_ln1192_5       (mul           ) [ 0000000000]
ret_V_35           (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0101111100]
sext_ln727         (sext          ) [ 0000000000]
add_ln703          (add           ) [ 0100111100]
rhs_V_3            (mul           ) [ 0000000000]
ret_V_32           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0100111110]
add_ln703_1        (add           ) [ 0100111100]
add_ln703_2        (add           ) [ 0100011110]
p_s                (call          ) [ 0100001000]
p_5                (call          ) [ 0100001110]
p_1                (call          ) [ 0100001110]
lhs_V_4            (sext          ) [ 0000000000]
sext_ln1116        (sext          ) [ 0000000000]
r_V_10             (mul           ) [ 0000000000]
add_ln700          (add           ) [ 0100000100]
p_Val2_3           (call          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
ret_V_23           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000100]
p_Val2_4           (call          ) [ 0100000100]
p_Val2_5           (call          ) [ 0100000100]
p_Val2_s_26        (call          ) [ 0100000100]
p_6                (call          ) [ 0100000111]
r_V_11             (sub           ) [ 0000000000]
p_064              (call          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln703_2       (sext          ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
sext_ln728         (sext          ) [ 0000000000]
ret_V_29           (add           ) [ 0000000000]
tmp_s              (bitconcatenate) [ 0000000000]
sext_ln1192_9      (sext          ) [ 0000000000]
add_ln1192_14      (add           ) [ 0000000000]
p_7                (call          ) [ 0000000000]
tmp_1              (bitconcatenate) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
add_ln1192_15      (add           ) [ 0000000000]
ret_V_31           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100000111]
rhs_V_4            (sext          ) [ 0000000000]
ret_V_33           (add           ) [ 0100000100]
p_Val2_9           (call          ) [ 0100000110]
sext_ln700         (sext          ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0000000000]
shl_ln             (bitconcatenate) [ 0000000000]
tmp_5              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_25           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0100000011]
sext_ln703         (sext          ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_7            (add           ) [ 0000000000]
sext_ln1116_1      (sext          ) [ 0000000000]
sext_ln1118_1      (sext          ) [ 0000000000]
r_V                (mul           ) [ 0100000010]
sext_ln1118_2      (sext          ) [ 0000000000]
p_060              (call          ) [ 0000000000]
r_V_14             (mul           ) [ 0000000000]
lhs_V_5            (bitconcatenate) [ 0000000000]
sext_ln1192_11     (sext          ) [ 0000000000]
sext_ln1192_12     (sext          ) [ 0000000000]
p_Val2_7           (call          ) [ 0000000000]
tmp_2              (bitconcatenate) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0000000000]
add_ln1192_20      (add           ) [ 0000000000]
shl_ln2            (bitconcatenate) [ 0000000000]
ret_V_34           (sub           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0100000011]
p_Val2_6           (call          ) [ 0100000010]
sext_ln1192_5      (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
sext_ln1192_7      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0100000001]
p_059              (call          ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
r_V_15             (mul           ) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
sext_ln703_5       (sext          ) [ 0000000000]
sext_ln703_6       (sext          ) [ 0000000000]
ret_V_36           (sub           ) [ 0000000000]
sext_ln1192_14     (sext          ) [ 0000000000]
mul_ln1192_6       (mul           ) [ 0100000001]
p_0                (call          ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0000000000]
ret_V_27           (add           ) [ 0000000000]
tmp                (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0000000000]
ret_V_37           (add           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<8, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i8P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="x_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln50_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="2"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln51_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln52_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="3"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln53_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="2"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln54_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_26/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="1"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_064/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_060/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="1"/>
<pin id="294" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_059/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Val2_8_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="r_V_9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Val2_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="128" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="0" index="3" bw="8" slack="0"/>
<pin id="324" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lhs_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1193_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="ret_V_21_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_21/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="0" index="2" bw="3" slack="0"/>
<pin id="351" dir="0" index="3" bw="5" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="128" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln1118_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="128" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1192_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mul_ln1192_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Val2_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="128" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="8" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="lhs_V_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln708_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln1192_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln1192_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_9_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="0" index="1" bw="128" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_V_s_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln1192_7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln708_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="0" index="3" bw="5" slack="0"/>
<pin id="458" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln700_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln1118_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="r_V_12_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln703_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="ret_V_30_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_30/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln1193_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln1192_13_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln1118_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mul_ln700_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln1192_21_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_21/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln1192_22_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="0"/>
<pin id="519" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln708_10_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="5" slack="0"/>
<pin id="527" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln1118_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="r_V_16_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln1192_23_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="0"/>
<pin id="546" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln1118_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln1118_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="0"/>
<pin id="556" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="shl_ln1118_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_17_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln708_11_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="0" index="3" bw="5" slack="0"/>
<pin id="574" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln1192_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="lhs_V_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="1"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln1192_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="shl_ln1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="1"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sub_ln1192_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="1"/>
<pin id="605" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln1192_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="ret_V_24_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln708_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="0" index="2" bw="3" slack="0"/>
<pin id="623" dir="0" index="3" bw="5" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln1192_5_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="1"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="rhs_V_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="1"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sub_ln1192_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ret_V_26_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln708_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="10" slack="0"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="0" index="3" bw="5" slack="0"/>
<pin id="659" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ret_V_28_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="1"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln708_7_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="0"/>
<pin id="673" dir="0" index="2" bw="3" slack="0"/>
<pin id="674" dir="0" index="3" bw="5" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="shl_ln1118_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="0" index="1" bw="3" slack="0"/>
<pin id="684" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="r_V_13_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln708_8_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="0" index="2" bw="5" slack="0"/>
<pin id="695" dir="0" index="3" bw="5" slack="0"/>
<pin id="696" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="mul_ln700_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="1"/>
<pin id="705" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1118_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="1"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln708_12_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="0" index="2" bw="3" slack="0"/>
<pin id="714" dir="0" index="3" bw="5" slack="0"/>
<pin id="715" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln727_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="2"/>
<pin id="721" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln703_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="2"/>
<pin id="725" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln708_s_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="12" slack="0"/>
<pin id="731" dir="0" index="2" bw="4" slack="0"/>
<pin id="732" dir="0" index="3" bw="5" slack="0"/>
<pin id="733" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln703_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="2"/>
<pin id="739" dir="0" index="1" bw="8" slack="2"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln703_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="3"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lhs_V_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="5"/>
<pin id="750" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln1116_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln1192_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="5"/>
<pin id="756" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln1192_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="ret_V_23_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_23/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln1192_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="r_V_11_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_11/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="lhs_V_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="0" index="1" bw="9" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln703_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="0"/>
<pin id="789" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="rhs_V_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="13" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="5"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln728_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="0"/>
<pin id="800" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="ret_V_29_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="0"/>
<pin id="804" dir="0" index="1" bw="13" slack="0"/>
<pin id="805" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_s_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="0" index="1" bw="4" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln1192_9_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="0"/>
<pin id="818" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln1192_14_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="0"/>
<pin id="823" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_14/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="0"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln1192_10_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="0"/>
<pin id="836" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln1192_15_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="0" index="1" bw="9" slack="0"/>
<pin id="841" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="ret_V_31_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="0" index="1" bw="14" slack="0"/>
<pin id="847" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln708_9_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="14" slack="0"/>
<pin id="853" dir="0" index="2" bw="4" slack="0"/>
<pin id="854" dir="0" index="3" bw="5" slack="0"/>
<pin id="855" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="rhs_V_4_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="5"/>
<pin id="862" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="ret_V_33_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln700_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sext_ln700_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="1"/>
<pin id="874" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="mul_ln700_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="9" slack="0"/>
<pin id="878" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="shl_ln_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="18" slack="0"/>
<pin id="883" dir="0" index="1" bw="14" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_5_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="rhs_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="0"/>
<pin id="898" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="ret_V_25_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="18" slack="0"/>
<pin id="902" dir="0" index="1" bw="14" slack="0"/>
<pin id="903" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_25/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="trunc_ln708_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="18" slack="0"/>
<pin id="909" dir="0" index="2" bw="5" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln703_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="919" class="1004" name="ret_V_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="4" slack="0"/>
<pin id="922" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln703_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln1116_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="0"/>
<pin id="930" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln1118_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="lhs_V_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="0"/>
<pin id="937" dir="0" index="1" bw="9" slack="1"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln1192_12_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="0"/>
<pin id="944" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_2_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="0"/>
<pin id="948" dir="0" index="1" bw="4" slack="0"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln1192_13_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="0"/>
<pin id="956" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln1192_20_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="0" index="1" bw="12" slack="0"/>
<pin id="961" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="shl_ln2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="14" slack="0"/>
<pin id="965" dir="0" index="1" bw="12" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="ret_V_34_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="0"/>
<pin id="973" dir="0" index="1" bw="14" slack="0"/>
<pin id="974" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln708_6_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="14" slack="0"/>
<pin id="980" dir="0" index="2" bw="4" slack="0"/>
<pin id="981" dir="0" index="3" bw="5" slack="0"/>
<pin id="982" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1192_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="3"/>
<pin id="989" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln1192_6_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln1116_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="3"/>
<pin id="995" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="r_V_15_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="0"/>
<pin id="998" dir="0" index="1" bw="4" slack="0"/>
<pin id="999" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/8 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln1118_8_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln703_5_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="2"/>
<pin id="1008" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/8 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln703_6_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="4" slack="1"/>
<pin id="1011" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln1192_8_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="3"/>
<pin id="1014" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="7" slack="0"/>
<pin id="1017" dir="0" index="1" bw="15" slack="0"/>
<pin id="1018" dir="0" index="2" bw="5" slack="0"/>
<pin id="1019" dir="0" index="3" bw="5" slack="0"/>
<pin id="1020" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln708_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="7" slack="0"/>
<pin id="1026" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln1192_15_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="1"/>
<pin id="1031" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/9 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln1192_16_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="1"/>
<pin id="1034" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln708_13_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="0" index="1" bw="14" slack="0"/>
<pin id="1038" dir="0" index="2" bw="4" slack="0"/>
<pin id="1039" dir="0" index="3" bw="5" slack="0"/>
<pin id="1040" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/9 "/>
</bind>
</comp>

<comp id="1045" class="1007" name="grp_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="0"/>
<pin id="1047" dir="0" index="1" bw="12" slack="0"/>
<pin id="1048" dir="0" index="2" bw="12" slack="0"/>
<pin id="1049" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/1 ret_V_22/1 "/>
</bind>
</comp>

<comp id="1054" class="1007" name="mul_ln1118_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="0"/>
<pin id="1056" dir="0" index="1" bw="11" slack="0"/>
<pin id="1057" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1060" class="1007" name="mul_ln1118_3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="0"/>
<pin id="1062" dir="0" index="1" bw="11" slack="0"/>
<pin id="1063" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/1 "/>
</bind>
</comp>

<comp id="1068" class="1007" name="grp_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="1"/>
<pin id="1071" dir="0" index="2" bw="12" slack="0"/>
<pin id="1072" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/2 add_ln700_1/2 "/>
</bind>
</comp>

<comp id="1075" class="1007" name="grp_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="0"/>
<pin id="1077" dir="0" index="1" bw="8" slack="0"/>
<pin id="1078" dir="0" index="2" bw="10" slack="0"/>
<pin id="1079" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_35/2 "/>
</bind>
</comp>

<comp id="1084" class="1007" name="grp_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="12" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1088" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_3/3 ret_V_32/3 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="grp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="4" slack="0"/>
<pin id="1094" dir="0" index="1" bw="4" slack="0"/>
<pin id="1095" dir="0" index="2" bw="8" slack="0"/>
<pin id="1096" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10/6 add_ln700/6 "/>
</bind>
</comp>

<comp id="1100" class="1007" name="grp_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="0" index="2" bw="5" slack="0"/>
<pin id="1104" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_7/7 sext_ln1118_1/7 r_V/7 "/>
</bind>
</comp>

<comp id="1108" class="1007" name="grp_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="0"/>
<pin id="1110" dir="0" index="1" bw="4" slack="0"/>
<pin id="1111" dir="0" index="2" bw="11" slack="0"/>
<pin id="1112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/7 sext_ln1192_11/7 add_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1117" class="1007" name="grp_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="0" index="1" bw="4" slack="0"/>
<pin id="1120" dir="0" index="2" bw="10" slack="0"/>
<pin id="1121" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/8 sext_ln1192_7/8 mul_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1125" class="1007" name="grp_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="4" slack="0"/>
<pin id="1127" dir="0" index="1" bw="4" slack="0"/>
<pin id="1128" dir="0" index="2" bw="8" slack="0"/>
<pin id="1129" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_36/8 sext_ln1192_14/8 mul_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1133" class="1007" name="grp_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="0"/>
<pin id="1135" dir="0" index="1" bw="15" slack="1"/>
<pin id="1136" dir="0" index="2" bw="15" slack="0"/>
<pin id="1137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/9 ret_V_27/9 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="grp_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="4" slack="0"/>
<pin id="1143" dir="0" index="1" bw="13" slack="0"/>
<pin id="1144" dir="0" index="2" bw="14" slack="0"/>
<pin id="1145" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/9 ret_V_37/9 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="p_Val2_8_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="p_Val2_s_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1166" class="1005" name="trunc_ln_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p_Val2_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="5"/>
<pin id="1173" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_8_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="p_Val2_2_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="trunc_ln708_1_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="1"/>
<pin id="1193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="sext_ln1192_4_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="10" slack="1"/>
<pin id="1198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_4 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="mul_ln1192_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="10" slack="1"/>
<pin id="1203" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln708_5_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="1"/>
<pin id="1209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="sext_ln700_2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="1"/>
<pin id="1214" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="mul_ln1118_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="1"/>
<pin id="1219" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="mul_ln700_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="12" slack="1"/>
<pin id="1225" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="trunc_ln708_10_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="1"/>
<pin id="1230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="trunc_ln708_11_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="1"/>
<pin id="1235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="trunc_ln708_2_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="1"/>
<pin id="1240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln708_4_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="1"/>
<pin id="1245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln708_7_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln708_8_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="add_ln700_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="1"/>
<pin id="1260" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln708_12_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln703_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="trunc_ln708_s_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1278" class="1005" name="add_ln703_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="add_ln703_2_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="1"/>
<pin id="1285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="p_s_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="1"/>
<pin id="1290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1293" class="1005" name="p_5_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="4" slack="3"/>
<pin id="1295" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="p_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="4" slack="3"/>
<pin id="1300" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="add_ln700_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln1192_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="9" slack="1"/>
<pin id="1310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="p_Val2_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="4" slack="1"/>
<pin id="1315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="p_Val2_5_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="4" slack="1"/>
<pin id="1320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="p_Val2_s_26_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="1"/>
<pin id="1325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_26 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="p_6_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="4" slack="1"/>
<pin id="1330" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="trunc_ln708_9_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="3"/>
<pin id="1336" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="ret_V_33_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="9" slack="1"/>
<pin id="1341" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="p_Val2_9_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="4" slack="2"/>
<pin id="1346" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln708_3_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="2"/>
<pin id="1351" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="r_V_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="10" slack="1"/>
<pin id="1356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1359" class="1005" name="trunc_ln708_6_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="2"/>
<pin id="1361" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="p_Val2_6_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="4" slack="1"/>
<pin id="1366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="mul_ln1192_3_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="15" slack="1"/>
<pin id="1371" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="mul_ln1192_6_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="1"/>
<pin id="1376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="p_0_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="1"/>
<pin id="1381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="170" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="170" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="170" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="170" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="170" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="180" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="301" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="180" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="319" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="311" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="329" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="357"><net_src comp="347" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="180" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="180" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="368" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="368" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="180" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="392" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="422"><net_src comp="372" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="180" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="16" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="429" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="68" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="70" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="439" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="36" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="463"><net_src comp="453" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="467"><net_src comp="319" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="319" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="20" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="319" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="337" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="464" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="464" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="439" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="329" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="32" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="532"><net_src comp="522" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="536"><net_src comp="329" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="468" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="76" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="553" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="30" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="579" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="582" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="589" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="86" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="34" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="36" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="629"><net_src comp="619" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="634"><net_src comp="582" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="28" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="30" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="630" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="635" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="74" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="34" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="36" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="664"><net_src comp="654" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="669"><net_src comp="88" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="32" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="34" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="680"><net_src comp="670" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="685"><net_src comp="90" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="80" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="686" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="82" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="84" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="701"><net_src comp="691" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="716"><net_src comp="32" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="718"><net_src comp="36" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="726"><net_src comp="98" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="722" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="734"><net_src comp="56" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="58" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="60" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="737" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="746"><net_src comp="102" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="742" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="760"><net_src comp="236" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="754" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="108" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="748" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="110" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="54" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="114" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="801"><net_src comp="791" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="787" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="116" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="256" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="114" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="802" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="116" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="266" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="820" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="118" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="120" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="122" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="124" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="748" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="879"><net_src comp="869" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="126" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="54" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="894"><net_src comp="128" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="130" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="899"><net_src comp="889" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="881" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="912"><net_src comp="132" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="134" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="136" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="923"><net_src comp="138" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="919" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="940"><net_src comp="142" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="30" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="945"><net_src comp="935" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="144" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="281" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="30" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="146" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="958" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="30" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="148" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="963" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="983"><net_src comp="120" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="971" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="122" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="124" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="1000"><net_src comp="993" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1021"><net_src comp="174" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="82" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1023"><net_src comp="176" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1027"><net_src comp="1015" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1041"><net_src comp="120" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="122" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1043"><net_src comp="124" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1044"><net_src comp="1035" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="1050"><net_src comp="382" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="386" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="402" pin="3"/><net_sink comp="1045" pin=2"/></net>

<net id="1053"><net_src comp="1045" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="1058"><net_src comp="500" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="500" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="549" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="549" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1066"><net_src comp="1060" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="1067"><net_src comp="1060" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="1073"><net_src comp="94" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="702" pin="2"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="707" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="707" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="96" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1083"><net_src comp="1075" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="1089"><net_src comp="100" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="719" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="1084" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="1097"><net_src comp="751" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="751" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="104" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1105"><net_src comp="140" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="925" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="928" pin="1"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="932" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="932" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="942" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1116"><net_src comp="1108" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="1122"><net_src comp="140" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="987" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="990" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1130"><net_src comp="1006" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1009" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="1002" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1138"><net_src comp="1012" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="172" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1140"><net_src comp="1133" pin="3"/><net_sink comp="1015" pin=1"/></net>

<net id="1146"><net_src comp="1032" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1029" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="178" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1149"><net_src comp="1141" pin="3"/><net_sink comp="1035" pin=1"/></net>

<net id="1153"><net_src comp="301" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1156"><net_src comp="1150" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1157"><net_src comp="1150" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1162"><net_src comp="319" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1169"><net_src comp="347" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1174"><net_src comp="358" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1179"><net_src comp="372" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1186"><net_src comp="392" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1189"><net_src comp="1183" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1190"><net_src comp="1183" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1194"><net_src comp="410" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1199"><net_src comp="419" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1204"><net_src comp="423" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1210"><net_src comp="453" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1215"><net_src comp="464" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1220"><net_src comp="1054" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1226"><net_src comp="504" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1231"><net_src comp="522" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1236"><net_src comp="569" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1241"><net_src comp="619" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1246"><net_src comp="654" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1251"><net_src comp="670" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1256"><net_src comp="691" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1261"><net_src comp="1068" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1266"><net_src comp="710" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1271"><net_src comp="722" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1276"><net_src comp="728" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1281"><net_src comp="737" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1286"><net_src comp="742" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1291"><net_src comp="221" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1296"><net_src comp="226" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1301"><net_src comp="231" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1306"><net_src comp="1092" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1311"><net_src comp="767" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1316"><net_src comp="241" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1321"><net_src comp="246" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1326"><net_src comp="251" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1331"><net_src comp="256" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1337"><net_src comp="850" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1342"><net_src comp="863" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1347"><net_src comp="271" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1352"><net_src comp="906" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1357"><net_src comp="1100" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1362"><net_src comp="977" pin="4"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1367"><net_src comp="286" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1372"><net_src comp="1117" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1377"><net_src comp="1125" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1382"><net_src comp="296" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1032" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		r_V_9 : 1
		lhs_V : 1
		sext_ln1193 : 2
		ret_V_21 : 3
		trunc_ln : 4
		p_s : 5
		sext_ln1118 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		mul_ln1192_1 : 3
		lhs_V_1 : 1
		ret_V_22 : 4
		trunc_ln708_1 : 5
		sext_ln1192_4 : 1
		mul_ln1192_2 : 2
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		sext_ln700_2 : 1
		sext_ln1118_3 : 1
		r_V_12 : 1
		sext_ln703_3 : 2
		ret_V_30 : 3
		sext_ln1193_1 : 4
		add_ln1192_13 : 5
		sext_ln1118_4 : 6
		mul_ln1118 : 7
		mul_ln700_1 : 2
		add_ln1192_21 : 2
		add_ln1192_22 : 3
		trunc_ln708_10 : 4
		p_1 : 5
		sext_ln1118_5 : 2
		r_V_16 : 3
		add_ln1192_23 : 4
		sext_ln1118_6 : 5
		mul_ln1118_3 : 6
		shl_ln1118_1 : 7
		shl_ln1118_2 : 7
		r_V_17 : 7
		trunc_ln708_11 : 8
	State 2
		sub_ln1192_3 : 1
		sub_ln1192 : 1
		add_ln1192_2 : 2
		ret_V_24 : 3
		trunc_ln708_2 : 4
		p_Val2_4 : 5
		add_ln1192_5 : 1
		sub_ln1192_1 : 2
		ret_V_26 : 3
		trunc_ln708_4 : 4
		p_Val2_s_26 : 5
		trunc_ln708_7 : 1
		p_064 : 2
		trunc_ln708_8 : 1
		p_7 : 2
		add_ln700_1 : 1
		mul_ln1192_5 : 1
		ret_V_35 : 2
		trunc_ln708_12 : 3
	State 3
		p_060 : 1
		rhs_V_3 : 1
		ret_V_32 : 2
		trunc_ln708_s : 3
		p_Val2_7 : 1
	State 4
		p_0 : 1
	State 5
	State 6
		r_V_10 : 1
		add_ln700 : 2
		sext_ln1192_2 : 1
		ret_V_23 : 2
		add_ln1192 : 3
		r_V_11 : 1
		lhs_V_6 : 2
		sext_ln703_2 : 3
		sext_ln728 : 1
		ret_V_29 : 4
		tmp_s : 1
		sext_ln1192_9 : 2
		add_ln1192_14 : 5
		tmp_1 : 1
		sext_ln1192_10 : 2
		add_ln1192_15 : 6
		ret_V_31 : 7
		trunc_ln708_9 : 8
		ret_V_33 : 1
	State 7
		mul_ln700 : 1
		shl_ln : 2
		rhs_V : 1
		ret_V_25 : 3
		trunc_ln708_3 : 4
		ret_V : 1
		ret_V_7 : 1
		sext_ln1116_1 : 2
		sext_ln1118_1 : 2
		r_V : 3
		r_V_14 : 1
		sext_ln1192_11 : 2
		sext_ln1192_12 : 1
		tmp_2 : 1
		sext_ln1192_13 : 2
		add_ln1192_19 : 3
		add_ln1192_20 : 4
		shl_ln2 : 5
		ret_V_34 : 6
		trunc_ln708_6 : 7
	State 8
		ret_V_8 : 1
		sext_ln1192_7 : 2
		mul_ln1192_3 : 3
		r_V_15 : 1
		sext_ln1118_8 : 2
		ret_V_36 : 1
		sext_ln1192_14 : 2
		mul_ln1192_6 : 3
	State 9
		mul_ln1192_4 : 1
		ret_V_27 : 2
		tmp : 3
		sext_ln708 : 4
		write_ln51 : 5
		mul_ln1192_7 : 1
		ret_V_37 : 2
		trunc_ln708_13 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251 |    1    |  1.809  |   576   |   1000  |
|   call   | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291 |    1    |  1.809  |   576   |   1000  |
|          | grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296 |    1    |  1.809  |   576   |   1000  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |           add_ln1192_7_fu_447           |    0    |    0    |    0    |    17   |
|          |           add_ln1192_13_fu_494          |    0    |    0    |    0    |    17   |
|          |           add_ln1192_21_fu_510          |    0    |    0    |    0    |    21   |
|          |           add_ln1192_22_fu_516          |    0    |    0    |    0    |    21   |
|          |           add_ln1192_23_fu_543          |    0    |    0    |    0    |    21   |
|          |              r_V_17_fu_563              |    0    |    0    |    0    |    23   |
|          |           add_ln1192_2_fu_607           |    0    |    0    |    0    |    21   |
|          |             ret_V_24_fu_613             |    0    |    0    |    0    |    21   |
|          |           add_ln1192_5_fu_630           |    0    |    0    |    0    |    17   |
|          |             ret_V_26_fu_648             |    0    |    0    |    0    |    21   |
|          |             ret_V_28_fu_665             |    0    |    0    |    0    |    17   |
|    add   |              r_V_13_fu_686              |    0    |    0    |    0    |    23   |
|          |             add_ln703_fu_722            |    0    |    0    |    0    |    15   |
|          |            add_ln703_1_fu_737           |    0    |    0    |    0    |    15   |
|          |            add_ln703_2_fu_742           |    0    |    0    |    0    |    15   |
|          |            add_ln1192_fu_767            |    0    |    0    |    0    |    21   |
|          |             ret_V_29_fu_802             |    0    |    0    |    0    |    21   |
|          |           add_ln1192_14_fu_820          |    0    |    0    |    0    |    21   |
|          |           add_ln1192_15_fu_838          |    0    |    0    |    0    |    21   |
|          |             ret_V_31_fu_844             |    0    |    0    |    0    |    21   |
|          |             ret_V_33_fu_863             |    0    |    0    |    0    |    15   |
|          |               ret_V_fu_919              |    0    |    0    |    0    |    12   |
|          |           add_ln1192_20_fu_958          |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            mul_ln1192_fu_386            |    0    |    0    |    0    |    40   |
|          |           mul_ln1192_2_fu_423           |    0    |    0    |    0    |    40   |
|          |            mul_ln700_1_fu_504           |    0    |    0    |    0    |    40   |
|    mul   |            mul_ln700_2_fu_702           |    1    |    0    |    0    |    9    |
|          |             mul_ln700_fu_875            |    0    |    0    |    0    |    49   |
|          |              r_V_15_fu_996              |    0    |    0    |    0    |    11   |
|          |            mul_ln1118_fu_1054           |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_3_fu_1060          |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             ret_V_21_fu_341             |    0    |    0    |    0    |    17   |
|          |             ret_V_30_fu_484             |    0    |    0    |    0    |    16   |
|          |              r_V_16_fu_537              |    0    |    0    |    0    |    21   |
|          |           sub_ln1192_3_fu_589           |    0    |    0    |    0    |    17   |
|    sub   |            sub_ln1192_fu_602            |    0    |    0    |    0    |    17   |
|          |           sub_ln1192_1_fu_642           |    0    |    0    |    0    |    21   |
|          |             ret_V_23_fu_761             |    0    |    0    |    0    |    21   |
|          |              r_V_11_fu_773              |    0    |    0    |    0    |    15   |
|          |             ret_V_25_fu_900             |    0    |    0    |    0    |    25   |
|          |             ret_V_34_fu_971             |    0    |    0    |    0    |    21   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_1045               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1068               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1075               |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_1084               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1092               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1108               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1133               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1141               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  addmul  |               grp_fu_1100               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1117               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  submul  |               grp_fu_1125               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_180          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         write_ln50_write_fu_186         |    0    |    0    |    0    |    0    |
|          |         write_ln51_write_fu_193         |    0    |    0    |    0    |    0    |
|   write  |         write_ln52_write_fu_200         |    0    |    0    |    0    |    0    |
|          |         write_ln53_write_fu_207         |    0    |    0    |    0    |    0    |
|          |         write_ln54_write_fu_214         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_8_fu_301             |    0    |    0    |    0    |    0    |
|          |             p_Val2_s_fu_319             |    0    |    0    |    0    |    0    |
|          |             trunc_ln_fu_347             |    0    |    0    |    0    |    0    |
|          |             p_Val2_1_fu_358             |    0    |    0    |    0    |    0    |
|          |               tmp_8_fu_372              |    0    |    0    |    0    |    0    |
|          |             p_Val2_2_fu_392             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_410          |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_429              |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_453          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_522          |    0    |    0    |    0    |    0    |
|partselect|          trunc_ln708_11_fu_569          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_619          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_654          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_670          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_691          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_12_fu_710          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_728          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_850          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_906          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_977          |    0    |    0    |    0    |    0    |
|          |               tmp_fu_1015               |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_13_fu_1035         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               r_V_9_fu_311              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_329              |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_402             |    0    |    0    |    0    |    0    |
|          |               r_V_s_fu_439              |    0    |    0    |    0    |    0    |
|          |              r_V_12_fu_472              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_582             |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_595             |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_635             |    0    |    0    |    0    |    0    |
|bitconcatenate|              lhs_V_6_fu_779             |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_791             |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_808              |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_826              |    0    |    0    |    0    |    0    |
|          |              shl_ln_fu_881              |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_889              |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_935             |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_946              |    0    |    0    |    0    |    0    |
|          |              shl_ln2_fu_963             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln1193_fu_337           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_368           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_382           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_419          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_464           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_468          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_3_fu_480           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_1_fu_490          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_500          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_533          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_549          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_579          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_707          |    0    |    0    |    0    |    0    |
|          |            sext_ln727_fu_719            |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_748             |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_751           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_754          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_757          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_2_fu_787           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_fu_798            |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1192_9_fu_816          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_834          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_860             |    0    |    0    |    0    |    0    |
|          |            sext_ln700_fu_869            |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_872           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_896              |    0    |    0    |    0    |    0    |
|          |            sext_ln703_fu_916            |    0    |    0    |    0    |    0    |
|          |           sext_ln703_1_fu_925           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_928          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_932          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_942          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_954          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_987          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_990          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_2_fu_993          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_8_fu_1002          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_5_fu_1006          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_6_fu_1009          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_8_fu_1012          |    0    |    0    |    0    |    0    |
|          |            sext_ln708_fu_1024           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1029         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1032         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |           shl_ln1118_1_fu_553           |    0    |    0    |    0    |    0    |
|    shl   |           shl_ln1118_2_fu_558           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_fu_681            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    30   |  28.944 |   9216  |  16816  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1192_reg_1308  |    9   |
|  add_ln700_1_reg_1258 |   12   |
|   add_ln700_reg_1303  |    8   |
|  add_ln703_1_reg_1278 |    8   |
|  add_ln703_2_reg_1283 |    8   |
|   add_ln703_reg_1268  |    8   |
|  mul_ln1118_reg_1217  |   16   |
| mul_ln1192_2_reg_1201 |   10   |
| mul_ln1192_3_reg_1369 |   15   |
| mul_ln1192_6_reg_1374 |   13   |
|  mul_ln700_1_reg_1223 |   12   |
|      p_0_reg_1379     |    4   |
|      p_1_reg_1298     |    4   |
|      p_5_reg_1293     |    4   |
|      p_6_reg_1328     |    4   |
|   p_Val2_1_reg_1171   |    8   |
|   p_Val2_2_reg_1183   |    8   |
|   p_Val2_4_reg_1313   |    4   |
|   p_Val2_5_reg_1318   |    4   |
|   p_Val2_6_reg_1364   |    4   |
|   p_Val2_8_reg_1150   |    8   |
|   p_Val2_9_reg_1344   |    4   |
|  p_Val2_s_26_reg_1323 |    4   |
|   p_Val2_s_reg_1159   |    8   |
|      p_s_reg_1288     |    4   |
|      r_V_reg_1354     |   10   |
|   ret_V_33_reg_1339   |    9   |
| sext_ln1192_4_reg_1196|   10   |
| sext_ln700_2_reg_1212 |   12   |
|     tmp_8_reg_1176    |    8   |
|trunc_ln708_10_reg_1228|    8   |
|trunc_ln708_11_reg_1233|    8   |
|trunc_ln708_12_reg_1263|    8   |
| trunc_ln708_1_reg_1191|    8   |
| trunc_ln708_2_reg_1238|    8   |
| trunc_ln708_3_reg_1349|    8   |
| trunc_ln708_4_reg_1243|    8   |
| trunc_ln708_5_reg_1207|    8   |
| trunc_ln708_6_reg_1359|    8   |
| trunc_ln708_7_reg_1248|    8   |
| trunc_ln708_8_reg_1253|    8   |
| trunc_ln708_9_reg_1334|    8   |
| trunc_ln708_s_reg_1273|    8   |
|   trunc_ln_reg_1166   |    8   |
+-----------------------+--------+
|         Total         |   352  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281 |  p1  |   2  |   8  |   16   ||    9    |
| grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296 |  p1  |   2  |   8  |   16   ||    9    |
|               grp_fu_1084               |  p0  |   2  |  12  |   24   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   184  ||  6.633  ||    99   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |   28   |  9216  |  16816 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   99   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   35   |  9568  |  16915 |
+-----------+--------+--------+--------+--------+
