/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [6:0] _02_;
  wire [17:0] _03_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_7z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_17z[8] ? _00_ : celloutsig_1_10z);
  assign celloutsig_1_7z = !(in_data[137] ? celloutsig_1_5z : celloutsig_1_6z);
  assign celloutsig_1_1z = ~((in_data[126] | celloutsig_1_0z[9]) & celloutsig_1_0z[13]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 9'h000;
    else _01_ <= celloutsig_0_2z[10:2];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= in_data[106:100];
  reg [17:0] _09_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 18'h00000;
    else _09_ <= { celloutsig_1_9z[9:2], celloutsig_1_2z, _02_, celloutsig_1_6z, celloutsig_1_11z };
  assign { _00_, _03_[16:0] } = _09_;
  assign celloutsig_1_18z = celloutsig_1_9z[9:7] & { in_data[175:174], celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[9:3], celloutsig_0_10z } & { celloutsig_0_7z[8:3], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[51:22] === { in_data[27:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_0z && in_data[69:64];
  assign celloutsig_1_11z = { in_data[137:133], celloutsig_1_6z, celloutsig_1_9z, _02_, celloutsig_1_6z } < { celloutsig_1_8z[14:8], celloutsig_1_9z, _02_ };
  assign celloutsig_0_0z = in_data[35:30] % { 1'h1, in_data[47:43] };
  assign celloutsig_1_2z = in_data[189:183] !== { in_data[184:180], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[165:163] !== { celloutsig_1_0z[12:11], celloutsig_1_1z };
  assign celloutsig_1_17z = ~ celloutsig_1_8z[14:6];
  assign celloutsig_1_10z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = | in_data[22:17];
  assign celloutsig_0_14z = | { _01_[6:1], celloutsig_0_3z };
  assign celloutsig_1_6z = | _02_[5:1];
  assign celloutsig_1_5z = ~^ { _02_, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[78:66] >> celloutsig_0_2z[12:0];
  assign celloutsig_1_9z = { celloutsig_1_8z[12:5], celloutsig_1_3z, celloutsig_1_1z } >> { celloutsig_1_8z[8:7], celloutsig_1_7z, _02_ };
  assign celloutsig_1_0z = in_data[153:137] >> in_data[152:136];
  assign celloutsig_0_2z = in_data[39:20] - { in_data[30:13], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_8z = { _02_[4:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, _02_, celloutsig_1_6z } - { _02_[4:2], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, _02_, celloutsig_1_5z, celloutsig_1_2z };
  assign _03_[17] = _00_;
  assign { out_data[130:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
