Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri Jun 28 11:58:45 2024
| Host         : nags27 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : top_wrapper
| Device       : xcvc1902-vsvd1760-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 33152 | 19183 |          0 |   1799680 |  1.84 |
|   Register as Flip Flop    | 33152 | 19183 |          0 |   1799680 |  1.84 |
|   Register as Latch        |     0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   | 22786 | 12033 |          0 |    899840 |  2.53 |
|   LUT as Logic             | 20047 | 11852 |          0 |    899840 |  2.23 |
|   LUT as Memory            |  2739 |   181 |          0 |    449920 |  0.61 |
|     LUT as Distributed RAM |   728 |    16 |            |           |       |
|     LUT as Shift Register  |  2011 |   165 |            |           |       |
|       Variable Length      |  1967 |     0 |            |           |       |
|       Fixed Length         |    44 |     0 |            |           |       |
| LOOKAHEAD8                 |   151 |    50 |          0 |    112480 |  0.13 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+-------+-------+------------+-----------+-------+
|                   Site Type                   |  Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
| SLICE                                         |  5633 |     0 |          0 |    112480 |  5.01 |
|   SLICEL                                      |  2873 |     0 |            |           |       |
|   SLICEM                                      |  2760 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   444 |     0 |            |           |       |
| CLB LUTs                                      | 22786 | 12033 |          0 |    899840 |  2.53 |
|    using CASCADE                              |  1460 |     0 |          0 |    899840 |  0.16 |
|   LUT as Logic                                | 20047 | 11852 |          0 |    899840 |  2.23 |
|     single output                             | 12153 |       |            |           |       |
|     dual output                               |  7894 |       |            |           |       |
|   LUT as Memory                               |  2739 |   181 |          0 |    449920 |  0.61 |
|     LUT as Distributed RAM                    |   728 |    16 |            |           |       |
|       single output                           |     0 |       |            |           |       |
|       dual output                             |   728 |       |            |           |       |
|     LUT as Shift Register                     |  2011 |   165 |            |           |       |
|       single output                           |  1931 |       |            |           |       |
|       dual output                             |    80 |       |            |           |       |
| CLB Registers                                 | 33080 |     0 |          0 |   1799680 |  1.84 |
|   Register driven from within the CLB         | 13016 |       |            |           |       |
|   Register driven from outside the CLB        | 20064 |       |            |           |       |
|     LUT in front of the register is unused    | 14584 |       |            |           |       |
|     LUT in front of the register is used      |  5480 |       |            |           |       |
| CLB Imux registers                            |     0 |     0 |            |           |       |
|   Pipelining                                  |     0 |       |            |           |       |
| Unique Control Sets                           |  2060 |       |          0 |    224960 |  0.92 |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 34.5 |     0 |          0 |       967 |  3.57 |
|   RAMB36E5               |   34 |     0 |          0 |       967 |  3.52 |
|   RAMB18E5*              |    1 |     0 |          0 |      1934 |  0.05 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |      1968 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |  512 |   512 |          0 |       648 | 79.01 |
|   XPIO IOB                   |  512 |   512 |          0 |       648 | 79.01 |
|     INPUT                    |    8 |       |            |           |       |
|     OUTPUT                   |  108 |       |            |           |       |
|     BIDIR                    |  396 |       |            |           |       |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |   12 |    12 |          0 |       980 |  1.22 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    3 |     3 |          0 |        12 | 25.00 |
|   BUFG_GT/MBUFG_GT       |    3 |     3 |          0 |       168 |  1.79 |
|   BUFGCE/MBUFGCE         |    6 |     6 |          0 |       296 |  2.03 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    1 |     1 |          0 |        23 |  4.35 |
| XPLL                     |   12 |    12 |          0 |        24 | 50.00 |
| MMCM                     |    2 |     2 |          0 |        12 | 16.67 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    5 |     2 |          0 |        28 | 17.86 |
| PL NOC Slave Unit         |    7 |     5 |          0 |        28 | 25.00 |
| PS NOC Master Unit        |    8 |     0 |          0 |        10 | 80.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    1 |     0 |          0 |        16 |  6.25 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    1 |     0 |          0 |       400 |  0.25 |
| PL Master  |    1 |     0 |          0 |       234 |  0.43 |
| PL Slave   |    1 |     0 |          0 |       312 |  0.32 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    1 |     1 |          0 |         1 | 100.00 |
| CPM_MAIN           |    1 |     1 |          0 |         1 | 100.00 |
| DDRMC              |    4 |     4 |          0 |         4 | 100.00 |
| DDRMC_RIU          |    4 |     4 |          0 |         4 | 100.00 |
| GTYE5_QUAD         |    2 |     2 |          0 |         6 |  33.33 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    2 |     2 |          0 |         4 |  50.00 |
| BLI Registers      |   72 |     0 |          0 |     88264 |   0.08 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+-----------------+-------+---------------------+
|     Ref Name    |  Used | Functional Category |
+-----------------+-------+---------------------+
| FDRE            | 30103 |            Register |
| LUT6            |  7534 |                 CLB |
| LUT3            |  6217 |                 CLB |
| LUT2            |  3902 |                 CLB |
| LUT5            |  3642 |                 CLB |
| LUT4            |  3164 |                 CLB |
| FDCE            |  1807 |            Register |
| SRLC32E         |  1785 |                 CLB |
| LUT1            |  1262 |                 CLB |
| RAMD32          |  1246 |                 CLB |
| FDSE            |  1207 |            Register |
| LUTCY2          |  1110 |                 CLB |
| LUTCY1          |  1110 |                 CLB |
| IOBUF           |   324 |                 I/O |
| SRL16E          |   306 |                 CLB |
| RAMS32          |   210 |                 CLB |
| LOOKAHEAD8      |   151 |                 CLB |
| OBUF            |   100 |                 I/O |
| XPHY            |    92 |                 I/O |
| XPIO_VREF       |    72 |                 I/O |
| IOBUFDS         |    36 |                 I/O |
| FDPE            |    35 |            Register |
| RAMB36E5_INT    |    34 |            BLOCKRAM |
| XPLL            |    12 |               Clock |
| NOC_NMU128      |     8 |            Advanced |
| NOC_NSU512      |     7 |            Advanced |
| BUFGCE          |     6 |               Clock |
| NOC_NMU512      |     5 |            Advanced |
| OBUFDS          |     4 |                 I/O |
| IBUFDS          |     4 |                 I/O |
| DDRMC_RIU       |     4 |            Advanced |
| DDRMC           |     4 |            Advanced |
| BUFG_PS         |     3 |               Clock |
| BUFG_GT_SYNC    |     3 |               Clock |
| BUFG_GT         |     3 |               Clock |
| XPIPE_QUAD      |     2 |            Advanced |
| MMCME5          |     2 |               Clock |
| GTYE5_QUAD      |     2 |            Advanced |
| UNKNOWN         |     1 |              Others |
| RAMB18E5_INT    |     1 |            BLOCKRAM |
| PS9             |     1 |            Advanced |
| NOC_NSU128      |     1 |            Advanced |
| IBUFDS_GTE5     |     1 |                 I/O |
| DPLL            |     1 |               Clock |
| CPM_MAIN        |     1 |            Advanced |
| CPM_EXT         |     1 |            Advanced |
| AIE_PL_S_AXIS32 |     1 |            Advanced |
| AIE_PL_M_AXIS32 |     1 |            Advanced |
| AIE_NOC_S_AXI   |     1 |            Advanced |
+-----------------+-------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| ulp_inst_0_sink_from_aie_0_0                |    1 |
| ulp_inst_0_setup_aie_0_0                    |    1 |
| ulp_inst_0_reset_sync_kernel0_0             |    1 |
| ulp_inst_0_plram_ctrl_bram_0                |    1 |
| ulp_inst_0_plram_ctrl_0                     |    1 |
| ulp_inst_0_pipereg_pl_axi0_0                |    1 |
| ulp_inst_0_pipereg_pcie0_0                  |    1 |
| ulp_inst_0_pipereg_kernel0_0                |    1 |
| ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0 |    1 |
| ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0 |    1 |
| ulp_inst_0_ip_pipe_dbg_hub_fw_00_0          |    1 |
| ulp_inst_0_gate_dbgfw_or_0                  |    1 |
| ulp_inst_0_dwc_setup_aie_0_s_0              |    1 |
| ulp_inst_0_axi_sc_plram_0                   |    1 |
| ulp_inst_0_axi_noc_kernel0_0                |    1 |
| ulp_inst_0_axi_noc_h2c_0                    |    1 |
| ulp_inst_0_axi_noc_aie_prog_0               |    1 |
| ulp_inst_0_axi_ic_user_extend_0             |    1 |
| ulp_inst_0_axi_ic_user_0                    |    1 |
| ulp_inst_0_axi_gpio_null_user_0             |    1 |
| ulp_inst_0_axi_dbg_hub_0                    |    1 |
| ulp_inst_0_axi_dbg_fw_0                     |    1 |
| ulp_inst_0                                  |    1 |
| top_uuid_rom_0                              |    1 |
| top_shell_utils_ucc_0                       |    1 |
| top_shell_utils_remap_1_0                   |    1 |
| top_shell_utils_remap_0_0                   |    1 |
| top_s_ip_axi_ctrl_user_00_0                 |    1 |
| top_qdma_shim_0                             |    1 |
| top_pr_reset_gpio_sync_0                    |    1 |
| top_pr_reset_gpio_0                         |    1 |
| top_pr_or_reset_0                           |    1 |
| top_pl_reset_sync_0                         |    1 |
| top_pl_pcie_reset_gpio_sync_0               |    1 |
| top_pf_mailbox_0                            |    1 |
| top_pcie_reset_sync_0                       |    1 |
| top_irq_shim_0                              |    1 |
| top_ip_irq_kernel_00_0                      |    1 |
| top_ip_irq_dbg_fw_00_0                      |    1 |
| top_ip_ext_tog_ctrl_kernel_01_out_0         |    1 |
| top_ip_ext_tog_ctrl_kernel_01_in_0          |    1 |
| top_ip_ext_tog_ctrl_kernel_01_enable_0      |    1 |
| top_ip_ext_tog_ctrl_kernel_00_out_0         |    1 |
| top_ip_ext_tog_ctrl_kernel_00_in_0          |    1 |
| top_ip_ext_tog_ctrl_kernel_00_enable_0      |    1 |
| top_ip_aresetn_pr_reset_00_0                |    1 |
| top_ip_aresetn_pcie_reset_00_0              |    1 |
| top_ip_aresetn_ext_tog_kernel_01_0          |    1 |
| top_ip_aresetn_ext_tog_kernel_00_0          |    1 |
| top_hw_discovery_0                          |    1 |
| top_gcq_u2a_3_0                             |    1 |
| top_gcq_u2a_2_0                             |    1 |
| top_gcq_u2a_1_0                             |    1 |
| top_gcq_u2a_0_0                             |    1 |
| top_gcq_r2a_0                               |    1 |
| top_gcq_m2r_0                               |    1 |
| top_gate_user_or_0                          |    1 |
| top_force_reset_not_0_0                     |    1 |
| top_force_reset_gpio_0                      |    1 |
| top_force_reset_and_0_0                     |    1 |
| top_flr_set_ff_0                            |    1 |
| top_flr_function_ff_0                       |    1 |
| top_clkwiz_aclk_kernel_01_0                 |    1 |
| top_clkwiz_aclk_kernel_00_0                 |    1 |
| top_axi_uart_rpu_0                          |    1 |
| top_axi_uart_mgmt_rpu_0                     |    1 |
| top_axi_uart_mgmt_apu1_0                    |    1 |
| top_axi_uart_mgmt_apu0_0                    |    1 |
| top_axi_uart_apu1_0                         |    1 |
| top_axi_uart_apu0_0                         |    1 |
| top_axi_noc_mc_0                            |    1 |
| top_axi_noc_ic_0                            |    1 |
| top_axi_intc_uart_apu_0                     |    1 |
| top_axi_intc_0_31_0                         |    1 |
| top_axi_ic_rpu_0                            |    1 |
| top_axi_ic_pluser_0                         |    1 |
| top_axi_ic_plmgmt_0                         |    1 |
| top_axi_ic_apu_0                            |    1 |
| top_axi_firewall_user_0                     |    1 |
| top_axi_blp_dbg_hub_0                       |    1 |
| root                                        |    1 |
| bd_0e6e_MC3_ddrc_0_phy                      |    1 |
| bd_0e6e_MC2_ddrc_0_phy                      |    1 |
| bd_0e6e_MC1_ddrc_0_phy                      |    1 |
| bd_0e6e_MC0_ddrc_0_phy                      |    1 |
+---------------------------------------------+------+


