<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="The following topics describe the design methodology. The Microchip Design Separation methodology comprises of the following features: Ability to create independent subsystems. Ability to validate ..."/><meta name="copyright" content="(C) Copyright 2023"/><meta name="generator" content="DITA-OT"/><title>16.1 Design Methodology</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82-d10733e18304"/><meta name="wh-source-relpath" content="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.xml"/><meta name="wh-out-relpath" content="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
</head>

    <body class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="Libero SoC Design Suite Help Documentation v2023.1"/></a>
                    <div class=" wh_publication_title "><a href="index.html">Libero SoC Design Suite Help Documentation v2023.1</a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref"><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div></li><li class="active"><div class="topicref" data-id="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82"><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1</ph>
Design Methodology</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-7 col-md-7 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark">v2023.1</h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-46C62B2B-C0F5-4745-A239-30359ACE975F.html#GUID-46C62B2B-C0F5-4745-A239-30359ACE975F" id="tocId-d10733e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
What's New in Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information about what is new in Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e32" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e32-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F4DA9B8C-A57C-4789-9E76-B9414C7CF2BD.html" id="tocId-d10733e32-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information to get you started with Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e980" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e980-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="tocId-d10733e980-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4478" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4478-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F4D2E9B-B8E9-4C1D-A95F-38595DAAC69F.html" id="tocId-d10733e4478-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">4</ph>
Block Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Block Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4796" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4796-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D6C8FB9D-ADD4-4049-80BA-384419E2D7BE.html" id="tocId-d10733e4796-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">5</ph>
SmartDesign</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDesign</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5234" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193.html" id="tocId-d10733e5234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">6</ph>
Netlist Viewer</a><div class="wh-tooltip"><p class="shortdesc">Information about Netlist Viewer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5743" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5743-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E78D5FFC-5EE9-4357-B323-0C2542D77E05.html" id="tocId-d10733e5743-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">7</ph>
I/O Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about I/O Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e6741" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e6741-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE.html#GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE" id="tocId-d10733e6741-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">8</ph>
PDC Commands</a><div class="wh-tooltip"><p class="shortdesc">Information about PDC commands for all families</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e7290" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e7290-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F.html#GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F" id="tocId-d10733e7290-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">9</ph>
Chip Planner</a><div class="wh-tooltip"><p class="shortdesc">Information about Chip Planner </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8143-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015.html#GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015" id="tocId-d10733e8143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">10</ph>
Timing Constraints Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about Timing Constraints Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8501" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8501-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3.html#GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3" id="tocId-d10733e8501-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">11</ph>
SmartTime Static Timing Analyzer</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartTime Static Timing Analyzer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e9939" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e9939-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9A0E67E1-13F5-4140-92B6-4829C11F6991.html" id="tocId-d10733e9939-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">12</ph>
SmartPower</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartPower</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e10983" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e10983-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10983-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e15005" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e15005-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FCAAF92F-8261-4ED7-B44E-A8742CEA0859.html" id="tocId-d10733e15005-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">14</ph>
Macro Library</a><div class="wh-tooltip"><p class="shortdesc">Information about Macro Library for SmartFusion2, IGLOO2 and
				PolarFire</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e17747" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e17747-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81D89143-7721-417B-9A7C-FE911F855C5E.html" id="tocId-d10733e17747-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">15</ph>
Custom Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Custom Flow </p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e18292" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e18292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="tocId-d10733e18292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem"><div data-tocid="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D-d10733e18296" class="topicref introduction" data-id="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D-d10733e18296-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Introduction</a></div></div></li><li role="treeitem" aria-expanded="true" class="active"><div data-tocid="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82-d10733e18304" class="topicref" data-id="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82-d10733e18304-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82" id="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82-d10733e18304-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1</ph>
Design Methodology</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem"><div data-tocid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4-d10733e18312" class="topicref" data-id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4-d10733e18312-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.1</ph>
Design Separation Methodology Components</a><div class="wh-tooltip"><p class="shortdesc"></p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-21B65F0F-EED0-46BB-B199-36086762593D-d10733e18323" class="topicref" data-id="GUID-21B65F0F-EED0-46BB-B199-36086762593D" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-21B65F0F-EED0-46BB-B199-36086762593D" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D-d10733e18323-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.2</ph>
Design Separation Methodology Steps</a><div class="wh-tooltip"><p class="shortdesc"></p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68-d10733e18334" class="topicref" data-id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68-d10733e18334-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.3</ph>
Creating Blocks</a><div class="wh-tooltip"><p class="shortdesc">A security and safety-critical application may consist of one or more independent subsystems. Using Hardware Description Language (HDL), define each subsystem to be independent from the rest of the system.</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1-d10733e18345" class="topicref" data-id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-3995A780-7843-4501-AF85-BB8A8A4370C1" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1-d10733e18345-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.4</ph>
Assigning I/Os to the Block</a></div></div></li><li role="treeitem"><div data-tocid="GUID-5BDCB36F-D538-4046-B513-03596F0A5269-d10733e18353" class="topicref" data-id="GUID-5BDCB36F-D538-4046-B513-03596F0A5269" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-5BDCB36F-D538-4046-B513-03596F0A5269" id="GUID-5BDCB36F-D538-4046-B513-03596F0A5269-d10733e18353-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.5</ph>
Optional CoreSMIP Block</a></div></div></li><li role="treeitem"><div data-tocid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0-d10733e18361" class="topicref" data-id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0-d10733e18361-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.6</ph>
Creating a Top-level Design</a><div class="wh-tooltip"><p class="shortdesc">After all Blocks are published, create a new Libero project for the top-level design using the following steps.</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C-d10733e18372" class="topicref" data-id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C-d10733e18372-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.7</ph>
FloorPlanning with Design Separation Regions</a></div></div></li><li role="treeitem"><div data-tocid="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66-d10733e18380" class="topicref" data-id="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66" id="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66-d10733e18380-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.8</ph>
IRS Regions</a></div></div></li><li role="treeitem"><div data-tocid="GUID-38555CFD-E131-471C-813D-6783826C54F5-d10733e18388" class="topicref" data-id="GUID-38555CFD-E131-471C-813D-6783826C54F5" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-38555CFD-E131-471C-813D-6783826C54F5" id="GUID-38555CFD-E131-471C-813D-6783826C54F5-d10733e18388-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.9</ph>
Considerations for Global Clock Resources</a></div></div></li><li role="treeitem"><div data-tocid="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500-d10733e18396" class="topicref" data-id="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500" id="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500-d10733e18396-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.10</ph>
Initialization of Hard ASIC Blocks</a></div></div></li><li role="treeitem"><div data-tocid="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF-d10733e18405" class="topicref" data-id="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF" id="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF-d10733e18405-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.11</ph>
Complete Place-and-Route</a></div></div></li><li role="treeitem"><div data-tocid="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4-d10733e18413" class="topicref" data-id="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4" id="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4-d10733e18413-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.12</ph>
Configuring Security Settings and Generating the Programming File</a></div></div></li><li role="treeitem"><div data-tocid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF-d10733e18421" class="topicref" data-id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF-d10733e18421-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.13</ph>
Auditing by MSVT </a></div></div></li><li role="treeitem"><div data-tocid="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B-d10733e18429" class="topicref" data-id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-54F04876-4F30-49B4-977A-AAC9855CC13B" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B-d10733e18429-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.14</ph>
Executing MSVT</a><div class="wh-tooltip"><p class="shortdesc">The <code class="ph codeph">msvt.param</code> file contains the parameters required by MSVT to verify design separation. The following shows a sample parameter file.<span class="ph instanceOffsets"><pre class="pre codeblock"><code>//************************************************************************ //                                                                         //  This is input parameters file for MSVT Check program                   //                                                                         //************************************************************************  DEVICE = MPF300TS DESIGN = SD_Top.msvt VERIFY_BLOCKS = block4_0 block2_0 block3_0 block1_0 pf_smip_0 // empty list means all blocks in design will be verified REQUIRED_SEPARATION = 1 MAX_VIOLATIONS_PER_REPORT_SECTION = 1 IRS block4_0 block2_0 = block4_0_Y  IRS block2_0 block4_0 =  IRS block4_0 block3_0 =  IRS block3_0 block4_0 = block3_0_dataOut[31] block3_0_dataOut[30] block3_0_dataOut[29]          block3_0_dataOut[28] block3_0_dataOut[27] block3_0_dataOut[26] block3_0_dataOut[25]          block3_0_dataOut[24] block3_0_dataOut[23] block3_0_dataOut[22] block3_0_dataOut[21]          block3_0_dataOut[20] block3_0_dataOut[19] block3_0_dataOut[18] block3_0_dataOut[17]          block3_0_dataOut[16] block3_0_dataOut[15] block3_0_dataOut[14] block3_0_dataOut[13]          block3_0_dataOut[12] block3_0_dataOut[11] block3_0_dataOut[10] block3_0_dataOut[9]          block3_0_dataOut[8] block3_0_dataOut[7] block3_0_dataOut[6] block3_0_dataOut[5]          block3_0_dataOut[4] block3_0_dataOut[3] block3_0_dataOut[2] block3_0_dataOut[1]          block3_0_dataOut[0]  IRS block4_0 block1_0 = block4_0_TX block4_0_Y_0  IRS block1_0 block4_0 = block1_0_TX  IRS block4_0 pf_smip_0 =  IRS pf_smip_0 block4_0 =  IRS block2_0 block3_0 =  IRS block3_0 block2_0 =  IRS block2_0 block1_0 = block1_0_APBmslave0_PRDATA[31] block1_0_APBmslave0_PRDATA[30]          block1_0_APBmslave0_PRDATA[29] block1_0_APBmslave0_PRDATA[28] block1_0_APBmslave0_PRDATA[27]          block1_0_APBmslave0_PRDATA[26] block1_0_APBmslave0_PRDATA[25] block1_0_APBmslave0_PRDATA[24]          block1_0_APBmslave0_PRDATA[23] block1_0_APBmslave0_PRDATA[22] block1_0_APBmslave0_PRDATA[21]          block1_0_APBmslave0_PRDATA[20] block1_0_APBmslave0_PRDATA[19] block1_0_APBmslave0_PRDATA[18]          block1_0_APBmslave0_PRDATA[17] block1_0_APBmslave0_PRDATA[16] block1_0_APBmslave0_PRDATA[15]          block1_0_APBmslave0_PRDATA[14] block1_0_APBmslave0_PRDATA[13] block1_0_APBmslave0_PRDATA[12]          block1_0_APBmslave0_PRDATA[11] block1_0_APBmslave0_PRDATA[10] block1_0_APBmslave0_PRDATA[9]          block1_0_APBmslave0_PRDATA[8] block1_0_APBmslave0_PRDATA[7] block1_0_APBmslave0_PRDATA[6]          block1_0_APBmslave0_PRDATA[5] block1_0_APBmslave0_PRDATA[4] block1_0_APBmslave0_PRDATA[3]          block1_0_APBmslave0_PRDATA[2] block1_0_APBmslave0_PRDATA[1] block1_0_APBmslave0_PRDATA[0]          block1_0_APBmslave0_PREADY  IRS block1_0 block2_0 = block1_0_APBmslave0_PADDR[11] block1_0_APBmslave0_PADDR[10]          block1_0_APBmslave0_PADDR[9] block1_0_APBmslave0_PADDR[8] block1_0_APBmslave0_PADDR[7]          block1_0_APBmslave0_PADDR[6] block1_0_APBmslave0_PADDR[5] block1_0_APBmslave0_PADDR[4]          block1_0_APBmslave0_PADDR[3] block1_0_APBmslave0_PADDR[2] block1_0_APBmslave0_PADDR[1]          block1_0_APBmslave0_PADDR[0] block1_0_APBmslave0_PWDATA[31] block1_0_APBmslave0_PWDATA[30]          block1_0_APBmslave0_PWDATA[29] block1_0_APBmslave0_PWDATA[28] block1_0_APBmslave0_PWDATA[27]          block1_0_APBmslave0_PWDATA[26] block1_0_APBmslave0_PWDATA[25] block1_0_APBmslave0_PWDATA[24]          block1_0_APBmslave0_PWDATA[23] block1_0_APBmslave0_PWDATA[22] block1_0_APBmslave0_PWDATA[21]          block1_0_APBmslave0_PWDATA[20] block1_0_APBmslave0_PWDATA[19] block1_0_APBmslave0_PWDATA[18]          block1_0_APBmslave0_PWDATA[17] block1_0_APBmslave0_PWDATA[16] block1_0_APBmslave0_PWDATA[15]          block1_0_APBmslave0_PWDATA[14] block1_0_APBmslave0_PWDATA[13] block1_0_APBmslave0_PWDATA[12]          block1_0_APBmslave0_PWDATA[11] block1_0_APBmslave0_PWDATA[10] block1_0_APBmslave0_PWDATA[9]          block1_0_APBmslave0_PWDATA[8] block1_0_APBmslave0_PWDATA[7] block1_0_APBmslave0_PWDATA[6]          block1_0_APBmslave0_PWDATA[5] block1_0_APBmslave0_PWDATA[4] block1_0_APBmslave0_PWDATA[3]          block1_0_APBmslave0_PWDATA[2] block1_0_APBmslave0_PWDATA[1] block1_0_APBmslave0_PWDATA[0]          block1_0_APBmslave0_PENABLE block1_0_APBmslave0_PSELx block1_0_APBmslave0_PWRITE  IRS block2_0 pf_smip_0 =  IRS pf_smip_0 block2_0 =  IRS block3_0 block1_0 = block3_0_dataOut_0[7] block3_0_dataOut_0[6] block3_0_dataOut_0[5]          block3_0_dataOut_0[4] block3_0_dataOut_0[3] block3_0_dataOut_0[2] block3_0_dataOut_0[1]          block3_0_dataOut_0[0]  IRS block1_0 block3_0 = block1_0_dataOut[7] block1_0_dataOut[6] block1_0_dataOut[5]          block1_0_dataOut[4] block1_0_dataOut[3] block1_0_dataOut[2] block1_0_dataOut[1]          block1_0_dataOut[0]  IRS block3_0 pf_smip_0 =  IRS pf_smip_0 block3_0 =  IRS block1_0 pf_smip_0 =  IRS pf_smip_0 block1_0 =  REGIONS_VERBOSITY = 0 </code></pre> </span></p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A-d10733e18447" class="topicref" data-id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A-d10733e18447-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.1.15</ph>
Further Considerations and Adjustments</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-D782718B-3B21-4DDE-B53E-C560B69BA145-d10733e18455" class="topicref" data-id="GUID-D782718B-3B21-4DDE-B53E-C560B69BA145" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-D782718B-3B21-4DDE-B53E-C560B69BA145-d10733e18455-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-D782718B-3B21-4DDE-B53E-C560B69BA145" id="GUID-D782718B-3B21-4DDE-B53E-C560B69BA145-d10733e18455-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16.2</ph>
Example</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18550" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18550-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-06F3E474-1157-44B5-ACBB-4A9562D2DF70.html" id="tocId-d10733e18550-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">17</ph>
Microchip Separation Verification Tool</a><div class="wh-tooltip"><p class="shortdesc">Information about Microchip Separation Verification Tool </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18729" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18729-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18729-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e19158" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e19158-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.html" id="tocId-d10733e19158-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">19</ph>
Tcl Command Reference</a><div class="wh-tooltip"><p class="shortdesc">Information about Tcl Command Reference </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25143-link" class="wh-expand-btn"></span><div class="title"><a href="Chunk1489019750.html#Chunk1489019750" id="tocId-d10733e25143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">20</ph>
Download the Libero SoC Design Suite documentation</a><div class="wh-tooltip"><p class="shortdesc">Information to help you download the Libero SoC Design Suite
				documentation</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25203" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25203-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-B0F8792A-2285-4431-ADB6-3EB1A9E39744.html" id="tocId-d10733e25203-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">21</ph>
More Information</a><div class="wh-tooltip"><p class="shortdesc">Additional information about other Microchip products</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272" class="topicref" data-id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B.html" id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">22</ph>
Technical Support</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25282" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25282-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html" id="tocId-d10733e25282-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">23</ph>
About Microchip</a><div class="wh-tooltip"><p class="shortdesc">More information about Microchip</p></div></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-7 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        <button id="wh_close_topic_toc_button" class="close-toc-button d-none" aria-label="Toggle topic table of content" aria-controls="wh_topic_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82__GUID-EA9FD6CC-EA87-4E06-9536-0FE7CA94EFF4"><article class="nested0" aria-labelledby="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82__GUID-EA9FD6CC-EA87-4E06-9536-0FE7CA94EFF4" id="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82"><h1 class="- topic/title title topictitle1" id="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82__GUID-EA9FD6CC-EA87-4E06-9536-0FE7CA94EFF4" style="display:inline-block">16.1 Design Methodology</h1><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20Methodology">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following topics describe the design methodology.</p></div><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-D4F0A27A-27AC-4CC9-BD70-04C39B5F23A3" xml:lang="en-US" lang="en-US" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4"><h2 class="- topic/title title topictitle2" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-D4F0A27A-27AC-4CC9-BD70-04C39B5F23A3" style="display:inline-block">16.1.1 Design Separation Methodology Components</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20Separation%20Methodology%20Components">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><p class="- topic/shortdesc shortdesc"></p><section class="- topic/section task/prereq section prereq" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-1DD4C087-A971-491F-8A66-DDF2D1CFB4A9" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-1DD4C087-A971-491F-8A66-DDF2D1CFB4A9"></section><section class="- topic/section task/context section context" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-3327BAEB-2E4E-47AE-A911-E651766D3BE9" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-3327BAEB-2E4E-47AE-A911-E651766D3BE9"><div class="- topic/p p">The Microchip Design Separation methodology comprises of the following features:<ul class="- topic/ul ul" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__UL_YNW_PQH_YNB" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__UL_YNW_PQH_YNB"><li class="- topic/li li" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-C3D1579E-E61E-4C3B-9819-52951C945545" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-C3D1579E-E61E-4C3B-9819-52951C945545">Ability to create independent subsystems.</li><li class="- topic/li li" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-B659C667-CAD0-43E2-B439-5CA2C52F24E6" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-B659C667-CAD0-43E2-B439-5CA2C52F24E6">Ability to validate that isolation.</li><li class="- topic/li li" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-AA78829B-2B2F-4EA9-B098-7E27C8DDF2F6" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-AA78829B-2B2F-4EA9-B098-7E27C8DDF2F6">Ability to monitor for faults.</li></ul></div><p class="- topic/p p">The Design Separation methodology leverages an existing design methodology referred to as a “Block flow” to achieve isolated functions. Block flow is a bottom-up design methodology that allows an incremental design approach. In a Block flow compile, component modules in a design are compiled and optimized in independent stages from the rest of the project. After compiling, the component modules are published as a netlist (or “Block”), and then imported to a top-level project for integration with other modules in the larger system design.</p><div class="- topic/p p">Because the Block must be compiled with all the required physical resources, resource reservation
                is a key component of Block flow. Routing reservation and logic reservation are both
                constraint options available from the Block flow methodology. As a result, creating
                isolated subsystems for security and safety-critical applications is an application
                of Block flow. All critical subsystems are assigned to an exclusive region (a region
                with strict resource reservation) and floorplanned with a guard-band of unused
                clusters away from all other logic.<div class="- topic/note note notype note_notype" id="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-C2B91E55-1B8A-4542-A591-23E0060C0705" data-ofbid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4__GUID-C2B91E55-1B8A-4542-A591-23E0060C0705"><span class="note__title">Note:</span> The width of the guard-band
                    depends on individual project requirements.</div>Signal connections to another
                module (known as “Inter-Region Signals” within this flow) are assigned to another
                resource-reserved region called the “IRS Region”. This region overlaps the source
                and sink regions. In this way, the Inter-Region Signals are members of the source
                region, the sink region, and the IRS Region. The IRS Region acts as a constrained
                routing channel.</div><p class="- topic/p p">A separate tool known as the Microchip Separation Verification Tool (MSVT) checks that a design meets the separation requirements defined by the system requirements of the design. MSVT is an independent tool included with the Libero installation. Libero SoC generates the parameter file <code class="+ topic/ph pr-d/codeph ph codeph">MSVT.param</code> automatically, which describes the Blocks in the design, and the number of signals entering and leaving a Block. MSVT checks the final design place-and-route against the <code class="+ topic/ph pr-d/codeph ph codeph">MSVT.param</code> file and reports any violations based on the separation requirement defined by the user.</p><p class="- topic/p p">Anti-Tamper (AT) must be considered in addition to the isolation of critical design subsystems.
                    <span class="- topic/tm tm">PolarFire<span class="- topic/tmmark tmmark ">®</span></span>, <span class="- topic/tm tm">SmartFusion<span class="- topic/tmmark tmmark ">®</span></span> 2, and <span class="- topic/tm tm">IGLOO<span class="- topic/tmmark tmmark ">®</span></span> 2 devices come with standard robust design security, a
                critical portion of which is AT and fault detection. PolarFire, SmartFusion 2, and
                IGLOO 2 devices include mechanisms that allow an FPGA design to monitor the
                integrity of the device during operation.</p><p class="- topic/p p">Fault detection is a critical part of security-and safety-critical systems. To address this
                requirement, an IP core ties together the relevant AT hooks in CoreSMIP_PF
                (PolarFire) and CoreSMIP (SmartFusion 2 and IGLOO 2) devices.</p></section></div></article><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-770E572B-3F3B-4BB1-B59B-49813312A105" xml:lang="en-US" lang="en-US" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D"><h2 class="- topic/title title topictitle2" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-770E572B-3F3B-4BB1-B59B-49813312A105" style="display:inline-block">16.1.2 Design Separation Methodology Steps</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20Separation%20Methodology%20Steps">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><p class="- topic/shortdesc shortdesc"></p><section class="- topic/section task/context section context" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EDB51828-EADE-4C0D-99E5-7DE41884DD0D" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EDB51828-EADE-4C0D-99E5-7DE41884DD0D">The following flow chart shows the various steps of the design separation methodology.</section><ol class="- topic/ol task/steps ol steps" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-8E496DF5-ACBF-40D2-BCCA-4A8E559D7E23" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-8E496DF5-ACBF-40D2-BCCA-4A8E559D7E23"><div class="- topic/li task/stepsection li stepsection" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-39BC9D12-51CF-44D6-B464-DCD45D138EBD" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-39BC9D12-51CF-44D6-B464-DCD45D138EBD"><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__FIG_GGV_KSG_YNB" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__FIG_GGV_KSG_YNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-2. <span id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-E3D221F4-38D3-4920-BAE9-830A55E66ED6" class="fig--title">Microchip Design Separation Methodology</span></span></figcaption><img class="- topic/image image break" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__IMAGE_UBT_PSG_YNB" src="GUID-0EB8F2FC-5EBB-421D-A3B4-E388F203F0F8-low.png"/></figure></div></div><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EE9458F9-F94F-4E52-B776-986B9EE6F71F" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EE9458F9-F94F-4E52-B776-986B9EE6F71F"><span class="- topic/ph task/cmd ph cmd">Create an RTL description for each subsystem. Each subsystem should be independent from the others with its own logic resources. The RTL module defining each subsystem should be independent of other subsystems. </span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-B0BF4E5F-6DB1-4045-B8BA-751E59B3B9A3" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-B0BF4E5F-6DB1-4045-B8BA-751E59B3B9A3"><span class="- topic/ph task/cmd ph cmd">Define each independent subsystem as a Block. The Block design flow creates logical partitions for the subsystems in question as a handle for place-and-route constraints in later stages of the design separation methodology.</span></li><div class="- topic/li task/stepsection li stepsection" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-4BF76E26-4306-4319-B67D-DDBBA8EA453F" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-4BF76E26-4306-4319-B67D-DDBBA8EA453F"><div class="- topic/note note notype note_notype" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-DCB4CAE5-7A8F-40A9-A811-1948FC19726E" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-DCB4CAE5-7A8F-40A9-A811-1948FC19726E"><span class="note__title">Note:</span> All corresponding I/O ports of a subsystem should be assigned to the respective Block. In the design separation methodology, all logic must be a member of an isolated Block region.</div></div><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EB477121-3FEE-44CE-9CD9-01EF68926128" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EB477121-3FEE-44CE-9CD9-01EF68926128"><span class="- topic/ph task/cmd ph cmd">For each Block, run Synthesis and Compile. Assess the size and shape of suitable regions based on the types of I/O, count and length of cascaded Math blocks, RAM count, PLLs, peripherals and fabric resource usage. Publish the Block without place-and-route.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-2B429BD3-AF57-48E2-BA42-89A752E0AE0B" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-2B429BD3-AF57-48E2-BA42-89A752E0AE0B"><span class="- topic/ph task/cmd ph cmd">Write a top-level module that only instantiates and connects all the Blocks. Import each published Block. Enable the Design Separation Methodology option in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project Settings... &gt; Design Flow &gt; Design Separation &gt; Enable Design Separation Methodology</span>.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-0F62BF82-DD0E-4FCF-849A-98D2D2522858" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-0F62BF82-DD0E-4FCF-849A-98D2D2522858"><span class="- topic/ph task/cmd ph cmd">For each Block in the design, create separation regions by specifying region constraints using Chip Planner or defining regions in a PDC file.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-53C2369E-D438-439B-98BB-C15EF5315BD0" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-53C2369E-D438-439B-98BB-C15EF5315BD0"><span class="- topic/ph task/cmd ph cmd">Assign Blocks to the isolated regions.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EDEAAF85-02EB-45F9-91CD-107E52C7B3BE" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-EDEAAF85-02EB-45F9-91CD-107E52C7B3BE"><span class="- topic/ph task/cmd ph cmd">If two Blocks interact with each other, create an overlapping IRS region constraint connecting the Blocks. These IRS regions should also be physically isolated from other blocks and IRS regions. Assign IRS nets to each respective IRS region.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-6CAAF16F-B7EF-4087-8584-9B56CB631A14" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-6CAAF16F-B7EF-4087-8584-9B56CB631A14"><span class="- topic/ph task/cmd ph cmd">Enter the necessary timing constraints. Perform design iterations to achieve timing closure.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-322206F5-0B28-443F-B0D3-7A278E4C1C26" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-322206F5-0B28-443F-B0D3-7A278E4C1C26"><span class="- topic/ph task/cmd ph cmd">Verify all aspects of timing and power.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-151F04D5-7963-478C-AC42-9886B74B1ADE" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-151F04D5-7963-478C-AC42-9886B74B1ADE"><span class="- topic/ph task/cmd ph cmd">Generate back-annotated files and perform post-layout simulations when required.</span></li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-6F5ED2F3-BA3B-44FB-9393-1172FBF93E7F" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-6F5ED2F3-BA3B-44FB-9393-1172FBF93E7F">
                <span class="- topic/ph task/cmd ph cmd">Configure security and programming options before generating the programming
                    file. This step also exports information for MSVT.</span>
            </li><li class="- topic/li task/step li step" id="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-D74E71F8-88B3-4E27-971F-8BC8391FF709" data-ofbid="GUID-21B65F0F-EED0-46BB-B199-36086762593D__GUID-D74E71F8-88B3-4E27-971F-8BC8391FF709"><span class="- topic/ph task/cmd ph cmd">Run MSVT from the command line. If MSVT fails, re-examine the floorplan and iterate the entire design flow with corrected region constraints.</span></li></ol></div></article><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-BF055078-0873-4243-8D69-B727DF5D2D1D" xml:lang="en-US" lang="en-US" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68"><h2 class="- topic/title title topictitle2" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-BF055078-0873-4243-8D69-B727DF5D2D1D" style="display:inline-block">16.1.3 Creating Blocks</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Creating%20Blocks">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><p class="- topic/shortdesc shortdesc">A security and safety-critical application may consist of one or more independent subsystems. Using Hardware Description Language (HDL), define each subsystem to be independent from the rest of the system.</p><section class="- topic/section task/context section context" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-651BBFE4-7F9E-48F5-8233-41C99DD8948A" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-651BBFE4-7F9E-48F5-8233-41C99DD8948A">Each subsystem should have its own resources, including I/O buffers for external FPGA signals. A Block element is created for each such subsystem, which is then instantiated in a top-level design.<p class="- topic/p p">To create a Block element for each subsystem:</p></section><ol class="- topic/ol task/steps ol steps" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-FE3FA836-EE51-45AE-8E31-F2EFC1424222" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-FE3FA836-EE51-45AE-8E31-F2EFC1424222"><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-70E0DF5C-6DB3-499B-A26C-D86EC8A0A86E" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-70E0DF5C-6DB3-499B-A26C-D86EC8A0A86E"><span class="- topic/ph task/cmd ph cmd">Right-click the target module in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Hierarchy</span> tab and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Set as root</span>.</span></li><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-8AE7D765-65D6-43E6-841D-25A868FC1B0B" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-8AE7D765-65D6-43E6-841D-25A868FC1B0B"><span class="- topic/ph task/cmd ph cmd"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enable block creation</span> from <strong class="+ topic/ph hi-d/b ph b">Project Settings</strong> (see the following figure).</span><div class="- topic/itemgroup task/info itemgroup info"><figure class="- topic/fig fig fignone" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__FIG_BRV_DVH_YNB" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__FIG_BRV_DVH_YNB"><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68___REF382824777" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68___REF382824777"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-3. <span id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-93BACF4C-EC57-410E-BCD3-E5466909696A" class="fig--title"><strong class="+ topic/ph hi-d/b ph b">Project Settings</strong> for Block Creation</span></span></figcaption><img class="- topic/image image" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__IMAGE_QL5_FSH_YNB" src="GUID-42A7EF8F-77BA-4364-A42F-1932540C425F-low.jpg" height="385" width="624" alt="???"/></figure></div><div class="- topic/p p"><div class="- topic/note note notype note_notype" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-62DF1729-8313-4D3C-9C1C-F83602C22666" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-62DF1729-8313-4D3C-9C1C-F83602C22666"><span class="note__title">Note:</span> Block flow is a bottom-up design methodology. The Block attribute in the Block flow identifies components in an HDL hierarchy to be reused within a team-based design flow as a modular resource.</div></div></figure></div></li><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-96E7402E-BCA6-4B7D-B5FA-DF93B038A352" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-96E7402E-BCA6-4B7D-B5FA-DF93B038A352"><span class="- topic/ph task/cmd ph cmd">If a Block uses physical I/O pins, define those physical resources as part of that block. This requires explicit definition of I/O to be assigned to the Block using I/O pads. Use direct instantiation of an I/O buffer within the module in question or from the Catalog in Libero's SmartDesign tool.</span></li><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-A55960AE-735E-424F-B290-435F52100378" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-A55960AE-735E-424F-B290-435F52100378"><span class="- topic/ph task/cmd ph cmd">For each module that has its I/Os defined, run Synthesis and Compile. Analyze the Compile report to assess the size and shape of suitable regions based on types of I/O, count and length of cascaded Math blocks, RAM count, PLLs, peripherals and fabric resource usage.</span></li><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-7EAD1D67-7BB6-4455-9E80-F87213C68C84" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-7EAD1D67-7BB6-4455-9E80-F87213C68C84"><span class="- topic/ph task/cmd ph cmd">Optional: Enter timing constraints and run place-and-route followed by timing analysis to achieve timing closure for each individual Block. This step indicates the difficulty of timing closure at the top level of the design.</span></li><li class="- topic/li task/step li step" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-6BAF969D-0134-400D-9D50-10610A0D337F" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-6BAF969D-0134-400D-9D50-10610A0D337F"><span class="- topic/ph task/cmd ph cmd">The Block is ready to be published. Because these Blocks will be assigned to isolated separation regions (explained in subsequent sections), publish the Block without placement and routing information. Configure Publish Block options to exclude placement and routing information, as shown in the following figure.</span><div class="- topic/itemgroup task/info itemgroup info"><figure class="- topic/fig fig fignone" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__FIG_XNY_V5H_YNB" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__FIG_XNY_V5H_YNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-4. <span id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__GUID-EBC5E7DA-4C50-4BED-B2CF-39AABF42FBC4" class="fig--title">Configuring Publish Block Options</span></span></figcaption><img class="- topic/image image" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__IMAGE_YNY_V5H_YNB" src="GUID-FBAFA0A6-B0E2-4599-97F1-B65787C89702-low.jpg" height="298" width="304" alt="???"/></figure></div></li></ol><section class="- topic/section task/result section result" id="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__RESULT_VQ3_L5H_YNB" data-ofbid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68__RESULT_VQ3_L5H_YNB">Libero exports the <code class="+ topic/ph pr-d/codeph ph codeph">&lt;block_name&gt;.cxz</code> file to the <code class="+ topic/ph pr-d/codeph ph codeph">&lt;project_path&gt;/designer/&lt;block_name&gt;/export</code> directory when a Block is published. The <code class="+ topic/ph pr-d/codeph ph codeph">&lt;block_name&gt;.cxz</code> file is the published Block. This is the file you import into the top-level design to instantiate the Block.</section></div></article><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-435F4F2D-654B-4982-A219-BE45B8DC2AD4" xml:lang="en-US" lang="en-US" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1"><h2 class="- topic/title title topictitle2" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-435F4F2D-654B-4982-A219-BE45B8DC2AD4" style="display:inline-block">16.1.4 Assigning I/Os to the Block</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Assigning%20I%2FOs%20to%20the%20Block">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><section class="- topic/section task/context section context" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-51AC6488-ADC8-4BE5-95BF-5118D99AE408" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-51AC6488-ADC8-4BE5-95BF-5118D99AE408"><p class="- topic/p p">Signals that route to physical I/O pins within each module should belong to the corresponding Block. For design separation, physical I/O resources must be associated with an isolation region. Enabling Block flow disables automatic I/O insertion by the Synthesis tool. Therefore, the design separation methodology requires explicit instantiation of I/O buffers that are required per Block. These I/O buffers can be inserted from the I/O Configurator in the SgCore Catalog or the Macro Library Catalog. For more information, see the SmartDesign sections in the Libero Online Help. These macros ensure that all design ports assigned to them infer an I/O port assigned to the given Block.</p><div class="- topic/note note notype note_notype" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-DE0A61E3-9073-45C2-9616-B6121AAFB4FA" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-DE0A61E3-9073-45C2-9616-B6121AAFB4FA"><span class="note__title">Note:</span> Do not insert I/O buffer on ports that are used
                to interconnect with other blocks (that is, IRS nets).</div><p class="- topic/p p">To insert I/Os in a Block, Microchip recommends you use Libero’s SmartDesign tool. Follow these steps to create a SmartDesign component of the subsystem.</p></section><ol class="- topic/ol task/steps ol steps" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-164850F6-8078-42BB-9469-A1BFB98FF07B" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-164850F6-8078-42BB-9469-A1BFB98FF07B"><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-2529BE70-29D4-46AA-9C9A-A0231A274330" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-2529BE70-29D4-46AA-9C9A-A0231A274330"><span class="- topic/ph task/cmd ph cmd">Create a SmartDesign and instantiate the module in SmartDesign.</span></li><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-5E6DB92B-68E5-450E-B047-78E32F2B1B34" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-5E6DB92B-68E5-450E-B047-78E32F2B1B34"><span class="- topic/ph task/cmd ph cmd">Insert appropriate macros from the Macro library catalog for each type of port. The relevant macros are: INBUF, INBUF_DIFF, OUTBUF, OUTBUF_DIFF, TRIBUFF, TRIBUFF_DIFF, BIBUF, and BIBUF_DIFF.</span></li><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-47C68B46-EE34-4C40-B4AA-929664CD935E" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-47C68B46-EE34-4C40-B4AA-929664CD935E"><span class="- topic/ph task/cmd ph cmd">If ports belong to a bus, use the I/O configurator with required width and type of buffer.</span></li><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-6D7C8A89-2C7D-4DC4-B110-1C59792AB38A" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-6D7C8A89-2C7D-4DC4-B110-1C59792AB38A"><span class="- topic/ph task/cmd ph cmd">After required macros are instantiated in SmartDesign, connect the ports of the design with the respective macros.</span></li><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-70FAA431-C61A-456F-AF18-F818A6581EA4" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-70FAA431-C61A-456F-AF18-F818A6581EA4"><span class="- topic/ph task/cmd ph cmd">Rename the I/O pads with names defined in the module. Generate SmartDesign.</span></li><li class="- topic/li task/step li step" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-57D1D3AB-F411-45EB-BE81-71F8D34CC068" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-57D1D3AB-F411-45EB-BE81-71F8D34CC068"><span class="- topic/ph task/cmd ph cmd">Set the generated SmartDesign as the root module and create a Block using this module as described in <a class="- topic/xref xref" href="GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-A7EB5E2A-A375-4B88-9B5B-B211BF26395D" title="The next step is to create a Block for each subsystem of this design."><span><span>16.2.2 </span><span>Creating Blocks</span></span></a>.</span><div class="- topic/itemgroup task/info itemgroup info">
                    <div class="- topic/p p">The following figure shows a SmartDesign component in which a subsystem has
                        been instantiated and top-level ports are assigned to its I/Os using OUTBUF
                            macros.<figure class="- topic/fig fig fignone" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__FIG_DDG_RC3_YNB" data-ofbid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__FIG_DDG_RC3_YNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-5. <span id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__GUID-5BCFAC75-D75B-4D5F-B682-1D2FDAC1F693" class="fig--title">SmartDesign
                                Instantiating Subsystem Along with I/Os</span></span></figcaption>
                            
                            <img class="- topic/image image break" id="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1__IMAGE_FX3_TC3_YNB" src="GUID-AA5BBCCD-D5B1-4318-88B6-F9482281CBFA-low.png"/>
                        </figure></div>
                </div>
                <div class="- topic/itemgroup task/info itemgroup info">
                    <p class="- topic/p p">As an alternative to SmartDesign, you can instantiate the macros and connect
                        them to the top-level ports of the design. </p>
                    <p class="- topic/p p">Because lower level modules are compiled independently from the top-level
                        design, ensure unique I/O pin names across the design are used in the lower
                        level project. Microchip recommends checking the I/O pin names across the
                        project to ensure uniqueness when building a lower level project. It is
                        important to realize that some cores have pins that are not true single
                        point inputs or outputs that can also be fed back internally. Therefore,
                        they should be carefully placed between blocks.</p>
                    <p class="- topic/p p">The cells connected to IRS regions must be isolated from other IRS regions
                        connected to a different set of blocks. It is best to insert a buffer or
                        register (with only global clocks and resets) at the source and sinks of
                        IRS.</p>
                </div></li></ol></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-5BDCB36F-D538-4046-B513-03596F0A5269__GUID-E4B7DC72-9F13-4442-9ACC-BE8F818CE21E" xml:lang="en-US" lang="en-US" id="GUID-5BDCB36F-D538-4046-B513-03596F0A5269"><h2 class="- topic/title title topictitle2" id="GUID-5BDCB36F-D538-4046-B513-03596F0A5269__GUID-E4B7DC72-9F13-4442-9ACC-BE8F818CE21E" style="display:inline-block">16.1.5 Optional CoreSMIP Block</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Optional%20CoreSMIP%20Block">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Security Monitor IP (CoreSMIP or CoreSMIP_PF) is a core provided by
            Microchip
            for tamper detection
            to
            enhance
            the security of the system.
            For more
            information,
            see
            the
                <cite class="- topic/cite cite">CoreSMIP
                or CoreSMIP_PF User Guide</cite>. CoreSMIP and CoreSMIP_PF
            are
            present in the catalog
            under
            the Tamper section.</p><p class="- topic/p p">The Design Separation methodology requires each subsystem to be defined as a Block. Therefore, if your design includes CoreSMIP or CoreSMIP_PF, create such a block using the same steps as the other Blocks.</p><p class="- topic/p p"></p></div></article><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-7711F5D7-9928-4D8D-A248-E15702EBBA14" xml:lang="en-US" lang="en-US" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0"><h2 class="- topic/title title topictitle2" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-7711F5D7-9928-4D8D-A248-E15702EBBA14" style="display:inline-block">16.1.6 Creating a Top-level Design</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Creating%20a%20Top-level%20Design">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><p class="- topic/shortdesc shortdesc">After all Blocks are published, create a new Libero project for the top-level design using the following steps.</p><ol class="- topic/ol task/steps ol steps" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-E644F244-FB98-41C6-BAF1-F17A3CDD4BDC" data-ofbid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-E644F244-FB98-41C6-BAF1-F17A3CDD4BDC"><li class="- topic/li task/step li step" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-38BA12D8-4A7A-4C17-AB23-E0A04E55DBDF" data-ofbid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-38BA12D8-4A7A-4C17-AB23-E0A04E55DBDF"><span class="- topic/ph task/cmd ph cmd">Create SmartDesign block where you instantiate all the individual blocks and connect their IRS signals. This top-level module should contain instantiations of all Blocks along with interconnects between them to replicate a complete system.</span></li><li class="- topic/li task/step li step" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-303A5B1E-1946-4CB2-AF0A-4EE344179C1C" data-ofbid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-303A5B1E-1946-4CB2-AF0A-4EE344179C1C"><span class="- topic/ph task/cmd ph cmd">Set this top-level module as the root module in Libero and disable Block Creation. Navigate to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File &gt; Import &gt; Blocks</span> menu and import all published subsystem Blocks (<code class="+ topic/ph pr-d/codeph ph codeph">&lt;block_name&gt;.cxz</code> files) into this design. Typically, you need not run Synthesis, because all published Blocks have already completed Synthesis and have I/Os assigned to them.</span><div class="- topic/itemgroup task/info itemgroup info"><p class="- topic/p p">The following figure shows <strong class="+ topic/ph hi-d/b ph b">Project Settings</strong> required for top-level design with Block
                        Creation and Synthesis disabled and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enable Design Separation
                            Methodology</span> enabled.</p><figure class="- topic/fig fig fignone" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0___REF382824495" data-ofbid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0___REF382824495"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-6. <span id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__GUID-EB4099DC-BB9E-4111-8D83-AE36AE821962" class="fig--title"><strong class="+ topic/ph hi-d/b ph b">Project Settings</strong> for Top-level Design</span></span></figcaption><img class="- topic/image image" id="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0__IMAGE_YLN_N14_YNB" src="GUID-31A74AF6-0F3F-4B7F-BD31-1B3FA263CCE5-low.jpg" height="385" width="624" alt="???"/></figure></div></li></ol></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-BD0C7EF3-A273-4D0A-9542-741EFD241751" xml:lang="en-US" lang="en-US" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C"><h2 class="- topic/title title topictitle2" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-BD0C7EF3-A273-4D0A-9542-741EFD241751" style="display:inline-block">16.1.7 FloorPlanning with Design Separation Regions</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=FloorPlanning%20with%20Design%20Separation%20Regions">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">After you create the top-level design with subsystem Blocks, floorplan the design by defining separation regions and IRS regions. In a design that follows the Microchip Design Separation methodology, all logic should be contained in a logic region with dedicated place-and-route resources.</p><p class="- topic/p p">A logic region is a user-defined area on the device within which logic can be assigned. A Separation region is a logic region with the following features:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-B4920DC0-2F91-4EFF-95A5-9A9B9A66ED3C" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-B4920DC0-2F91-4EFF-95A5-9A9B9A66ED3C">It is a resource reserved (place-and-route) region which may be an exclusive or inclusive constraint.</li><li class="- topic/li li" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-9CA6DEF8-79F6-46F3-98D1-747DC62F6B27" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-9CA6DEF8-79F6-46F3-98D1-747DC62F6B27">May be a non-rectangular region (built from a union of multiple rectangular floorplan regions).</li><li class="- topic/li li" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-70D1CBE1-C27F-43FD-BA2F-7B6BE7DDEB62" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-70D1CBE1-C27F-43FD-BA2F-7B6BE7DDEB62">Regions are separated from each other by reserving a perimeter of unused clusters.</li></ul><p class="- topic/p p">You can use Chip Planner to create regions or create them with PDC commands. Chip Planner is the floorplanning tool used to create and edit regions on the chip and assign logic to these regions.</p><p class="- topic/p p">Create a Separation region for each Block present in the design. The size of and shape of the region should depend on quantity of fabric resources, I/O types, RAM, Math blocks, PLL and peripherals being used in each block.</p><p class="- topic/p p">Each Block region is a place-and-route constraint for logic elements that are associated with it. Physical separation is achieved by allowing some unused logic clusters as a guard-band around each Block region. The unused cluster spacing between regions is dependent upon final system requirements. Floorplan according to the guard-band that is appropriate for the security and safety requirements of the target design.</p><p class="- topic/p p">PolarFire, SmartFusion 2 and IGLOO 2 FPGA architecture is cluster-based. A cluster is made up of
            12 Logic Elements. A Logic Element includes a 4 input-LUT, a register, and a carry
            chain. In the Chip Planner coordinate system, each Logic Element component has a unique
            coordinate. As such, each Cluster occupies an area of 12x3. The following figure shows a
            single cluster as shown in the Chip Planner with dimensions noted. The granularity of
            Chip Planner region sizes is one cluster.</p><figure class="- topic/fig fig fignone" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF382825007" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF382825007"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-7. <span id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-31D95233-F3A8-4540-9EE8-D39EEAA634BF" class="fig--title">One Cluster of PolarFire, SmartFusion 2 and
                IGLOO 2 FPGA</span></span></figcaption><img class="- topic/image image" src="GUID-00CEBB9B-62EF-42AF-817D-1098DF0AE54A-low.png" height="101" width="290" alt="???"/></figure><p class="- topic/p p">You can define regions for each Block using either the Chip Planner or a Physical Design Constraints (PDC) file. The size of each region should accommodate all resources used by a given block, including all embedded hard blocks such as I/Os, RAM, Math blocks, PLL and peripheral blocks.</p><div class="- topic/note note notype note_notype" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-E8E2C456-E867-4450-BF91-139E67CA30C4" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-E8E2C456-E867-4450-BF91-139E67CA30C4"><span class="note__title">Note:</span> LSRAM and Math blocks take up a footprint of
            three clusters in the FPGA floorplans. The makeup of such embedded blocks include the
            hard IP resource itself abutted to a set of Interface Clusters. The Interface Clusters
            help route signals to and from the embedded hard Block to the rest of the fabric array.
            The following figures provide details of the makeup of a embedded hard Block and its
            corresponding visualization within the Chip Planner floorplan, respectively.</div><p class="- topic/p p"></p><figure class="- topic/fig fig fignone" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF384635766" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF384635766"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-8. <span id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-5FA42B9E-D327-40FB-95BE-96333010F0DB" class="fig--title">Interface Cluster for an Embedded Hard IP Block</span></span></figcaption><img class="- topic/image image" src="GUID-E3AD582D-9944-466B-BF2E-5B9AA8D245FA-low.png" height="231" width="428" alt="???"/></figure><figure class="- topic/fig fig fignone" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF384635769" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF384635769"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-9. <span id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-5A83C9F2-C76C-4761-BFC2-181826941F31" class="fig--title">LSRAM Block as Shown in Chip Planner</span></span></figcaption><img class="- topic/image image" src="GUID-8865E8A1-9123-428F-AE01-C8055B1386F3-low.png" height="107" width="623" alt="???"/></figure><p class="- topic/p p">An isolated region constraint must include the entire embedded hard Block resource within its boundaries for the resource to be usable within the target region. Use non-rectangular regions to efficiently allocate a floorplan to include these embedded hard blocks.</p><p class="- topic/p p">More information about the fabric architecture for FPGA devices can be found in the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_PolarFire_SoC_FPGA_Fabric_UG_VD.pdf" target="_blank" rel="external noopener">PolarFire Family Fabric User Guide</a>
      </span> and </p>
        <p class="- topic/p p"><span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/SoC/microsemi_smartfusion2_igloo2_fabric_user_guide_ug0445_v8.pdf" target="_blank" rel="external noopener">UG0445: SmartFusion2 SoC FPGA and IGLOO2 FPGA Fabric User Guide</a>
      </span>.</p><div class="- topic/p p">The following figures provide a sample floorplan from a sample design using a PDC file and the
            floorplan as shown in the Chip Planner, respectively. The granularity of placement units
            are logic modules in the Chip Planner coordinate system and the granularity of region
            sizes is clusters. Therefore, regions must be a multiple of 12 in the horizontal
            direction and a multiple of 3 in the vertical direction. <figure class="- topic/fig fig fignone" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__FIG_BJV_ZRN_YNB" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__FIG_BJV_ZRN_YNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-10. <span id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-8FA8498C-FB4A-484A-BF26-EE17C5F75B72" class="fig--title">Sample Floorplan of Top-level
                    Design</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__IMAGE_EGM_XHS_2PB" src="GUID-AF42CDEB-3C28-4A55-8097-67323F056981-low.jpg"/>
            </figure>Following are the details of Physical design constraints file of the top-level
            design. <div class="- topic/note note notype note_notype" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__NOTE_P4B_CKN_QWB" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__NOTE_P4B_CKN_QWB"><span class="note__title">Note:</span> The regions are defined with <code class="+ topic/ph pr-d/codeph ph codeph">-route
                    true</code> to constrain routing.</div></div><pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>
define_region -region_name Block1region -type exclusive -color 2143338688 -route true -push_place true -x1  456 -y1 195 -x2 1631 -y2 371
define_region -region_name Block2region -type exclusive -color 2143338688 -route true -push_place true -x1 1752 -y1 189 -x2 2435 -y2 377
define_region -region_name Block3region -type exclusive -color 2143338688 -route true -push_place true -x1    0 -y1   0 -x2  335 -y2  41 \
                                                                                                              -x1    0 -y1  42 -x2 1067 -y2 161 \  
                                                                                                              -x1  804 -y1   0 -x2 1067 -y2 41    
define_region -region_name Block4region -type exclusive -color 2143338688 -route true -push_place true -x1 1200 -y1   0 -x2 2351 -y2 158
define_region -region_name SMIPregion   -type exclusive -color 2143338688 -route true -push_place true -x1  384 -y1   0 -x2  755 -y2  11
define_region -region_name IBR1_2 -type inclusive -color 2147442270 -route true -push_place false -x1 1584 -y1 282 -x2 2027 -y2 362
define_region -region_name IBR1_3 -type inclusive -color 2147442270 -route true -push_place false -x1  636 -y1 102 -x2  851 -y2 239
define_region -region_name IBR1_4 -type inclusive -color 2143338688 -route true -push_place false -x1 1356 -y1 126 -x2 1499 -y2 245
define_region -region_name IBR2_4 -type inclusive -color 2147442270 -route true -push_place false -x1 2148 -y1 105 -x2 2327 -y2 266
define_region -region_name IBR3_4 -type inclusive -color 2147442270 -route true -push_place false -x1  888 -y1  45 -x2 1463 -y2  98
assign_region -region_name Block1region -inst_name block1_0
assign_region -region_name Block2region -inst_name block2_0
assign_region -region_name Block3region -inst_name block3_0
assign_region -region_name Block4region -inst_name block4_0
assign_region -region_name Block4region -inst_name RESETN_ibuf
assign_region -region_name SMIPregion   -inst_name pf_smip_0
assign_net_macros -region_name IBR1_2 -net_name block1_0_APBmslave0_PENABLE     -include_driver true
assign_net_macros -region_name IBR1_2 -net_name block1_0_APBmslave0_PSELx       -include_driver true
assign_net_macros -region_name IBR1_2 -net_name block1_0_APBmslave0_PWRITE      -include_driver true
assign_net_macros -region_name IBR1_2 -net_name block1_0_APBmslave0_PREADY      -include_driver true
assign_net_macros -region_name IBR1_2 -net_name {block1_0_APBmslave0_PADDR[*]}  -include_driver true
assign_net_macros -region_name IBR1_2 -net_name {block1_0_APBmslave0_PRDATA[*]} -include_driver true
assign_net_macros -region_name IBR1_2 -net_name {block1_0_APBmslave0_PWDATA[*]} -include_driver true
assign_net_macros -region_name IBR1_3 -net_name {block1_0_dataOut[*]}   -include_driver true
assign_net_macros -region_name IBR1_3 -net_name {block3_0_dataOut_0[*]} -include_driver true
assign_net_macros -region_name IBR1_4 -net_name block4_0_TX  -include_driver true
assign_net_macros -region_name IBR1_4 -net_name block4_0_Y_0 -include_driver true
assign_net_macros -region_name IBR1_4 -net_name block1_0_TX  -include_driver true
assign_net_macros -region_name IBR2_4 -net_name block4_0_Y -include_driver true
assign_net_macros -region_name IBR3_4 -net_name {block3_0_dataOut[*]} -include_driver true</code></pre><p class="- topic/p p">For more information about floorplaning with the Chip Planner and PDC syntax, see the Chip Planner online help in Libero SoC.</p><figure class="- topic/fig fig fignone" id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF382825068" data-ofbid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C___REF382825068"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 16-11. <span id="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C__GUID-33C13C47-E10C-4905-9EF5-785026127C46" class="fig--title">Sample Floorplan of Top-level Design</span></span></figcaption><img class="- topic/image image" src="GUID-2BAE76AF-1DFE-4875-B242-29B80F41E30D-low.jpg" alt="???"/></figure></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66__GUID-47BF074E-6E29-48A5-9B6B-40D01939CDBF" xml:lang="en-US" lang="en-US" id="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66"><h2 class="- topic/title title topictitle2" id="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66__GUID-47BF074E-6E29-48A5-9B6B-40D01939CDBF" style="display:inline-block">16.1.8 IRS Regions</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=IRS%20Regions">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Since each Block is defined in an isolated region, it must be ensured that a routing channel with valid inter-Block communication interconnect exists that is separated from other unrelated regions. These inter-Block interconnect channels are defined using IRS regions.</p><p class="- topic/p p">An IRS region is another routing region that overlaps with the isolated Block regions. All signals that have a valid connection point between the source and destination Blocks are explicitly assigned to the IRS routing region.</p><p class="- topic/p p">IRS regions have the same requirements as the separation regions mentioned in <a class="- topic/xref xref" href="GUID-FDAEB233-DEC2-417A-BE54-07259F52AB82.html#GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C"><span><span>16.1.7 </span><span>FloorPlanning with Design Separation Regions</span></span></a>. IRS regions should
            contain valid communication interconnect nets assigned to them. An IRS region overlaps
            with the separation regions being connected.</p><p class="- topic/p p">Each IRS region should connect only one set of connected Blocks. Each set of IRS regions should also be separated by a certain number of clusters from all other Blocks in all directions, both inside and outside the connected Blocks. The extent of separation required depends on your system requirements.</p><p class="- topic/p p">The cells connected to IRS regions must be isolated from other IRS regions connected to a different set of Blocks. It is best to insert a buffer or register (with only global clocks and resets) at the source and sinks of IRS. </p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-E6AC9791-C467-49FA-98CA-EBC50DB18CBC" xml:lang="en-US" lang="en-US" id="GUID-38555CFD-E131-471C-813D-6783826C54F5"><h2 class="- topic/title title topictitle2" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-E6AC9791-C467-49FA-98CA-EBC50DB18CBC" style="display:inline-block">16.1.9 Considerations for Global Clock Resources</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Considerations%20for%20Global%20Clock%20Resources">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The global clock network on PolarFire, SmartFusion 2, and IGLOO 2 FPGA devices provide a
            dedicated low-skew, high-fanout network to all logic clusters within the fabric array.
            There are a number of global buffers per device with the following potential
                inputs:<ul class="- topic/ul ul" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__UL_TZN_GXF_DPB" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__UL_TZN_GXF_DPB">
                <li class="- topic/li li" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-0F501A71-002C-4DED-8874-6702B2713515" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-0F501A71-002C-4DED-8874-6702B2713515">Dedicated
                    Global
                    I/Os</li>
                
                <li class="- topic/li li" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-4D56399E-D1CE-40B3-A356-EF561DA481C7" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-4D56399E-D1CE-40B3-A356-EF561DA481C7">Clock Conditioning Circuits
                    (inclusive of PLLs)</li>
                <li class="- topic/li li" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-832DBB28-5801-4351-A650-002240760392" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-832DBB28-5801-4351-A650-002240760392">On-Chip (hardened)
                    oscillators</li>
                <li class="- topic/li li" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-F01D36C7-648F-4F23-AC3C-142B31B17E80" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-F01D36C7-648F-4F23-AC3C-142B31B17E80">Transceivers</li>
                
            </ul></div><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-3BFEF974-6699-4548-BB0E-70D1F0EC134A" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-3BFEF974-6699-4548-BB0E-70D1F0EC134A">FPGA fabric routing</li></ul><p class="- topic/p p">A detailed description of the clock distribution architecture and associated clocking resources
            can be found in the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Clocking_Resources_User_Guide_VB.pdf" target="_blank" rel="external noopener">PolarFire Family Clocking Resources User Guide</a>
      </span> or the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/SoC/microchip_smartfusion2_igloo2_clocking_resources_user_guide_ug0449_v9.pdf" target="_blank" rel="external noopener">UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide</a>
      </span>.</p><p class="- topic/p p">The design separation flow only considers physical isolation of the logic regions through the analysis of routing elements on the programmable switch fabric in the FPGA. Global networks, as it is a dedicated routing tree, are not analyzed as part of this flow. Hence, for design separation, global signals that are common to multiple regions (such as clock and Reset) need not be separated from any other signal. If the location of a global resource like PLL or CCC overlaps with a block region, you must make the type of the block region inclusive. Alternatively, you could include the global resource within the block and bring out the global net for distributing to other blocks.</p><div class="- topic/note note notype note_notype" id="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-857A3A19-454A-442A-BB89-8969E2C0F6DD" data-ofbid="GUID-38555CFD-E131-471C-813D-6783826C54F5__GUID-857A3A19-454A-442A-BB89-8969E2C0F6DD"><span class="note__title">Note:</span> High fanout-signals from the fabric array often are promoted automatically to the global network. In such cases, you may want high fanout signals that are meant for a region to use local routing resources only. To understand which signals are promoted onto the global network, inspect the Compile log and Global Net report to confirm which nets get assigned to GB and which nets get implemented on Row Global Buffer (RGB) resources. You can control the promotion and demotion of signals using Synthesis attributes. You can also configure Synthesis options in Libero SoC to modify the threshold values where global promotion occurs.</div><p class="- topic/p p">As MSVT only audits the programmable switch fabric, any hard macro resources (such as the CCC, PLL, DLL, clock divider, or an RC oscillator) are not audited. Most inputs to the CCC are from hard blocks, such as from a dedicated I/O pin or the RC oscillator and are routed on dedicated metal traces. However, CCC inputs may also be driven from the fabric. If an input or output of a CCC is routed, then design separation constraints will apply. In such a case, the physical CCC resource must also be encapsulated within the same region as the source signal driving the CCC. The locations of the CCC may be restrictive for planning the regions—they occur in pairs in each quadrant and some quadrants may not have any CCCs.</p><p class="- topic/p p">RGB resources (RCLKINT/RGCLKINT macros), if used, must be included in a design separation region. Connectivity in the row served by a RGB is dictated by programmable switches, and therefore, is analyzed by the MSVT. RGBs are distributed along a few columns across the fabric array (locations are device dependent). You need to be aware of the location of the RGB columns. The width of such regions is determined by the span of the RGB output.</p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500__GUID-3549E946-02C6-4BA3-A02B-290878A97B4F" xml:lang="en-US" lang="en-US" id="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500"><h2 class="- topic/title title topictitle2" id="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500__GUID-3549E946-02C6-4BA3-A02B-290878A97B4F" style="display:inline-block">16.1.10 Initialization of Hard ASIC Blocks</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Initialization%20of%20Hard%20ASIC%20Blocks">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SmartFusion 2 and IGLOO 2 FPGA devices contain a number of hardened peripherals, such as SERDES
            blocks, and hardened memory controllers. These peripherals often rely on initialization
            routines, where register values are configured to the desired operational parameters. In
            the standard Libero flow, initialization of these hardened peripherals is controlled
            through a centralized initialization controller. Fabric routing resources are used to
            connect with the centralized configuration controller, and in such cases will cause a
            violation of design separation constraints. If hardened peripherals are used in the
            design, the standalone initialization flow must be used with the design separation
            flow.</p><p class="- topic/p p">For more information about standalone initialization of peripheral blocks, see the <cite class="- topic/cite cite">Standalone Peripheral Initialization User Guide</cite>. </p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF__GUID-612389D9-9EEF-406A-8E85-D09DB59334DC" xml:lang="en-US" lang="en-US" id="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF"><h2 class="- topic/title title topictitle2" id="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF__GUID-612389D9-9EEF-406A-8E85-D09DB59334DC" style="display:inline-block">16.1.11 Complete Place-and-Route</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Complete%20Place-and-Route">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">After a floorplan of the entire design is complete with separation regions and IRS regions
            defined, run place-and-route and verify post-layout implementation as per the regular
            Libero design flow.</p><p class="- topic/p p">Verify that timing closure can be achieved for the design. If the design does not meet timing,
            clone, and modify the timing constraints scenario for Timing-Driven Place-and-Route
            (TDPR) and explore alternative optimization through High-effort or Power-driven options.
            You can also change the floorplan and iterate through the design. Standard FPGA design
            practices like incremental flow are available. Make sure all criteria required for
            separation of design remains intact while changing the design floorplan.</p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4__GUID-9ED81017-7831-47C5-9986-60782F942F1D" xml:lang="en-US" lang="en-US" id="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4"><h2 class="- topic/title title topictitle2" id="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4__GUID-9ED81017-7831-47C5-9986-60782F942F1D" style="display:inline-block">16.1.12 Configuring Security Settings and Generating the Programming File</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configuring%20Security%20Settings%20and%20Generating%20the%20Programming%20File">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can use the Security Policy Manager (SPM) to set design security attributes after completing
            place-and-route and before you generate programming files. This procedure includes
            setting user encryption keys and hardware access control policies. Configure the SPM as
            appropriate for the target system design. For more information about design security and
            the options available in the Security Policy Manager, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Security_User_Guide_VA+%282%29.pdf" target="_blank" rel="external noopener">PolarFire Family Security User Guide</a>
      </span> or the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/microsemi_smartfusion2_security_evaluation_kit_user_guide_ug0594.pdf" target="_blank" rel="external noopener">UG0594: SmartFusion2 Security Evaluation Kit User Guide</a>
      </span>.</p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-93271DA1-5FA1-4342-BA61-51B6998FFD44" xml:lang="en-US" lang="en-US" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF"><h2 class="- topic/title title topictitle2" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-93271DA1-5FA1-4342-BA61-51B6998FFD44" style="display:inline-block">16.1.13 Auditing by MSVT </h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Auditing%20by%20MSVT">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">MSVT is a standalone tool provided with the Libero installation. It is used to verify that the design meets design separation requirements.</p><p class="- topic/p p">The tool accepts as input the design database and a parameter file that is generated every time a programming file is generated. The parameter file describes the isolation regions in the design as well as the inter-region signals between isolation regions. This file is generated when the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enable Design Separation Methodology</span> check box in the <strong class="+ topic/ph hi-d/b ph b">Project Settings</strong> dialog is enabled. This file is exported to the following location:</p><p class="- topic/p p"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;project_path&gt;/designer/&lt;Top_Level_Module&gt;/msvt.param</code></p><p class="- topic/p p">The tool can work on any placed and routed design which has a Block that requires a separation from all elements external to the block. The tool works iteratively on every Block to be verified. Internal signals and IRS are verified separately. The tool checks whether the separation criteria is satisfied for each Block and the corresponding sets of IRS signals.</p><p class="- topic/p p">MSVT prints a comprehensive report on each Block and the corresponding IRS regions being verified. If any Block or IRS signals do not satisfy minimum separation criteria, the tool reports details of affected instances. For more information about the MSVT output report, see the <cite class="- topic/cite cite">MSVT User Guide</cite>.</p><div class="- topic/p p">An MSVT failure indicates that the design has not met the design separation criteria and one or more sub-blocks (or signals) are not independent of rest of the system. In such a case, do the following:<ul class="- topic/ul ul" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__UL_HHK_LGN_YNB" data-ofbid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__UL_HHK_LGN_YNB"><li class="- topic/li li" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-58FB19D8-8E6A-4328-8AF8-03E65892A6EF" data-ofbid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-58FB19D8-8E6A-4328-8AF8-03E65892A6EF">Identify instances that cause violations in the MSVT output, and modify the design floorplan accordingly.</li><li class="- topic/li li" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-9A32A60E-C70E-430A-9B5B-6E3026C01E5A" data-ofbid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-9A32A60E-C70E-430A-9B5B-6E3026C01E5A">Recompile the design to generate a new place-and-routed netlist.</li><li class="- topic/li li" id="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-CAC8FDFA-6345-4A58-9581-211929D2B581" data-ofbid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF__GUID-CAC8FDFA-6345-4A58-9581-211929D2B581">Verify the modified design using the MSVT tool.</li></ul></div><p class="- topic/p p">If the design satisfies separation criteria, the MSVT output reports <code class="+ topic/ph pr-d/codeph ph codeph">MSVT Check succeeded</code> to indicate that the required design separation has been achieved in the design.</p></div></article><article class="- topic/topic task/task topic task nested1" aria-labelledby="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-13CC14D0-ED53-4F97-8F57-CB25461F0546" xml:lang="en-US" lang="en-US" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B"><h2 class="- topic/title title topictitle2" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-13CC14D0-ED53-4F97-8F57-CB25461F0546" style="display:inline-block">16.1.14 Executing MSVT</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Executing%20MSVT">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><p class="- topic/shortdesc shortdesc">The <code class="+ topic/ph pr-d/codeph ph codeph">msvt.param</code> file contains the parameters required by MSVT to verify design separation. The following shows a sample parameter file.<span class="+ topic/ph sidscDomain-d/instanceOffsets ph instanceOffsets"><pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>//************************************************************************
//                                                                        
//  This is input parameters file for MSVT Check program                  
//                                                                        
//************************************************************************

DEVICE = MPF300TS
DESIGN = SD_Top.msvt
VERIFY_BLOCKS = block4_0 block2_0 block3_0 block1_0 pf_smip_0 // empty list means all blocks in design will be verified
REQUIRED_SEPARATION = 1
MAX_VIOLATIONS_PER_REPORT_SECTION = 1
IRS block4_0 block2_0 = block4_0_Y 
IRS block2_0 block4_0 = 
IRS block4_0 block3_0 = 
IRS block3_0 block4_0 = block3_0_dataOut[31] block3_0_dataOut[30] block3_0_dataOut[29] 
        block3_0_dataOut[28] block3_0_dataOut[27] block3_0_dataOut[26] block3_0_dataOut[25] 
        block3_0_dataOut[24] block3_0_dataOut[23] block3_0_dataOut[22] block3_0_dataOut[21] 
        block3_0_dataOut[20] block3_0_dataOut[19] block3_0_dataOut[18] block3_0_dataOut[17] 
        block3_0_dataOut[16] block3_0_dataOut[15] block3_0_dataOut[14] block3_0_dataOut[13] 
        block3_0_dataOut[12] block3_0_dataOut[11] block3_0_dataOut[10] block3_0_dataOut[9] 
        block3_0_dataOut[8] block3_0_dataOut[7] block3_0_dataOut[6] block3_0_dataOut[5] 
        block3_0_dataOut[4] block3_0_dataOut[3] block3_0_dataOut[2] block3_0_dataOut[1] 
        block3_0_dataOut[0] 
IRS block4_0 block1_0 = block4_0_TX block4_0_Y_0 
IRS block1_0 block4_0 = block1_0_TX 
IRS block4_0 pf_smip_0 = 
IRS pf_smip_0 block4_0 = 
IRS block2_0 block3_0 = 
IRS block3_0 block2_0 = 
IRS block2_0 block1_0 = block1_0_APBmslave0_PRDATA[31] block1_0_APBmslave0_PRDATA[30] 
        block1_0_APBmslave0_PRDATA[29] block1_0_APBmslave0_PRDATA[28] block1_0_APBmslave0_PRDATA[27] 
        block1_0_APBmslave0_PRDATA[26] block1_0_APBmslave0_PRDATA[25] block1_0_APBmslave0_PRDATA[24] 
        block1_0_APBmslave0_PRDATA[23] block1_0_APBmslave0_PRDATA[22] block1_0_APBmslave0_PRDATA[21] 
        block1_0_APBmslave0_PRDATA[20] block1_0_APBmslave0_PRDATA[19] block1_0_APBmslave0_PRDATA[18] 
        block1_0_APBmslave0_PRDATA[17] block1_0_APBmslave0_PRDATA[16] block1_0_APBmslave0_PRDATA[15] 
        block1_0_APBmslave0_PRDATA[14] block1_0_APBmslave0_PRDATA[13] block1_0_APBmslave0_PRDATA[12] 
        block1_0_APBmslave0_PRDATA[11] block1_0_APBmslave0_PRDATA[10] block1_0_APBmslave0_PRDATA[9] 
        block1_0_APBmslave0_PRDATA[8] block1_0_APBmslave0_PRDATA[7] block1_0_APBmslave0_PRDATA[6] 
        block1_0_APBmslave0_PRDATA[5] block1_0_APBmslave0_PRDATA[4] block1_0_APBmslave0_PRDATA[3] 
        block1_0_APBmslave0_PRDATA[2] block1_0_APBmslave0_PRDATA[1] block1_0_APBmslave0_PRDATA[0] 
        block1_0_APBmslave0_PREADY 
IRS block1_0 block2_0 = block1_0_APBmslave0_PADDR[11] block1_0_APBmslave0_PADDR[10] 
        block1_0_APBmslave0_PADDR[9] block1_0_APBmslave0_PADDR[8] block1_0_APBmslave0_PADDR[7] 
        block1_0_APBmslave0_PADDR[6] block1_0_APBmslave0_PADDR[5] block1_0_APBmslave0_PADDR[4] 
        block1_0_APBmslave0_PADDR[3] block1_0_APBmslave0_PADDR[2] block1_0_APBmslave0_PADDR[1] 
        block1_0_APBmslave0_PADDR[0] block1_0_APBmslave0_PWDATA[31] block1_0_APBmslave0_PWDATA[30] 
        block1_0_APBmslave0_PWDATA[29] block1_0_APBmslave0_PWDATA[28] block1_0_APBmslave0_PWDATA[27] 
        block1_0_APBmslave0_PWDATA[26] block1_0_APBmslave0_PWDATA[25] block1_0_APBmslave0_PWDATA[24] 
        block1_0_APBmslave0_PWDATA[23] block1_0_APBmslave0_PWDATA[22] block1_0_APBmslave0_PWDATA[21] 
        block1_0_APBmslave0_PWDATA[20] block1_0_APBmslave0_PWDATA[19] block1_0_APBmslave0_PWDATA[18] 
        block1_0_APBmslave0_PWDATA[17] block1_0_APBmslave0_PWDATA[16] block1_0_APBmslave0_PWDATA[15] 
        block1_0_APBmslave0_PWDATA[14] block1_0_APBmslave0_PWDATA[13] block1_0_APBmslave0_PWDATA[12] 
        block1_0_APBmslave0_PWDATA[11] block1_0_APBmslave0_PWDATA[10] block1_0_APBmslave0_PWDATA[9] 
        block1_0_APBmslave0_PWDATA[8] block1_0_APBmslave0_PWDATA[7] block1_0_APBmslave0_PWDATA[6] 
        block1_0_APBmslave0_PWDATA[5] block1_0_APBmslave0_PWDATA[4] block1_0_APBmslave0_PWDATA[3] 
        block1_0_APBmslave0_PWDATA[2] block1_0_APBmslave0_PWDATA[1] block1_0_APBmslave0_PWDATA[0] 
        block1_0_APBmslave0_PENABLE block1_0_APBmslave0_PSELx block1_0_APBmslave0_PWRITE 
IRS block2_0 pf_smip_0 = 
IRS pf_smip_0 block2_0 = 
IRS block3_0 block1_0 = block3_0_dataOut_0[7] block3_0_dataOut_0[6] block3_0_dataOut_0[5] 
        block3_0_dataOut_0[4] block3_0_dataOut_0[3] block3_0_dataOut_0[2] block3_0_dataOut_0[1] 
        block3_0_dataOut_0[0] 
IRS block1_0 block3_0 = block1_0_dataOut[7] block1_0_dataOut[6] block1_0_dataOut[5] 
        block1_0_dataOut[4] block1_0_dataOut[3] block1_0_dataOut[2] block1_0_dataOut[1] 
        block1_0_dataOut[0] 
IRS block3_0 pf_smip_0 = 
IRS pf_smip_0 block3_0 = 
IRS block1_0 pf_smip_0 = 
IRS pf_smip_0 block1_0 = 
REGIONS_VERBOSITY = 0
</code></pre> </span></p><ol class="- topic/ol task/steps ol steps" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-70CF4765-0CC2-4C7D-9146-303F2CD4EA26" data-ofbid="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-70CF4765-0CC2-4C7D-9146-303F2CD4EA26"><li class="- topic/li task/step li step" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-D6E71311-56B1-47FF-B805-F7B8D81CFD20" data-ofbid="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-D6E71311-56B1-47FF-B805-F7B8D81CFD20"><span class="- topic/ph task/cmd ph cmd">Inspect the generated MSVT parameter file. Edit the required separation parameter per guideline requirements and adjust other parameters to refine the verification criteria. You can specify the blocks you want to verify and the names of each IRS signal, and limit the maximum number of violations to be reported. For more descriptions about each parameter, see the <cite class="- topic/cite cite">MSVT User Guide</cite>.</span></li><li class="- topic/li task/step li step" id="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-6CA944D2-7F65-45CA-BCF6-AFE774B93002" data-ofbid="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B__GUID-6CA944D2-7F65-45CA-BCF6-AFE774B93002"><span class="- topic/ph task/cmd ph cmd"></span><br/><div class="- topic/itemgroup task/info itemgroup info">To verify the design using MSVT for SmartFusion 2 and IGLOO 2 devices, issue the following
                                        command:<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>&lt;Libero_path&gt;/bin64/msvt_check –p &lt;project_path&gt;/designer/&lt;Top_Level_Module&gt;/msvt.param [–o msvt_check.log]</code></pre></div><div class="- topic/itemgroup task/info itemgroup info">To verify the design using MSVT for PolarFire devices, issue the following command:<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>&lt;Libero_path&gt;/bin64/msvt_check_pf –p &lt;project_path&gt;/designer/&lt;Top_Level_Module&gt;/msvt.param [–o msvt_check.log]</code></pre></div><div class="- topic/itemgroup task/stepresult itemgroup stepresult">A comprehensive report is printed into the filename given with the <code class="+ topic/ph pr-d/codeph ph codeph">–o</code> argument or to <code class="+ topic/ph pr-d/codeph ph codeph">stdout</code> if <code class="+ topic/ph pr-d/codeph ph codeph">–o</code> is omitted. On successful completion of this command, the message “<code class="+ topic/ph pr-d/codeph ph codeph">MSVT Check failed</code>” indicates that the design failed to meet one or more of separation criteria and the message “<code class="+ topic/ph pr-d/codeph ph codeph">MSVT Check succeeded</code>” indicates that the design met all separation criteria.</div></li></ol></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-C011F9D5-CB23-4299-9402-6E996224CFDB" xml:lang="en-US" lang="en-US" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A"><h2 class="- topic/title title topictitle2" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-C011F9D5-CB23-4299-9402-6E996224CFDB" style="display:inline-block">16.1.15 Further Considerations and Adjustments</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Further%20Considerations%20and%20Adjustments">(Ask a Question)</a><div class="- topic/body body"><ul class="- topic/ul ul" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__UL_VTF_BX2_S4B" data-ofbid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__UL_VTF_BX2_S4B"><li class="- topic/li li" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-4750FDED-F028-4FF5-85F3-2F69C9ECF5E2" data-ofbid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-4750FDED-F028-4FF5-85F3-2F69C9ECF5E2">It might be convenient to have the chip-level resources related to the global network at the top-level design; particularly, if they are connected to multiple blocks.</li><li class="- topic/li li" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-679E852C-16B1-4B8B-923B-44E92C02CB9E" data-ofbid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-679E852C-16B1-4B8B-923B-44E92C02CB9E">Certain PolarFire XCVR ERM related cells are automatically inserted or duplicated in the pre-placer that circumvent the floorplanning in the PDC. These instances do not appear in any of the user blocks and cannot be constrained by your region constraints.</li><li class="- topic/li li" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-7D1AF0F8-8406-48B4-8784-DB65456A90B1" data-ofbid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-7D1AF0F8-8406-48B4-8784-DB65456A90B1">See the following table of coordinate that spans per device to floorplan any of the indicated instances. Overlapping spans must belong to the same block.<div class="- topic/p p"><div class="table-container"><table class="- topic/table table frame-none" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B" data-ofbid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B" data-cols="9"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 16-1. </span></span><span class="table--title" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__GUID-9666D091-B986-4004-B2F7-2614A00FCCE2">Coordinates that Span Per Device to Floorplan any of the Indicated Instances</span></caption><colgroup><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/><col style="width:11.11111111111111%"/></colgroup><thead class="- topic/thead thead">
                                <tr class="- topic/row">
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1" rowspan="2">Cell</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2" colspan="2">MPF100T</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3" colspan="2">MPF200T</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4" colspan="2">MPF300T</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5" colspan="2">MPF500T</th>
                                </tr>
                                <tr class="- topic/row">
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">Min-span X</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">Min-span Y</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">Min-span X</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">Min-span Y</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">Min-span X</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">Min-span Y</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">Min-span X</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">Min-span Y</th>
                                </tr>
                            </thead><tbody class="- topic/tbody tbody">
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">DRI</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 1</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">APBM</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 1</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">SCB</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 363</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 363</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 507</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 507</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">ENFORCE</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">252 .. 362</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">252 .. 362</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">396 .. 506</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">396 .. 506</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 1</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">DEBUG</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">252 .. 396</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">252 .. 396</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">396 .. 540</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">396 .. 540</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">TVS</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 371</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 371</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 515</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 515</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">OSC_RC200MHZ</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 368</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 368</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 512</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 512</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">PF_SPI</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">SC_STATUS</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">252 .. 366</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">252 .. 366</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">396 .. 510</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">396 .. 510</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">UJTAG_SEC</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 360</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 360</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 504</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 504</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">SYS_SERVICES</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">VOLTAGEDETECT</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 363</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 363</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 507</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 507</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 1</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">OSC_RC2MHZ</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 367</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 367</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 511</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 511</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">INIT</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">240 .. 364</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">240 .. 364</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">384 .. 508</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">384 .. 508</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">TAMPER</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">288 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">288 .. 408</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">432 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">0 .. 2</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">432 .. 552</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">0 .. 2</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">PCIE</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">92 .. 153</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">180 .. 234</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2460</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">180 .. 234</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2748</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">261 .. 315</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">PCIE</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">159 .. 201</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1597</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">227 .. 282</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2460</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">240 .. 282</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2748</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">321 .. 363</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">XCVR_PIPE_AXI1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">159 .. 182</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1598</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">236 .. 252</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2462</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">236 .. 252</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2748</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">321 .. 344</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">XCVR_PIPE_AXI0</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">111 .. 155</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1597</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">192 .. 236</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2461</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">192 .. 236</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2748</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">273 .. 317</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">XCVR_PIPE_AXI0</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1597</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">159 .. 189</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1599</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">236 .. 270</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2463</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">236 .. 270</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2749</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">321 .. 351</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__1">XCVR_PIPE_AXI1</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__6">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__2 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__7">128 .. 147</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__8">1572 .. 1596</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__3 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__9">210 .. 236</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__10">2436 .. 2460</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__4 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__11">210 .. 236</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__12">2724 .. 2748</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__5 GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A__TABLE_YV3_JX2_S4B__entry__13">290 .. 309</td>
                                </tr>
                            </tbody></table></div></div></li></ul></div></article></article></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                        <nav role="navigation" id="wh_topic_toc" aria-label="On this page" class="col-lg-2 d-none d-lg-block navbar d-print-none"> 
                            <div id="wh_topic_toc_content">
		                        
	                            <div class=" wh_topic_toc "><div class="wh_topic_label">On this page</div><ul><li class="topic-item"><a href="#GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4" data-tocid="GUID-D8DFEA41-485F-49C5-BBC8-6C2B2FBC78C4">16.1.1 Design Separation Methodology Components</a></li><li class="topic-item"><a href="#GUID-21B65F0F-EED0-46BB-B199-36086762593D" data-tocid="GUID-21B65F0F-EED0-46BB-B199-36086762593D">16.1.2 Design Separation Methodology Steps</a></li><li class="topic-item"><a href="#GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68" data-tocid="GUID-AEFF7E6F-1C90-41E6-8DF8-7F388D2D7C68">16.1.3 Creating Blocks</a></li><li class="topic-item"><a href="#GUID-3995A780-7843-4501-AF85-BB8A8A4370C1" data-tocid="GUID-3995A780-7843-4501-AF85-BB8A8A4370C1">16.1.4 Assigning I/Os to the Block</a></li><li class="topic-item"><a href="#GUID-5BDCB36F-D538-4046-B513-03596F0A5269" data-tocid="GUID-5BDCB36F-D538-4046-B513-03596F0A5269">16.1.5 Optional CoreSMIP Block</a></li><li class="topic-item"><a href="#GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0" data-tocid="GUID-2DDA625E-F63D-45A0-A4A8-4CAF00F631F0">16.1.6 Creating a Top-level Design</a></li><li class="topic-item"><a href="#GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C" data-tocid="GUID-7B2ACA78-8E3F-4B57-AD9D-519BD8E4E59C">16.1.7 FloorPlanning with Design Separation Regions</a></li><li class="topic-item"><a href="#GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66" data-tocid="GUID-5F010BA6-F1C4-4F7F-B92D-EC038D6A8B66">16.1.8 IRS Regions</a></li><li class="topic-item"><a href="#GUID-38555CFD-E131-471C-813D-6783826C54F5" data-tocid="GUID-38555CFD-E131-471C-813D-6783826C54F5">16.1.9 Considerations for Global Clock Resources</a></li><li class="topic-item"><a href="#GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500" data-tocid="GUID-66FD3C8E-3AA5-4C7B-9380-C63B61E9C500">16.1.10 Initialization of Hard ASIC Blocks</a></li><li class="topic-item"><a href="#GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF" data-tocid="GUID-D998BDE7-EB5E-47A3-948C-D869B4E133FF">16.1.11 Complete Place-and-Route</a></li><li class="topic-item"><a href="#GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4" data-tocid="GUID-CC44F668-42F2-4345-97FA-2909AEBC48F4">16.1.12 Configuring Security Settings and Generating the Programming File</a></li><li class="topic-item"><a href="#GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF" data-tocid="GUID-371172B8-E04D-429B-AEF5-5C0AE9EAA3AF">16.1.13 Auditing by MSVT </a></li><li class="topic-item"><a href="#GUID-54F04876-4F30-49B4-977A-AAC9855CC13B" data-tocid="GUID-54F04876-4F30-49B4-977A-AAC9855CC13B">16.1.14 Executing MSVT</a></li><li class="topic-item"><a href="#GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A" data-tocid="GUID-6D1A4650-059A-4897-B833-71ECB7DFE24A">16.1.15 Further Considerations and Adjustments</a></li></ul></div>
	                        	
                        	</div>
                        </nav>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
    </body>
</html>