Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\utilisateur\Desktop\FPGA\BE\anemometre_avalon\avalon_anemo.qsys --block-symbol-file --output-directory=C:\Users\utilisateur\Desktop\FPGA\BE\anemometre_avalon\avalon_anemo --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading anemometre_avalon/avalon_anemo.qsys
Progress: Reading input file
Progress: Adding Jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module Jtag
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding avalon_anemometre_0 [avalon_anemometre 1.0]
Progress: Parameterizing module avalon_anemometre_0
Progress: Adding bp [altera_avalon_pio 18.1]
Progress: Parameterizing module bp
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding in_freq [altera_avalon_pio 18.1]
Progress: Parameterizing module in_freq
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_anemo.Jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_anemo.bp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: avalon_anemo.in_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: avalon_anemo.avalon_anemometre_0: avalon_anemometre_0.conduit_end must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\utilisateur\Desktop\FPGA\BE\anemometre_avalon\avalon_anemo.qsys --synthesis=VHDL --output-directory=C:\Users\utilisateur\Desktop\FPGA\BE\anemometre_avalon\avalon_anemo\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading anemometre_avalon/avalon_anemo.qsys
Progress: Reading input file
Progress: Adding Jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module Jtag
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding avalon_anemometre_0 [avalon_anemometre 1.0]
Progress: Parameterizing module avalon_anemometre_0
Progress: Adding bp [altera_avalon_pio 18.1]
Progress: Parameterizing module bp
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding in_freq [altera_avalon_pio 18.1]
Progress: Parameterizing module in_freq
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_anemo.Jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_anemo.bp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: avalon_anemo.in_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: avalon_anemo.avalon_anemometre_0: avalon_anemometre_0.conduit_end must be exported, or connected to a matching conduit.
Info: avalon_anemo: Generating avalon_anemo "avalon_anemo" for QUARTUS_SYNTH
Info: Jtag: Starting RTL generation for module 'avalon_anemo_Jtag'
Info: Jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=avalon_anemo_Jtag --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0002_Jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0002_Jtag_gen//avalon_anemo_Jtag_component_configuration.pl  --do_build_sim=0  ]
Info: Jtag: Done RTL generation for module 'avalon_anemo_Jtag'
Info: Jtag: "avalon_anemo" instantiated altera_avalon_jtag_uart "Jtag"
Info: LEDS: Starting RTL generation for module 'avalon_anemo_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_anemo_LEDS --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0003_LEDS_gen//avalon_anemo_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'avalon_anemo_LEDS'
Info: LEDS: "avalon_anemo" instantiated altera_avalon_pio "LEDS"
Info: RAM: Starting RTL generation for module 'avalon_anemo_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_anemo_RAM --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0004_RAM_gen//avalon_anemo_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'avalon_anemo_RAM'
Info: RAM: "avalon_anemo" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_anemometre_0: "avalon_anemo" instantiated avalon_anemometre "avalon_anemometre_0"
Info: bp: Starting RTL generation for module 'avalon_anemo_bp'
Info: bp:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_anemo_bp --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0006_bp_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0006_bp_gen//avalon_anemo_bp_component_configuration.pl  --do_build_sim=0  ]
Info: bp: Done RTL generation for module 'avalon_anemo_bp'
Info: bp: "avalon_anemo" instantiated altera_avalon_pio "bp"
Info: cpu: "avalon_anemo" instantiated altera_nios2_gen2 "cpu"
Info: in_freq: Starting RTL generation for module 'avalon_anemo_in_freq'
Info: in_freq:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_anemo_in_freq --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0007_in_freq_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0007_in_freq_gen//avalon_anemo_in_freq_component_configuration.pl  --do_build_sim=0  ]
Info: in_freq: Done RTL generation for module 'avalon_anemo_in_freq'
Info: in_freq: "avalon_anemo" instantiated altera_avalon_pio "in_freq"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "avalon_anemo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "avalon_anemo" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "avalon_anemo" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'avalon_anemo_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=avalon_anemo_cpu_cpu --dir=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/UTILIS~1/AppData/Local/Temp/alt9310_8647431836757179654.dir/0010_cpu_gen//avalon_anemo_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.14 09:36:17 (*) Starting Nios II generation
Info: cpu: # 2022.11.14 09:36:17 (*)   Checking for plaintext license.
Info: cpu: # 2022.11.14 09:36:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.11.14 09:36:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.11.14 09:36:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.11.14 09:36:20 (*)   Plaintext license not found.
Info: cpu: # 2022.11.14 09:36:20 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.11.14 09:36:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.14 09:36:20 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.14 09:36:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.14 09:36:24 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.14 09:36:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'avalon_anemo_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: Jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Jtag_avalon_jtag_slave_agent"
Info: Jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avalon_anemo: Done "avalon_anemo" with 25 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
