Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Oct 27 21:44:59 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mx_rcvr_timing_summary_routed.rpt -rpx mx_rcvr_timing_summary_routed.rpx
| Design       : mx_rcvr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.287        0.000                      0                  858        0.066        0.000                      0                  858        4.500        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.287        0.000                      0                  858        0.066        0.000                      0                  858        4.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DETECT/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.754ns  (logic 3.429ns (26.885%)  route 9.325ns (73.115%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 25.193 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.812     5.415    U_SFD_CORR/CLK
    SLICE_X8Y33          FDRE                                         r  U_SFD_CORR/shreg_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     5.893 r  U_SFD_CORR/shreg_reg[186]/Q
                         net (fo=4, routed)           1.489     7.382    U_SFD_CORR/shreg[186]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.295     7.677 f  U_SFD_CORR/g0_b1__5/O
                         net (fo=3, routed)           0.813     8.490    U_SFD_CORR/g0_b1__5_n_0
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.150     8.640 r  U_SFD_CORR/p_0_in__4_carry_i_111/O
                         net (fo=2, routed)           0.546     9.186    U_SFD_CORR/p_0_in__4_carry_i_111_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.342     9.528 r  U_SFD_CORR/p_0_in__4_carry_i_88/O
                         net (fo=3, routed)           1.217    10.745    U_SFD_CORR/p_0_in__4_carry_i_88_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.326    11.071 r  U_SFD_CORR/p_0_in__4_carry__0_i_47/O
                         net (fo=4, routed)           0.959    12.030    U_SFD_CORR/p_0_in__4_carry__0_i_47_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    12.154 r  U_SFD_CORR/p_0_in__4_carry__0_i_26/O
                         net (fo=2, routed)           0.960    13.114    U_SFD_CORR/p_0_in__4_carry__0_i_26_n_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.152    13.266 f  U_SFD_CORR/p_0_in__4_carry__0_i_11/O
                         net (fo=3, routed)           0.709    13.974    U_SFD_CORR/p_0_in__4_carry__0_i_11_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.332    14.306 r  U_SFD_CORR/p_0_in__4_carry__0_i_1/O
                         net (fo=1, routed)           0.611    14.917    U_SFD_CORR/p_0_in__4_carry__0_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    15.364 r  U_SFD_CORR/p_0_in__4_carry__0/O[3]
                         net (fo=1, routed)           0.659    16.024    U_SFD_CORR/p_0_in__4_carry__0_n_4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.307    16.331 r  U_SFD_CORR/FSM_sequential_state[2]_i_6/O
                         net (fo=2, routed)           0.954    17.284    U_SFD_CORR/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I1_O)        0.150    17.434 r  U_SFD_CORR/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.409    17.843    U_FSM/U_DETECT/q_reg[5]
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.326    18.169 r  U_FSM/U_DETECT/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.169    U_FSM/U_DETECT/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.771    25.193    U_FSM/U_DETECT/CLK
    SLICE_X5Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    25.461    
                         clock uncertainty           -0.035    25.425    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    25.456    U_FSM/U_DETECT/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.456    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DETECT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.520ns  (logic 3.201ns (25.567%)  route 9.319ns (74.433%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 25.193 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.812     5.415    U_SFD_CORR/CLK
    SLICE_X8Y33          FDRE                                         r  U_SFD_CORR/shreg_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.478     5.893 r  U_SFD_CORR/shreg_reg[186]/Q
                         net (fo=4, routed)           1.489     7.382    U_SFD_CORR/shreg[186]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.295     7.677 f  U_SFD_CORR/g0_b1__5/O
                         net (fo=3, routed)           0.813     8.490    U_SFD_CORR/g0_b1__5_n_0
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.150     8.640 r  U_SFD_CORR/p_0_in__4_carry_i_111/O
                         net (fo=2, routed)           0.546     9.186    U_SFD_CORR/p_0_in__4_carry_i_111_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.342     9.528 r  U_SFD_CORR/p_0_in__4_carry_i_88/O
                         net (fo=3, routed)           1.217    10.745    U_SFD_CORR/p_0_in__4_carry_i_88_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.326    11.071 r  U_SFD_CORR/p_0_in__4_carry__0_i_47/O
                         net (fo=4, routed)           0.959    12.030    U_SFD_CORR/p_0_in__4_carry__0_i_47_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    12.154 r  U_SFD_CORR/p_0_in__4_carry__0_i_26/O
                         net (fo=2, routed)           0.960    13.114    U_SFD_CORR/p_0_in__4_carry__0_i_26_n_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.152    13.266 f  U_SFD_CORR/p_0_in__4_carry__0_i_11/O
                         net (fo=3, routed)           0.709    13.974    U_SFD_CORR/p_0_in__4_carry__0_i_11_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.332    14.306 r  U_SFD_CORR/p_0_in__4_carry__0_i_1/O
                         net (fo=1, routed)           0.611    14.917    U_SFD_CORR/p_0_in__4_carry__0_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    15.364 r  U_SFD_CORR/p_0_in__4_carry__0/O[3]
                         net (fo=1, routed)           0.659    16.024    U_SFD_CORR/p_0_in__4_carry__0_n_4
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.307    16.331 r  U_SFD_CORR/FSM_sequential_state[2]_i_6/O
                         net (fo=2, routed)           0.954    17.284    U_SFD_CORR/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.124    17.408 r  U_SFD_CORR/FSM_sequential_state[2]_i_3__0/O
                         net (fo=1, routed)           0.402    17.811    U_FSM/U_DETECT/sfd_match
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  U_FSM/U_DETECT/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.935    U_FSM/U_DETECT/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.771    25.193    U_FSM/U_DETECT/CLK
    SLICE_X5Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.267    25.461    
                         clock uncertainty           -0.035    25.425    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    25.454    U_FSM/U_DETECT/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.454    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_PLL/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 2.563ns (23.409%)  route 8.386ns (76.591%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           0.842    11.654    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.352    12.006 r  U_ONE_N_ZERO_CORR/max_corr[3]_i_2/O
                         net (fo=10, routed)          0.978    12.985    U_ONE_N_ZERO_CORR/zero_one_strength[3]
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.326    13.311 r  U_ONE_N_ZERO_CORR/next1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.311    U_FSM/U_PLL/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.844 f  U_FSM/U_PLL/next1_inferred__0_carry/CO[3]
                         net (fo=3, routed)           1.020    14.864    U_FSM/U_PLL/next1_inferred__0_carry_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.124    14.988 r  U_FSM/U_PLL/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.361    15.348    U_FSM/U_PLL/FSM_sequential_state[1]_i_4_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I1_O)        0.124    15.472 r  U_FSM/U_PLL/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.680    16.152    U_FSM/U_PLL/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I4_O)        0.124    16.276 r  U_FSM/U_PLL/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    16.276    U_FSM/U_PLL/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.604    25.027    U_FSM/U_PLL/CLK
    SLICE_X2Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.077    25.327    U_FSM/U_PLL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                         -16.276    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DETECT/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 3.044ns (28.330%)  route 7.701ns (71.670%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 25.193 - 20.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.898     5.501    U_SFD_CORR/CLK
    SLICE_X4Y45          FDRE                                         r  U_SFD_CORR/shreg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  U_SFD_CORR/shreg_reg[93]/Q
                         net (fo=7, routed)           1.232     7.188    U_PREAMBLE_CORR/shreg[45]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124     7.312 r  U_PREAMBLE_CORR/g0_b2/O
                         net (fo=2, routed)           0.796     8.108    U_SFD_CORR/shreg_reg[90]_0[2]
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     8.232 r  U_SFD_CORR/p_0_in__3_carry__0_i_27/O
                         net (fo=2, routed)           1.096     9.329    U_SFD_CORR/p_0_in__3_carry__0_i_27_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I0_O)        0.149     9.478 r  U_SFD_CORR/p_0_in__3_carry__0_i_23/O
                         net (fo=2, routed)           0.817    10.295    U_PREAMBLE_CORR/shreg_reg[111]_1
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.362    10.657 r  U_PREAMBLE_CORR/p_0_in__3_carry__0_i_30/O
                         net (fo=2, routed)           0.904    11.561    U_PREAMBLE_CORR/p_0_in__3_carry__0_i_30_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.353    11.914 r  U_PREAMBLE_CORR/p_0_in__3_carry__0_i_12/O
                         net (fo=3, routed)           0.473    12.387    U_PREAMBLE_CORR/p_0_in__3_carry__0_i_12_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.713 r  U_PREAMBLE_CORR/p_0_in__3_carry__0_i_7/O
                         net (fo=4, routed)           0.583    13.296    U_PREAMBLE_CORR/p_0_in__3_carry__0_i_7_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124    13.420 r  U_PREAMBLE_CORR/p_0_in__3_carry__0_i_2/O
                         net (fo=1, routed)           0.398    13.818    U_PREAMBLE_CORR/p_0_in__3_carry__0_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.368 r  U_PREAMBLE_CORR/p_0_in__3_carry__0/CO[3]
                         net (fo=2, routed)           1.084    15.452    U_PREAMBLE_CORR/p_0_in__3_carry__0_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.150    15.602 r  U_PREAMBLE_CORR/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.317    15.920    U_FSM/U_DETECT/FSM_sequential_state_reg[2]_1
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.326    16.246 r  U_FSM/U_DETECT/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    16.246    U_FSM/U_DETECT/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.771    25.193    U_FSM/U_DETECT/CLK
    SLICE_X4Y47          FDRE                                         r  U_FSM/U_DETECT/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.283    25.477    
                         clock uncertainty           -0.035    25.441    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.029    25.470    U_FSM/U_DETECT/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.853ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_PLL/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 2.439ns (24.029%)  route 7.711ns (75.971%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           0.842    11.654    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.352    12.006 r  U_ONE_N_ZERO_CORR/max_corr[3]_i_2/O
                         net (fo=10, routed)          0.978    12.985    U_ONE_N_ZERO_CORR/zero_one_strength[3]
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.326    13.311 r  U_ONE_N_ZERO_CORR/next1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.311    U_FSM/U_PLL/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.844 f  U_FSM/U_PLL/next1_inferred__0_carry/CO[3]
                         net (fo=3, routed)           1.035    14.879    U_FSM/U_PLL/next1_inferred__0_carry_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    15.003 r  U_FSM/U_PLL/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.351    15.354    U_FSM/U_PLL/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124    15.478 r  U_FSM/U_PLL/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.478    U_FSM/U_PLL/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.604    25.027    U_FSM/U_PLL/CLK
    SLICE_X2Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)        0.081    25.331    U_FSM/U_PLL/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.331    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  9.853    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_PLL/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.315ns (23.938%)  route 7.356ns (76.062%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           0.842    11.654    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.352    12.006 r  U_ONE_N_ZERO_CORR/max_corr[3]_i_2/O
                         net (fo=10, routed)          0.978    12.985    U_ONE_N_ZERO_CORR/zero_one_strength[3]
    SLICE_X8Y57          LUT4 (Prop_lut4_I2_O)        0.326    13.311 r  U_ONE_N_ZERO_CORR/next1_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.311    U_FSM/U_PLL/S[1]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.844 r  U_FSM/U_PLL/next1_inferred__0_carry/CO[3]
                         net (fo=3, routed)           1.031    14.875    U_FSM/U_PLL/next1_inferred__0_carry_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.124    14.999 r  U_FSM/U_PLL/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    14.999    U_FSM/U_PLL/FSM_sequential_state[3]_i_2_n_0
    SLICE_X3Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.604    25.027    U_FSM/U_PLL/CLK
    SLICE_X3Y57          FDRE                                         r  U_FSM/U_PLL/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.029    25.279    U_FSM/U_PLL/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.279    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                 10.281    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DATA/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 1.324ns (14.997%)  route 7.505ns (85.003%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I2_O)        0.124    10.784 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_7/O
                         net (fo=5, routed)           1.058    11.842    U_ONE_N_ZERO_CORR/max_corr[6]_i_7_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I3_O)        0.124    11.966 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_3/O
                         net (fo=10, routed)          1.133    13.099    U_ONE_N_ZERO_CORR/zero_one_strength[6]
    SLICE_X5Y57          LUT5 (Prop_lut5_I3_O)        0.124    13.223 f  U_ONE_N_ZERO_CORR/FSM_sequential_state[3]_i_4__0/O
                         net (fo=1, routed)           0.809    14.032    U_ONE_N_ZERO_CORR/match_zero
    SLICE_X6Y56          LUT6 (Prop_lut6_I2_O)        0.124    14.156 r  U_ONE_N_ZERO_CORR/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000    14.156    U_FSM/U_DATA/D[0]
    SLICE_X6Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.603    25.026    U_FSM/U_DATA/CLK
    SLICE_X6Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.276    25.302    
                         clock uncertainty           -0.035    25.266    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    25.347    U_FSM/U_DATA/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.347    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DATA/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 1.782ns (20.264%)  route 7.012ns (79.736%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           0.842    11.654    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.352    12.006 r  U_ONE_N_ZERO_CORR/max_corr[3]_i_2/O
                         net (fo=10, routed)          0.827    12.834    U_ONE_N_ZERO_CORR/zero_one_strength[3]
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.326    13.160 r  U_ONE_N_ZERO_CORR/FSM_sequential_state[3]_i_3__0/O
                         net (fo=2, routed)           0.838    13.998    U_FSM/U_DATA/FSM_sequential_state_reg[2]_2
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.124    14.122 r  U_FSM/U_DATA/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.122    U_FSM/U_DATA/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X6Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.603    25.026    U_FSM/U_DATA/CLK
    SLICE_X6Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    25.302    
                         clock uncertainty           -0.035    25.266    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    25.343    U_FSM/U_DATA/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.343    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DATA/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 1.554ns (18.104%)  route 7.030ns (81.896%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           1.073    11.885    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.326    12.211 f  U_ONE_N_ZERO_CORR/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           1.020    13.231    U_IDLE_N_ERROR_CORR/shreg_reg[17]_1
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124    13.355 r  U_IDLE_N_ERROR_CORR/FSM_sequential_state[0]_i_3__1/O
                         net (fo=1, routed)           0.433    13.788    U_FSM/U_DATA/FSM_sequential_state_reg[1]_1
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.912 r  U_FSM/U_DATA/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.912    U_FSM/U_DATA/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X5Y53          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.603    25.026    U_FSM/U_DATA/CLK
    SLICE_X5Y53          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    25.302    
                         clock uncertainty           -0.035    25.266    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)        0.029    25.295    U_FSM/U_DATA/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.439ns  (required time - arrival time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_FSM/U_DATA/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 1.782ns (20.893%)  route 6.747ns (79.107%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.725     5.328    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X7Y51          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_IDLE_N_ERROR_CORR/shreg_reg[7]/Q
                         net (fo=7, routed)           1.101     6.884    U_IDLE_N_ERROR_CORR/shreg_reg[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  U_IDLE_N_ERROR_CORR/g0_b1__27/O
                         net (fo=5, routed)           1.495     8.504    U_ONE_N_ZERO_CORR/shreg_reg[11]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_ONE_N_ZERO_CORR/max_corr[2]_i_23/O
                         net (fo=2, routed)           1.095     9.723    U_ONE_N_ZERO_CORR/max_corr[2]_i_23_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.847 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_10/O
                         net (fo=2, routed)           0.813    10.660    U_ONE_N_ZERO_CORR/max_corr[6]_i_10_n_0
    SLICE_X9Y54          LUT3 (Prop_lut3_I0_O)        0.152    10.812 r  U_ONE_N_ZERO_CORR/max_corr[6]_i_4/O
                         net (fo=7, routed)           0.842    11.654    U_ONE_N_ZERO_CORR/max_corr[6]_i_4_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.352    12.006 f  U_ONE_N_ZERO_CORR/max_corr[3]_i_2/O
                         net (fo=10, routed)          0.967    12.974    U_ONE_N_ZERO_CORR/zero_one_strength[3]
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.326    13.300 r  U_ONE_N_ZERO_CORR/FSM_sequential_state[2]_i_2__0/O
                         net (fo=1, routed)           0.433    13.733    U_FSM/U_DATA/FSM_sequential_state_reg[2]_3
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  U_FSM/U_DATA/FSM_sequential_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.857    U_FSM/U_DATA/FSM_sequential_state[2]_i_1__1_n_0
    SLICE_X5Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.603    25.026    U_FSM/U_DATA/CLK
    SLICE_X5Y56          FDRE                                         r  U_FSM/U_DATA/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.276    25.302    
                         clock uncertainty           -0.035    25.266    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.029    25.295    U_FSM/U_DATA/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                 11.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_SYNC/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_SFD_CORR/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.235%)  route 0.301ns (64.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.602     1.521    U_SYNC/CLK
    SLICE_X2Y60          FDRE                                         r  U_SYNC/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  U_SYNC/sync_out_reg/Q
                         net (fo=2, routed)           0.301     1.987    U_SFD_CORR/sync_out
    SLICE_X6Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.947     2.112    U_SFD_CORR/CLK
    SLICE_X6Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.059     1.920    U_SFD_CORR/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_DATA/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_DATA/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.296%)  route 0.072ns (33.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.604     1.523    U_DATA/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  U_DATA/buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DATA/buffer_reg[3]/Q
                         net (fo=2, routed)           0.072     1.736    U_DATA/buffer[3]
    SLICE_X0Y54          FDRE                                         r  U_DATA/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.877     2.042    U_DATA/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  U_DATA/data_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.047     1.583    U_DATA/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_ONE_N_ZERO_CORR/shreg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_IDLE_N_ERROR_CORR/shreg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.574     1.493    U_ONE_N_ZERO_CORR/CLK
    SLICE_X9Y57          FDRE                                         r  U_ONE_N_ZERO_CORR/shreg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  U_ONE_N_ZERO_CORR/shreg_reg[54]/Q
                         net (fo=4, routed)           0.125     1.759    U_IDLE_N_ERROR_CORR/shreg_reg[54]_0
    SLICE_X11Y57         FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.845     2.010    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X11Y57         FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[55]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.070     1.600    U_IDLE_N_ERROR_CORR/shreg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_PREAMBLE_CORR/shreg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.669     1.589    U_SFD_CORR/CLK
    SLICE_X4Y45          FDRE                                         r  U_SFD_CORR/shreg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  U_SFD_CORR/shreg_reg[60]/Q
                         net (fo=4, routed)           0.112     1.842    U_PREAMBLE_CORR/shreg[29]
    SLICE_X5Y46          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.946     2.111    U_PREAMBLE_CORR/CLK
    SLICE_X5Y46          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[61]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.070     1.675    U_PREAMBLE_CORR/shreg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_SFD_CORR/shreg_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.663     1.583    U_SFD_CORR/CLK
    SLICE_X3Y31          FDRE                                         r  U_SFD_CORR/shreg_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  U_SFD_CORR/shreg_reg[233]/Q
                         net (fo=4, routed)           0.113     1.837    U_SFD_CORR/shreg[233]
    SLICE_X1Y32          FDRE                                         r  U_SFD_CORR/shreg_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.939     2.104    U_SFD_CORR/CLK
    SLICE_X1Y32          FDRE                                         r  U_SFD_CORR/shreg_reg[234]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.070     1.668    U_SFD_CORR/shreg_reg[234]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_SFD_CORR/shreg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.125%)  route 0.140ns (49.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.669     1.589    U_PREAMBLE_CORR/CLK
    SLICE_X4Y46          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  U_PREAMBLE_CORR/shreg_reg[65]/Q
                         net (fo=4, routed)           0.140     1.870    U_SFD_CORR/shreg_reg[65]
    SLICE_X3Y46          FDRE                                         r  U_SFD_CORR/shreg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.947     2.112    U_SFD_CORR/CLK
    SLICE_X3Y46          FDRE                                         r  U_SFD_CORR/shreg_reg[66]/C
                         clock pessimism             -0.483     1.629    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.070     1.699    U_SFD_CORR/shreg_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_PREAMBLE_CORR/shreg_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.249%)  route 0.119ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.669     1.589    U_SFD_CORR/CLK
    SLICE_X5Y44          FDRE                                         r  U_SFD_CORR/shreg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  U_SFD_CORR/shreg_reg[96]/Q
                         net (fo=4, routed)           0.119     1.849    U_PREAMBLE_CORR/shreg[47]
    SLICE_X7Y44          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.946     2.111    U_PREAMBLE_CORR/CLK
    SLICE_X7Y44          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[97]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.070     1.675    U_PREAMBLE_CORR/shreg_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_PREAMBLE_CORR/shreg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.670     1.590    U_SFD_CORR/CLK
    SLICE_X3Y43          FDRE                                         r  U_SFD_CORR/shreg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  U_SFD_CORR/shreg_reg[54]/Q
                         net (fo=4, routed)           0.112     1.843    U_PREAMBLE_CORR/shreg[26]
    SLICE_X2Y44          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.947     2.112    U_PREAMBLE_CORR/CLK
    SLICE_X2Y44          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[55]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.059     1.665    U_PREAMBLE_CORR/shreg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_DATA/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_DATA/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.604     1.523    U_DATA/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  U_DATA/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DATA/buffer_reg[5]/Q
                         net (fo=2, routed)           0.122     1.786    U_DATA/buffer[5]
    SLICE_X0Y54          FDRE                                         r  U_DATA/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.877     2.042    U_DATA/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  U_DATA/data_reg[5]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.071     1.607    U_DATA/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[234]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_SFD_CORR/shreg_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.167%)  route 0.129ns (47.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.664     1.584    U_SFD_CORR/CLK
    SLICE_X1Y32          FDRE                                         r  U_SFD_CORR/shreg_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  U_SFD_CORR/shreg_reg[234]/Q
                         net (fo=4, routed)           0.129     1.854    U_SFD_CORR/shreg[234]
    SLICE_X2Y32          FDRE                                         r  U_SFD_CORR/shreg_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.939     2.104    U_SFD_CORR/CLK
    SLICE_X2Y32          FDRE                                         r  U_SFD_CORR/shreg_reg[235]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.075     1.673    U_SFD_CORR/shreg_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y53     U_BIT_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y53     U_BIT_COUNT/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y53     U_BIT_COUNT/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y55     U_DATA/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y55     U_DATA/buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     U_DATA/buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     U_DATA/buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     U_DATA/buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     U_DATA/buffer_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y53     U_BIT_COUNT/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y53     U_BIT_COUNT/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X4Y53     U_BIT_COUNT/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X0Y55     U_DATA/buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X0Y55     U_DATA/buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y54     U_DATA/buffer_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y54     U_DATA/buffer_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y54     U_DATA/buffer_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y54     U_DATA/buffer_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y54     U_DATA/buffer_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y51     U_ONE_N_ZERO_CORR/shreg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52     U_ONE_N_ZERO_CORR/shreg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    U_ONE_N_ZERO_CORR/shreg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y52     U_ONE_N_ZERO_CORR/shreg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y51     U_ONE_N_ZERO_CORR/shreg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    U_ONE_N_ZERO_CORR/shreg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     U_PREAMBLE_CORR/shreg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     U_PREAMBLE_CORR/shreg_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     U_PREAMBLE_CORR/shreg_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y45     U_PREAMBLE_CORR/shreg_reg[71]/C



