# -VLSI-
Serially read ADC
![Image Alt]([https://github.com/liorg1997/T6-SRAM/blob/295d57ff7c03321692ccacefaeb8eae021ed9e44/finel_project_poster.jpg](https://github.com/liorg1997/-VLSI-/blob/aa2d663f3d172b1672e9c3322c658d3124384458/photo_5906705545819786375_x.jpg))
![Image Alt]([https://github.com/liorg1997/T6-SRAM/blob/295d57ff7c03321692ccacefaeb8eae021ed9e44/finel_project_poster.jpg](https://github.com/liorg1997/-VLSI-/blob/aa2d663f3d172b1672e9c3322c658d3124384458/photo_5906705545819786374_x.jpg))
