--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml extensor_sinal.twx extensor_sinal.ncd -o extensor_sinal.twr
extensor_sinal.pcf

Design file:              extensor_sinal.ncd
Physical constraint file: extensor_sinal.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Entrada<0>     |Saida<0>       |    4.837|
Entrada<1>     |Saida<1>       |    4.837|
Entrada<2>     |Saida<2>       |    4.837|
Entrada<3>     |Saida<3>       |    4.853|
Entrada<4>     |Saida<4>       |    4.862|
Entrada<5>     |Saida<5>       |    4.853|
Entrada<6>     |Saida<6>       |    5.410|
Entrada<7>     |Saida<7>       |    4.835|
Entrada<8>     |Saida<8>       |    4.837|
Entrada<9>     |Saida<9>       |    4.853|
Entrada<10>    |Saida<10>      |    5.487|
Entrada<11>    |Saida<11>      |    4.835|
Entrada<12>    |Saida<12>      |    4.853|
Entrada<13>    |Saida<13>      |    4.818|
Entrada<14>    |Saida<14>      |    4.853|
Entrada<15>    |Saida<15>      |    6.907|
Entrada<15>    |Saida<16>      |    7.197|
Entrada<15>    |Saida<17>      |    6.902|
Entrada<15>    |Saida<18>      |    6.618|
Entrada<15>    |Saida<19>      |    6.907|
Entrada<15>    |Saida<20>      |    6.918|
Entrada<15>    |Saida<21>      |    8.607|
Entrada<15>    |Saida<22>      |    6.578|
Entrada<15>    |Saida<23>      |    5.696|
Entrada<15>    |Saida<24>      |    7.178|
Entrada<15>    |Saida<25>      |    8.330|
Entrada<15>    |Saida<26>      |    5.907|
Entrada<15>    |Saida<27>      |    5.940|
Entrada<15>    |Saida<28>      |    5.494|
Entrada<15>    |Saida<29>      |    6.903|
Entrada<15>    |Saida<30>      |    6.893|
Entrada<15>    |Saida<31>      |    5.422|
---------------+---------------+---------+


Analysis completed Wed Dec  6 16:24:56 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



