# Blue 100um FPGA Development

Xilinx Artix-7 FPGA ê°œë°œ í”„ë¡œì íŠ¸

## ğŸ“‹ Hardware Specification
- **FPGA**: Xilinx Artix-7 XC7A35T-FGG484-1
- **Board**: Blue 100um Custom Board
- **Tool**: Xilinx Vivado

## ğŸš€ Quick Start

### 1. Clone Repository
```bash
git clone https://github.com/hnabyz-bot/blue-hd.git
cd blue-hd
```

### 2. Create Vivado Project
```bash
# Method 1: GUI mode
vivado -mode gui -source create_project.tcl

# Method 2: Batch mode (no GUI)
vivado -mode batch -source create_project.tcl
```

í”„ë¡œì íŠ¸ëŠ” `./build/blue_hd.xpr`ì— ìƒì„±ë©ë‹ˆë‹¤.

### 3. Open & Build
```bash
# í”„ë¡œì íŠ¸ ì—´ê¸°
vivado ./build/blue_hd.xpr

# ë˜ëŠ” Vivado GUIì—ì„œ ì§ì ‘ ì—´ê¸°
```

## ğŸ“ Directory Structure
```
blue-hd/
â”œâ”€â”€ source/
â”‚   â”œâ”€â”€ hdl/          # Verilog/VHDL ì†ŒìŠ¤ íŒŒì¼
â”‚   â”œâ”€â”€ ip/           # Xilinx IP ì½”ì–´
â”‚   â””â”€â”€ constrs/      # ì œì•½ ì¡°ê±´ íŒŒì¼ (XDC)
â”œâ”€â”€ simulation/
â”‚   â””â”€â”€ tb_src/       # í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”œâ”€â”€ build/            # Vivado í”„ë¡œì íŠ¸ (gitignore)
â”œâ”€â”€ output/           # ì‹œë®¬ë ˆì´ì…˜ ì¶œë ¥ (gitignore)
â”œâ”€â”€ reports/          # í•©ì„±/êµ¬í˜„ ë¦¬í¬íŠ¸ (gitignore)
â”œâ”€â”€ doc/              # ë¬¸ì„œ
â””â”€â”€ create_project.tcl # í”„ë¡œì íŠ¸ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
```

## ğŸ“ Development Notes
- ì¤‘ìš”í•œ ì œì•½ íŒŒì¼: `source/constrs/cyan_hd_top.xdc`
- HDL íŒŒì¼ì€ `source/hdl/`ì— ì¶”ê°€
- ì‹œë®¬ë ˆì´ì…˜ì€ `simulation/tb_src/`ì— ì¶”ê°€

## ğŸ”§ Workflow
1. HDL ì†ŒìŠ¤ ì‘ì„± â†’ `source/hdl/`
2. ì œì•½ ì¡°ê±´ ìˆ˜ì • â†’ `source/constrs/cyan_hd_top.xdc`
3. Vivadoì—ì„œ Synthesis â†’ Implementation â†’ Generate Bitstream
4. ê²°ê³¼ë¬¼: `build/blue_hd.runs/impl_1/*.bit`

## ğŸ“š Documentation
ìƒì„¸ ë¬¸ì„œëŠ” [doc/](doc/) í´ë” ì°¸ì¡°

