<html style><!--
 Page saved with SingleFile 
 url: http://hackipedia.org/raw/Computer/Platform/PC%2c%20IBM%20compatible/DMA%20controller/8237/8237%20DMA%20Controller%20by%20Jacques%20Eloff%20%282005%2d04%2d03%29%2ehtml 
 saved date: Wed Feb 12 2020 17:41:26 GMT-0800 (Pacific Standard Time)
--><meta charset=utf-8>
<title>Computer Science 314 - The 8237 DMA Controller</title>
<link type=image/x-icon rel="shortcut icon" href="data:image/gif;base64,R0lGODlhAQABAAAAACH5BAEKAAEALAAAAAABAAEAAAICTAEAOw=="><style>.sf-hidden{display:none!important}</style><body bgcolor=#ffffff>
 <h1 align=left>The 8237 DMA Controller</h1>
 <h2>Introduction</h2>
 <i>Direct memory access</i> (DMA) facilitates data transfer operations between
 main memory and I/O subsystems with limited CPU intervention. The majority of I/O
 devices provide two methods for transferring data between a device and 
 memory. The first method, called <i>programmed I/O</i> (PIO), is fairly easy to
 implement, but requires the processor to constantly read or write a single memory
 word (8-bits, 16-bits or 32-bits, depending on the device interface) until the data
 transfer is complete. Although PIO is not necessarily slower than DMA, it does
 consume more processor cycles and can be detrimental in a multi-processing
 environment. The second method, called DMA, allows a system to issue an I/O
 command to a device, initiate a DMA transaction and then place the process in
 a waiting queue. The system can now continue by selecting another process
 for execution, thereby utilizing the CPU cycles typically lost when using PIO. The
 DMA controller will inform the system when its current operation has been completed
 by issuing an interrupt signal. Although the data is still transferred 1 memory
 unit at a time from the device, the transfer to main memory now circumvents the CPU
 because the DMA controller can directly access the memory unit.
 
 <h2>Programming the 8237</h2>
 The original IBM PC shipped with the Intel 8257 DMA controller. This controller 
 contained 4 independent 8-bit channels consisting of both an address register and counter.
 The 8257 was later replaced by the 8237 DMA controller that extended the functionality
 of the 8257 by providing 4 additional 16-bit channels. Some of the channels are
 allocated to fixed devices such as the floppy disk. Although the channels may be used 
 with other devices, it is best to avoid situations where devices can not receive their
 required DMA channel. The channel assignments are presented in the following table:
 <p>
 <table width=50% cellspacing=2 border=0>
 <tbody><tr>
 <td bgcolor=#c0c0c0 align=center>Channel</td>
 <td bgcolor=#c0c0c0 align=center>Size</td>
 <td bgcolor=#c0c0c0 align=center>Usage</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0</td>
 <td bgcolor=#ded5d3 align=center>8-bit</td>
 <td bgcolor=#ded5d3 align=center>DRAM refresh</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>1</td>
 <td bgcolor=#ded5d3 align=center>8-bit</td>
 <td bgcolor=#ded5d3 align=center>Free</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>2</td>
 <td bgcolor=#ded5d3 align=center>8-bit</td>
 <td bgcolor=#ded5d3 align=center>Floppy Disk Controller</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>3</td>
 <td bgcolor=#ded5d3 align=center>8-bit</td>
 <td bgcolor=#ded5d3 align=center>Free</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>4</td>
 <td bgcolor=#ded5d3 align=center>16-bit</td>
 <td bgcolor=#ded5d3 align=center>Cascading</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>5</td>
 <td bgcolor=#ded5d3 align=center>16-bit</td>
 <td bgcolor=#ded5d3 align=center>Free</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>6</td>
 <td bgcolor=#ded5d3 align=center>16-bit</td>
 <td bgcolor=#ded5d3 align=center>Free</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>7</td>
 <td bgcolor=#ded5d3 align=center>16-bit</td>
 <td bgcolor=#ded5d3 align=center>Free</td>
 </tr>
 </table>
 <p>
 <h5>DMA Channel Registers</h5>
 
 <table width=90% cellspacing=2 border=0>
 <tbody><tr>
 <td bgcolor=#c0c0c0 align=center>Channel</td>
 <td bgcolor=#c0c0c0 align=center>I/O port</td>
 <td bgcolor=#c0c0c0 align=center>Access</td>
 <td bgcolor=#c0c0c0 align=center>Description</td>
 <td bgcolor=#c0c0c0 align=center>Channel</td>
 <td bgcolor=#c0c0c0 align=center>I/O port</td>
 <td bgcolor=#c0c0c0 align=center>Access</td>
 <td bgcolor=#c0c0c0 align=center>Description</td>
 </tr>
 <tr>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 0 (8-bit)</td>
 <td bgcolor=#ded5d3 align=center>00H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 1 (8-bit)</td>
 <td bgcolor=#ded5d3 align=center>02H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>01H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 <td bgcolor=#ded5d3 align=center>03H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>87H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 <td bgcolor=#ded5d3 align=center>83H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 </tr>
 <tr>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 2 (8-bit)</td>
 <td bgcolor=#ded5d3 align=center>04H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 3 (8-bit)</td>
 <td bgcolor=#ded5d3 align=center>06H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>05H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 <td bgcolor=#ded5d3 align=center>07H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>81H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 <td bgcolor=#ded5d3 align=center>82H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 </tr>
 <tr>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 4 (16-bit)</td>
 <td bgcolor=#ded5d3 align=center>C0H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 5 (16-bit)</td>
 <td bgcolor=#ded5d3 align=center>C4H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>C2H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 <td bgcolor=#ded5d3 align=center>C6H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>8FH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 <td bgcolor=#ded5d3 align=center>8BH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 </tr>
 <tr>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 6 (16-bit)</td>
 <td bgcolor=#ded5d3 align=center>C8H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 <td rowspan=3 bgcolor=#ded5d3 align=center>Channel 7 (16-bit)</td>
 <td bgcolor=#ded5d3 align=center>CCH</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Offset Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>CAH</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 <td bgcolor=#ded5d3 align=center>CEH</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Block Size Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>89H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 <td bgcolor=#ded5d3 align=center>8AH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Page Register</td>
 </tr>
 </table>
 <h5>Miscellaneous Registers</h5>
 <table width=90% cellspacing=2 border=0>
 <tbody><tr>
 <td colspan=3 bgcolor=#c0c0c0 align=center>Primary Controller</td>
 <td colspan=3 bgcolor=#c0c0c0 align=center>Secondary Controller</td>
 </tr>
 <tr>
 <td bgcolor=#c0c0c0 align=center>I/O port</td>
 <td bgcolor=#c0c0c0 align=center>Access</td>
 <td bgcolor=#c0c0c0 align=center>Description</td>
 <td bgcolor=#c0c0c0 align=center>I/O port</td>
 <td bgcolor=#c0c0c0 align=center>Access</td>
 <td bgcolor=#c0c0c0 align=center>Description</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>08H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Command and Status Register</td>
 <td bgcolor=#ded5d3 align=center>D0H</td>
 <td bgcolor=#ded5d3 align=center>Read/Write</td>
 <td bgcolor=#ded5d3 align=center>Command and Status Register</td> 
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>09H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Request Register</td>
 <td bgcolor=#ded5d3 align=center>D2H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Request Register</td> 
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0AH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Single Mask Register</td>
 <td bgcolor=#ded5d3 align=center>D4H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Single Mask Register</td> 
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0BH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Mode Register</td>
 <td bgcolor=#ded5d3 align=center>D6H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Mode Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0CH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Clear Flip-Flop Register</td>
 <td bgcolor=#ded5d3 align=center>D8H</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Clear Flip-Flop Register</td>
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0DH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Reset Register</td>
 <td bgcolor=#ded5d3 align=center>DAH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Reset Register</td> 
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0EH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Enable Register</td>
 <td bgcolor=#ded5d3 align=center>DCH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Enable Register</td> 
 </tr>
 <tr>
 <td bgcolor=#ded5d3 align=center>0FH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Mask Register</td>
 <td bgcolor=#ded5d3 align=center>DEH</td>
 <td bgcolor=#ded5d3 align=center>Write only</td>
 <td bgcolor=#ded5d3 align=center>Master Mask Register</td> 
 </tr>
 </table>
 
 <h5>Mode Register</h5>
 <table width=50% cellspacing=2 border=0>
 <tbody><tr>
 <td bgcolor=#c0c0c0 align=center>7</td> <td bgcolor=#c0c0c0 align=center>6</td>
 <td bgcolor=#c0c0c0 align=center>5</td> <td bgcolor=#c0c0c0 align=center>4</td>
 <td bgcolor=#c0c0c0 align=center>3</td> <td bgcolor=#c0c0c0 align=center>2</td>
 <td bgcolor=#c0c0c0 align=center>1</td> <td bgcolor=#c0c0c0 align=center>0</td>
 </tr>
 <tr>
 <td colspan=2 bgcolor=#ded5d3 align=center>MODE</td>
 <td bgcolor=#ded5d3 align=center>INC</td> <td bgcolor=#ded5d3 align=center>AI</td>
 <td colspan=2 bgcolor=#ded5d3 align=center>TYPE</td>
 <td colspan=2 bgcolor=#ded5d3 align=center>CHANNEL</td> 
 </tr>
 </table>
 <p>
 <ul>
 <li> Bits 6 and 7 are used to select the transfer mode:
 00b = Demand mode, 01b = Single mode, 10b = Block mode, 11b = Cascade mode
 <li> Setting INC selects <i>address decrement</i>, clearing INC selects
 <i>address increment</i>
 <li> Setting AI enables auto-initialization
 <li> Bits 2 and 3 are used to select the transfer type:
 00b = Verify, 01b = Write to memory, 10b = Read from memory,
 11b = Undefined
 <li> Bits 0 and 1 are used to select the channel: 00b = channel 0, 01b = channel 1
 10b = channel 2 and 11b = channel 3
 </ul>
 
 <h5>Single Mask Register</h5>
 <table width=50% cellspacing=2 border=0>
 <tbody><tr>
 <td bgcolor=#c0c0c0 align=center>7</td> <td bgcolor=#c0c0c0 align=center>6</td>
 <td bgcolor=#c0c0c0 align=center>5</td> <td bgcolor=#c0c0c0 align=center>4</td>
 <td bgcolor=#c0c0c0 align=center>3</td> <td bgcolor=#c0c0c0 align=center>2</td>
 <td bgcolor=#c0c0c0 align=center>1</td> <td bgcolor=#c0c0c0 align=center>0</td>
 </tr>
 <tr>
 <td colspan=5 bgcolor=#ded5d3 align=center>Unused</td> 
 <td bgcolor=#ded5d3 align=center>SRST</td>
 <td colspan=2 bgcolor=#ded5d3 align=center>CHANNEL</td>
 </tr>
 </table>
 <p>
 <ul>
 <li> SRST (Set/Reset Mask) = 1 disables the selected channel. SRST = 0 will enable
 the selected channel
 <li> Bits 0 and 1 are used to select the channel: 00b = channel 0, 01b = channel 1,
 10b = channel 2 and 11b = channel 3
 </ul>
 
 <h5>Block Size/Countdown Register</h5>
 The Block Size/Countdown Register is 16-bits wide for both 8-bit and 16-bit DMA
 operations. However, the I/O port is only 8-bits wide and will require two
 successive read or write operations to the I/O port. The low order bits must be sent 
 first, followed by the high order bits of the block length when writing to this I/O port.
 The length of the block being transferred, decremented by 1, can be set by writing to 
 this I/O port. Reading from this I/O port returns the remaining block size, decremented
 by 1. The value of the Countdown Register will be set to -1 when a transfer
 has been completed. For 16-bit transactions, the value written to the countdown
 register is the number of 16-bit word transfers.
 
 <h5>Offset Register</h5>
 The Offset Register is 16-bits wide for both 8-bit and 16-bit DMA operations
 and contains the starting offset of the buffer used in the DMA transaction. The low
 order bits must be sent first, followed by the high order bits of the offset when
 writing to this register. For 16-bit transactions, the value written to the offset
 register must be aligned on a 16-bit boundary.
 
 <h5>Page Registers</h5>
 The Page Register specifies the base address of the page in memory where the
 DMA buffer resides. A page can be either 64K (8-bit transactions) or 128K (16-bit
 transaction) in size. The Page Register is very similar to the Segment Registers
 used by the PC to compute a physical address. For 8-bit transactions, only the lower
 4 bits of the page register is used, thereby restricting the DMA buffer to
 reside below the first 1Mb of memory (<i>address of buffer SHR 16</i>).
 <h2>Initiating a DMA transaction</h2>
 Initiating a DMA transaction is quite simple and only requires the following steps:
 <ol>
 <li> Save the current interrupt status and disable interrupts by executing the
 <code>CLI</code> instruction
 <li> Disable the channel that will be used for the transaction
 <li> Reset the flip-flop by writing a value of 0X to the register
 <li> Set the Mode Register
 <li> Set the Page Register 
 <li> Set the Offset Register
 <li> Set the Block Size Register
 <li> Enable the channel that will be used for the transaction
 <li> Restore the interrupt status
 </ol>
 
 <h2>Example: I/O to Memory Transfer</h2>
 In this example, we will consider a DMA transfer from an I/O device (the diskette
 drive) to memory, also referred to as a DMA write operation.
 <ol>
 <li> The diskette driver receives a request to read data from a specific
 sector and transfer the information to a specific buffer. The diskette
 drive uses DMA channel 2, which means that the DMA buffer must fall within
 the first 1MB of memory (newer controllers allow all eight channels to access memory
 within the first 16MB) and can not exceed 64K, nor cross a 64K page. We
 will assume that the diskette driver has already allocated a suitable
 DMA buffer as part of its initialization.
 <li> The diskette driver now performs the necessary operations to position
 its read/write head on the correct sector and track before sending
 the necessary information to the DMA controller including the following:
 <ul>
 <li> The base address in memory where the DMA buffer is located.
 <li> The number of bytes to transfer minus one.
 <li> The offset within the buffer.
 <li> The DMA operation (in this case a write operation).
 </ul>
 <li> The diskette driver updates the DMA mask to allow recognition of DMA channel 2
 requests before sending the <i>read</i> command to the diskette controller.
 In a multi-processing operating system, the kernel will block the user process
 that requested the diskette operation and schedule a new process for execution.
 <li> The diskette drive, under the supervision of its controller card, will begin to
 read data from the diskette surface before transferring it to its data register.
 Once data becomes available, the diskette controller will request DMA service
 by asserting a high on DMA request line 2 (DREQ2).
 <li> The DMA controller verifies that DREQ2 may be allowed (by examining its mask register)
 and requests the CPU to enter a hold mode. This is done by asserting the <i>hold
 request</i> line (HRQ).
 <li> The CPU will respond by asserting <i>hold acknowledge</i> (HLDA) and now enters
 a bus holding state. 
 <li> The DMA controller will generate an address before passing it to the bus and
 activating the memory write and I/O read control lines. The DMA acknowledge
 signal (DACK2) is activated to inform the diskette controller that the DMA
 transfer is in progress. 
 <li> The data is transferred from the diskette controller's data register
 to memory without passing through the DMA controller. After every transfer,
 the DMA controller will decrement the countdown register associated with
 channel 2. During the transfer, the CPU effectively shares the bus with the 
 diskette controller by interleaving bus hold cycles and normal cycles under the 
 supervision of the DMA controller (sometime referred to as cycle stealing).
 <li> If the transfer completes, the DMA controller will assert the <i>terminal count</i>
 line signal (TC). Note that the DMA controller may temporarily stop the transfer
 by dropping DREQ2 if the transfer rate is too fast to handle. The TC signal
 indicates to the diskette controller that the operation has been completed and
 the HRQ and DACK2 lines are deactivated before dropping DREQ2.
 <li> At this point the CPU will resume normal bus control, but the diskette controller
 will signal the operating system through the PIC that the operation is complete by 
 asserting IRQ6. Control will typically be transferred to the interrupt handler
 of the diskette driver to verify the controller results before copying
 the data from the DMA buffer to the buffer supplied by the user processes. 
 </ol> 
 
 <h2>Further Reading</h2>
 <ul>
 <li> <i>8237A High Performance Programmable DMA Controller Datasheet</i>,
 September 1993, Intel Corporation, Order number: 231466-005.
 <li> <i>IBM Microcomputer Architecture and Assembly Language</i>, Norman S. Matloff,
 1992, Prentice Hall.
 <li> <i>Linux Device Drivers</i>, Alessandro Rubini, O'Reilly, 1998.
 <li> <a target=_BLANK href=http://www.freebsd.org/doc/en_US.ISO8859-1/books/developers-handbook/dma.html>
 FreeBSD Developer's Handbook</a>
 <li><i>The Undocumented PC</i>, Frank van Gilluwe, Addison Wesley, 1997. 
 </ul>
<hr>
<address>
Page developed by <a href=mailto:eloff@cs.sun.ac.za>Jacques Eloff</a><br>
Last updated: 04.03.2005
</address> 
<div id=ghostery-purple-box class="ghostery-bottom ghostery-right ghostery-none ghostery-collapsed"><div id=ghostery-box><div id=ghostery-count style="background:rgba(0,0,0,0) none repeat scroll 0% 0%;color:rgb(255,255,255)">0</div><div id=ghostery-pb-icons-container><span id=ghostery-breaking-tracker class=ghostery-pb-tracker title="Broken Page Trackers" style='background:rgba(0,0,0,0) url("data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBlbmNvZGluZz0iVVRGLTgiIHN0YW5kYWxvbmU9Im5vIj8+DQo8c3ZnIHdpZHRoPSIxOHB4IiBoZWlnaHQ9IjE4cHgiIHZpZXdCb3g9IjAgMCAxOCAxOCIgdmVyc2lvbj0iMS4xIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIj4NCiAgICA8IS0tIEdlbmVyYXRvcjogU2tldGNoIDQwICgzMzc2MikgLSBodHRwOi8vd3d3LmJvaGVtaWFuY29kaW5nLmNvbS9za2V0Y2ggLS0+DQogICAgPHRpdGxlPmJyZWFraW5ncGFnZTwvdGl0bGU+DQogICAgPGRlc2M+Q3JlYXRlZCB3aXRoIFNrZXRjaC48L2Rlc2M+DQogICAgPGRlZnM+PC9kZWZzPg0KICAgIDxnIGlkPSJQdXJwbGUtQm94IiBzdHJva2U9Im5vbmUiIHN0cm9rZS13aWR0aD0iMSIgZmlsbD0ibm9uZSIgZmlsbC1ydWxlPSJldmVub2RkIj4NCiAgICAgICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoLTQxNi4wMDAwMDAsIC00NTMuMDAwMDAwKSIgaWQ9ImJhbSEtYnJlYWtpbmctdGhlLXBhZ2UtY29weS0yIiBmaWxsPSIjRkNCQTMzIj4NCiAgICAgICAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQxNi4wMDAwMDAsIDQ1My4wMDAwMDApIj4NCiAgICAgICAgICAgICAgICA8cGF0aCBkPSJNOSwwLjE5NTY1MjE3NCBDNC4xNDQzNjAyNSwwLjE5NTY1MjE3NCAwLjE5NTY1MjE3NCw0LjE0NDM2MDI1IDAuMTk1NjUyMTc0LDkgQzAuMTk1NjUyMTc0LDEzLjg1NTYzOTggNC4xNDQzNjAyNSwxNy44MDQzNDc4IDksMTcuODA0MzQ3OCBDMTMuODU1NjM5OCwxNy44MDQzNDc4IDE3LjgwNDM0NzgsMTMuODU1NjM5OCAxNy44MDQzNDc4LDkgQzE3LjgwNDM0NzgsNC4xNDQzNjAyNSAxMy44NTU2Mzk4LDAuMTk1NjUyMTc0IDksMC4xOTU2NTIxNzQgWiBNMTEuNDg1NTg5OSwxMy40MTA0NDQxIEwxMS4wNzcwNzk4LDEzLjAyMDY3NjggTDEyLjEwMDQ3MTEsMTIuMjE2OTU3OSBMMTEuMDQ2MjQ1MSwxMi4yMTY5NTc5IEwxMS4yMzQ0NzgxLDEwLjg3MDcwODcgTDkuODAzMTgxNDIsMTEuNzk1NzUxMiBMOS40MDMzMzczNCw5LjM0NTA5MzkyIEw4LjY5NDc0MjY5LDExLjA4NjU1MTkgTDcuMzI1NzIwMDksMTAuMTcwOTgxNSBMNy43NTI1Njk3NywxMS45Mjk1NyBMNi41NTQyNDY3MywxMi4zMTE0Nzc1IEw3Ljg4MjM1Nzg3LDEzLjQxMDQ0NDEgTDExLjQ4NTU4OTksMTMuNDEwNDQ0MSBaIE02LjcxNTY3NTcyLDEzLjQxMDQ0NDEgTDUuMDI4NjMxOTcsMTIuMDA2NzU3NiBMNi44Njg0Mzg3MywxMS40MzE5ODE4IEw2LjE2Mzg3NDc3LDguNDg4NTczMDkgTDguMzQ5MzEyODgsOS45NTk5NzUxMiBMOS43MDQwMjY1NCw2LjYxMjQ5MDE1IEwxMC4zNTAzNDcxLDEwLjU1NjcxODIgTDEyLjE5NDk5MDcsOS4zNzY1MzMyOCBMMTEuODk4OTM2OCwxMS40NzY5MjM5IEwxNC4yNjI5MzQzLDExLjQ3NjkyMzkgTDEyLjIxMjkyNzIsMTMuMDc4OTIwMiBMMTIuNTY3MjI0NSwxMy40MTA0NDQxIEwxNS4zMzEyNjc3LDEzLjQxMDQ0NDEgTDE0LjQ3Mzk0MDcsMTIuNTk4NjYzOSBMMTcuMjA3MzUwNiwxMC40NjY4MzM5IEwxMy4wNjA3ODIxLDEwLjQ2NjgzMzkgTDEzLjQ5NjI5NzcsNy4zNDg2OTUgTDExLjA5OTg1MzIsOC44Nzg5NDUwNSBMMTAuMTIxMjAyNiwyLjg5Mjc3MTMgTDcuODc3NzIyNTgsOC40MjU0OTI4NSBMNC41NzA1NDQ0Nyw2LjIwMzk4MDEgTDUuNjY1NDgwNDEsMTAuNzUwMzkyNyBMMi45NTEwMTQ3MiwxMS41OTgyNDc2IEw1LjEzNjQ1MjgzLDEzLjQxMDQ0NDEgTDYuNzE1Njc1NzIsMTMuNDEwNDQ0MSBaIiBpZD0iYnJlYWtpbmdwYWdlIj48L3BhdGg+DQogICAgICAgICAgICA8L2c+DQogICAgICAgIDwvZz4NCiAgICA8L2c+DQo8L3N2Zz4=") repeat scroll 0% 0%;opacity:0.5'></span><span id=ghostery-slow-tracker class=ghostery-pb-tracker title="Slow Trackers" style='background:rgba(0,0,0,0) url("data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBlbmNvZGluZz0iVVRGLTgiIHN0YW5kYWxvbmU9Im5vIj8+DQo8c3ZnIHdpZHRoPSIxN3B4IiBoZWlnaHQ9IjE3cHgiIHZpZXdCb3g9IjAgMCAxNyAxNyIgdmVyc2lvbj0iMS4xIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIj4NCiAgICA8IS0tIEdlbmVyYXRvcjogU2tldGNoIDQwICgzMzc2MikgLSBodHRwOi8vd3d3LmJvaGVtaWFuY29kaW5nLmNvbS9za2V0Y2ggLS0+DQogICAgPHRpdGxlPnNsb3d0cmFja2VyczwvdGl0bGU+DQogICAgPGRlc2M+Q3JlYXRlZCB3aXRoIFNrZXRjaC48L2Rlc2M+DQogICAgPGRlZnM+PC9kZWZzPg0KICAgIDxnIGlkPSJQdXJwbGUtQm94IiBzdHJva2U9Im5vbmUiIHN0cm9rZS13aWR0aD0iMSIgZmlsbD0ibm9uZSIgZmlsbC1ydWxlPSJldmVub2RkIj4NCiAgICAgICAgPGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoLTM5NS4wMDAwMDAsIC00NTQuMDAwMDAwKSIgaWQ9InNsb3d0cmFja2VycyIgZmlsbD0iI0ZDQkEzMyI+DQogICAgICAgICAgICA8cGF0aCBkPSJNNDAzLjUsNDU0IEMzOTguODEyMjEsNDU0IDM5NSw0NTcuODEyMjEgMzk1LDQ2Mi41IEMzOTUsNDY3LjE4Nzc5IDM5OC44MTIyMSw0NzEgNDAzLjUsNDcxIEM0MDguMTg3NzksNDcxIDQxMiw0NjcuMTg3NzkgNDEyLDQ2Mi41IEM0MTIsNDU3LjgxMjIxIDQwOC4xODc3OSw0NTQgNDAzLjUsNDU0IFogTTQwOS42MDk1ODQsNDY1LjE3ODY1NCBDNDA5LjUzMDI1OSw0NjUuMTU0MDkgNDA4LjY3NzI4Myw0NjQuNzQ2NDIgNDA3LjU2MTA5MSw0NjQuMzYyNjM3IEM0MDguNDg0Mzc4LDQ2My43NDU2MSA0MDkuMDk0NDE4LDQ2Mi42OTM2NDUgNDA5LjA5NDQxOCw0NjEuNTAxNzMzIEM0MDkuMDk0NDE4LDQ1OS42MDU1ODEgNDA3LjU1MTQwMSw0NTguMDYyMzM4IDQwNS42NTUyNDksNDU4LjA2MjMzOCBDNDAzLjc1OTA5Nyw0NTguMDYyMzM4IDQwMi4yMTU4NTQsNDU5LjYwNTU4MSA0MDIuMjE1ODU0LDQ2MS41MDE3MzMgQzQwMi4yMTU4NTQsNDYyLjA0OTM1IDQwMi4zNDUyMDgsNDYyLjU2Njc2OSA0MDIuNTczMjY5LDQ2My4wMjY0OTcgQzQwMi43ODgwMzQsNDYzLjA2ODYzOCA0MDMuMzQ0NDQsNDYzLjE3NTIzMiA0MDQuMjIzNzgyLDQ2My4zMjM5NjggQzQwNS4yMDQ1MzUsNDYzLjQ5MDI4MSA0MDUuODUyNDM2LDQ2My4zNTY0MTkgNDA2LjM5MTAzOSw0NjIuODc2NjM0IEM0MDYuNzI4MTcyLDQ2Mi41NzY0NTkgNDA2LjkyODA2NCw0NjIuMTYzNjA2IDQwNi45NTM1MjksNDYxLjcxMzc5NCBDNDA2Ljk4MDEyMSw0NjEuMjYzOTgxIDQwNi44Mjk1ODMsNDYwLjgyOTk0NCA0MDYuNTI5NDA4LDQ2MC40OTM3MTIgQzQwNi4wNDY5MTksNDU5Ljk1MjQwNSA0MDUuMjE1MTI3LDQ1OS45MDM5NTMgNDA0LjY3MjY5Myw0NjAuMzg1NTQxIEM0MDQuMjM5NTU3LDQ2MC43NzExMjYgNDA0LjE4NTAyMSw0NjEuNDQ0NDkyIDQwNC41NTIxMjcsNDYxLjg1NzM0NiBDNDA0Ljg0MDEzMyw0NjIuMTgwNTA3IDQwNS4zNjk5NDcsNDYyLjIxNzQ2NiA0MDUuNjg2Nzk5LDQ2MS45MzU3NyBDNDA1LjgwMzk4NCw0NjEuODMxODggNDA1Ljg3MzM5NCw0NjEuNjkyODM1IDQwNS44ODA2MDYsNDYxLjU0NDc3NiBDNDA1Ljg4NjY5LDQ2MS40MjQyMSA0MDUuODUwNjMzLDQ2MS4zMTA2MyA0MDUuNzgwOTk4LDQ2MS4yMzQwMDkgQzQwNS43MTg1NzQsNDYxLjE2NTUgNDA1LjYxOTE5Miw0NjEuMTI3NjQxIDQwNS41MTY4OCw0NjEuMTI4NTQyIEM0MDUuNDI5ODkyLDQ2MS4xMzEwMjEgNDA1LjMxNzIxNCw0NjEuMTY1NSA0MDUuMjQ0MTk4LDQ2MS4yMzc2MTUgQzQwNS4yMjYzOTUsNDYxLjI1NDI5MSA0MDUuMjA0NTM1LDQ2MS4yNjQ4ODMgNDA1LjE3OTc0Niw0NjEuMjY0ODgzIEM0MDUuMTI2MTExLDQ2MS4yNjQ4ODMgNDA1LjA4MzA2OCw0NjEuMjE2NDMxIDQwNS4wODMwNjgsNDYxLjE1NzYxMyBDNDA1LjA4MzA2OCw0NjEuMTIxMzMxIDQwNS4wOTc5NDEsNDYxLjA5NDk2NCA0MDUuMTE2NDIxLDQ2MS4wNjk0OTggQzQwNS4yMjYzOTUsNDYwLjkxODk2IDQwNS4zODE0NCw0NjAuODMxNzQ3IDQwNS41MzUzNTksNDYwLjgxODY3NiBDNDA1Ljc0NDAzOSw0NjAuODAxMDk5IDQwNS45MTMwNTcsNDYwLjg2MDgxOCA0MDYuMDQ2OTE5LDQ2MS4wMDc3NTEgQzQwNi4xNzk4NzksNDYxLjE1NDAwNyA0MDYuMjQ5Mjg5LDQ2MS4zNDg0OSA0MDYuMjM3MTIsNDYxLjU2MzI1NSBDNDA2LjIyMzgyNCw0NjEuODA2MTkgNDA2LjExMjk0OCw0NjIuMDMyNDQ4IDQwNS45MjM2NDksNDYyLjIwMDU2NCBDNDA1LjQ1NzE2LDQ2Mi42MTYxMjIgNDA0LjcwNzE3Myw0NjIuNTY2MDkzIDQwNC4yODU1Myw0NjIuMDkzMjk0IEM0MDMuNzg5NzQ1LDQ2MS41MzU5ODcgNDAzLjg1ODQ3OSw0NjAuNjMyMDgxIDQwNC40MzUxNjcsNDYwLjExNzgxNyBDNDA1LjEyMzQwNyw0NTkuNTA1Mjk3IDQwNi4xODI1ODQsNDU5LjU2NjgyIDQwNi43OTQyMDIsNDYwLjI1NTI4NCBDNDA3LjE1NzAyNiw0NjAuNjYyNzMgNDA3LjM0MDAxNiw0NjEuMTg4MjYyIDQwNy4zMDg0NjYsNDYxLjczMzE3NCBDNDA3LjI3NjY5MSw0NjIuMjc4OTg4IDQwNy4wMzQ2NTgsNDYyLjc3OTA1NSA0MDYuNjI2OTg3LDQ2My4xNDE2NTQgQzQwNi4xNjgzODYsNDYzLjU1MDIyNiA0MDUuNjMyMjYyLDQ2My43NDY1MTIgNDA0Ljk0NjUwMiw0NjMuNzQ2NTEyIEM0MDQuNzA1MzcsNDYzLjc0NjUxMiA0MDQuNDQ0ODU3LDQ2My43MjE3MjIgNDA0LjE2MzE2Miw0NjMuNjc0Mzk3IEM0MDMuMTkyMDk5LDQ2My41MDk2NjIgNDAyLjE1NTAwNyw0NjMuMzI0ODY5IDQwMi4wMTU5NjIsNDYzLjMwNTQ4OCBDNDAxLjMxNzEzMSw0NjMuMjEyMTkxIDQwMC43MzYxNjEsNDYyLjczNzU4OSA0MDAuNzE3NjgyLDQ2Mi4wMzk2NTkgTDQwMC44OTQ1ODcsNDU4Ljk4NzY1MyBDNDAwLjg5NDU4Nyw0NTguNzkxMzY3IDQwMC43MzUyNiw0NTguNjMxMTM4IDQwMC41MzgwNzIsNDU4LjYzMTEzOCBDNDAwLjM0MDg4NSw0NTguNjMxMTM4IDQwMC4xODE1NTgsNDU4Ljc5MDQ2NSA0MDAuMTgxNTU4LDQ1OC45ODc2NTMgQzQwMC4xODE1NTgsNDU4Ljk4NzY1MyA0MDAuMjg1NDQ3LDQ2MC44NDE0MzcgNDAwLjI5NzYxNyw0NjEuMDc1NTgzIEM0MDAuMzIwNjAzLDQ2MS41MjAyMTIgMzk5LjkxMTEzLDQ2MS44NzY3MjYgMzk5LjQ2MDQxNiw0NjEuODc2NzI2IEMzOTguOTk4NDM1LDQ2MS44NzY3MjYgMzk4LjU4NzE1OSw0NjEuNTAwODMxIDM5OC42MjM0NDEsNDYxLjAzOTUyNiBDMzk4LjY0MzQ5OCw0NjAuNzg0MTk3IDM5OC42NjQ2ODIsNDYwLjUyMDA3OSAzOTguNjg1ODY1LDQ2MC4yNzI4NjIgTDM5OC43NTk3ODIsNDU5LjAwOTUxMiBDMzk4Ljc1OTc4Miw0NTguODEzMjI2IDM5OC42MDA0NTUsNDU4LjY1Mjk5OCAzOTguNDAzMjY4LDQ1OC42NTI5OTggQzM5OC4yMDYwOCw0NTguNjUyOTk4IDM5OC4wNDY3NTMsNDU4LjgxMjMyNSAzOTguMDQ2NzUzLDQ1OS4wMDk1MTIgTDM5OC4yMjAyNzgsNDYxLjk5OTk5NyBMMzk4LjIyMDI3OCw0NjIuMDA1MTggQzM5OC4yMjAyNzgsNDY0LjA5NzYxNyAzOTkuNDE3MzczLDQ2NS44MDI4OTIgNDAxLjUxMDcxMiw0NjUuODAxMDg5IEM0MDMuNjIyNTMxLDQ2NS43OTgzODUgNDA5LjYwODY4Myw0NjUuODAxMDg5IDQwOS42MDg2ODMsNDY1LjgwMTA4OSBDNDA5Ljc4MTA4MSw0NjUuODAxMDg5IDQwOS45MjAzNTEsNDY1LjY2MTE0MyA0MDkuOTIwMzUxLDQ2NS40ODk0MjEgQzQwOS45MjAzNTEsNDY1LjMxNzAyMyA0MDkuNzczMTkzLDQ2NS4yMzA3MTEgNDA5LjYwOTU4NCw0NjUuMTc4NjU0IFoiPjwvcGF0aD4NCiAgICAgICAgPC9nPg0KICAgIDwvZz4NCjwvc3ZnPg==") repeat scroll 0% 0%;opacity:0.5'></span><span id=ghostery-non-secure-tracker class=ghostery-pb-tracker title="Non-secure Trackers" style='background:rgba(0,0,0,0) url("data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBlbmNvZGluZz0iVVRGLTgiIHN0YW5kYWxvbmU9Im5vIj8+DQo8c3ZnIHdpZHRoPSIxOHB4IiBoZWlnaHQ9IjE4cHgiIHZpZXdCb3g9IjAgMCAxOCAxOCIgdmVyc2lvbj0iMS4xIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIj4NCiAgICA8IS0tIEdlbmVyYXRvcjogU2tldGNoIDQwICgzMzc2MikgLSBodHRwOi8vd3d3LmJvaGVtaWFuY29kaW5nLmNvbS9za2V0Y2ggLS0+DQogICAgPHRpdGxlPndhcm5pbmc8L3RpdGxlPg0KICAgIDxkZXNjPkNyZWF0ZWQgd2l0aCBTa2V0Y2guPC9kZXNjPg0KICAgIDxkZWZzPjwvZGVmcz4NCiAgICA8ZyBpZD0iUHVycGxlLUJveCIgc3Ryb2tlPSJub25lIiBzdHJva2Utd2lkdGg9IjEiIGZpbGw9Im5vbmUiIGZpbGwtcnVsZT0iZXZlbm9kZCI+DQogICAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKC0zNzMuMDAwMDAwLCAtNDUzLjAwMDAwMCkiIGlkPSJ3YXJuaW5nIiBmaWxsPSIjRkVCMDMyIj4NCiAgICAgICAgICAgIDxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3My4wMDAwMDAsIDQ1My4wMDAwMDApIj4NCiAgICAgICAgICAgICAgICA8cGF0aCBkPSJNOSwwLjYzMDQzNDc4MyBDNC4zODQxNDQ5MywwLjYzMDQzNDc4MyAwLjYzMDQzNDc4Myw0LjM4NDE0NDkzIDAuNjMwNDM0NzgzLDkgQzAuNjMwNDM0NzgzLDEzLjYxNTg1NTEgNC4zODQxNDQ5MywxNy4zNjk1NjUyIDksMTcuMzY5NTY1MiBDMTMuNjE1ODU1MSwxNy4zNjk1NjUyIDE3LjM2OTU2NTIsMTMuNjE1ODU1MSAxNy4zNjk1NjUyLDkgQzE3LjM2OTU2NTIsNC4zODQxNDQ5MyAxMy42MTU4NTUxLDAuNjMwNDM0NzgzIDksMC42MzA0MzQ3ODMgWiBNNC42NDI5MjgxMSwxMS43ODk4NTUxIEM1LjI1MDQxMTY1LDExLjc4OTg1NTEgNS43NTY5NTIzNCwxMS4zNjA3NTY3IDUuODc4NzE2OTMsMTAuODgxMzY5NSBDNi4wMDA0ODE1MiwxMS4zNjEyNDM3IDYuNTA3MDIyMjIsMTEuNzIzNzM2OSA3LjExNDM4NCwxMS43MjM3MzY5IEM3LjcyNDE4MTA2LDExLjcyMzczNjkgOC4yMzI2Njk5OSwxMS4zNjUwMTg0IDguMzUxNTEyMjMsMTAuODgyNzA4OSBDOC40NzA5NjMzLDExLjM2NTAxODQgOC45Nzk0NTIyMywxMS43MzY1MjIyIDkuNTg4NzYyMjQsMTEuNzM2NTIyMiBDMTAuMTk0NjYyOCwxMS43MzY1MjIyIDEwLjcwMTIwMzUsMTEuMzk0OTcyNSAxMC44MjM0NTUyLDEwLjkxNjU1OTQgQzEwLjk0NTcwNjgsMTEuMzk0OTcyNSAxMS40NTIyNDc1LDExLjc4OTM2OCAxMi4wNTgyNjk5LDExLjc4OTM2OCBDMTIuMzUzNjcwOCwxMS43ODkzNjggMTIuNjI0NzE4OCwxMS42OTkzODQgMTIuODM5NzU1LDExLjU1OTU5ODIgQzExLjAwOTUxMTUsOC43MTgwOTk3NSAxMi4xNDUzMzE2LDQuMTM3NjgxMTYgMTIuMTQ1MzMxNiw0LjEzNzY4MTE2IEM2Ljk0NjQ3MDYzLDUuMjMxNjE0MjQgNC42NjU4MTk4NSwxMC4xMDAzNzE0IDQuMDU3OTcxMDEsMTEuNjY2MTQyMiBDNC4yMzI5NDY3MywxMS43NDMyMTkyIDQuNDMxNzg4MzEsMTEuNzg5ODU1MSA0LjY0MjkyODExLDExLjc4OTg1NTEgWiIgaWQ9Indhcm5pbmd0cmFja2VycyI+PC9wYXRoPg0KICAgICAgICAgICAgPC9nPg0KICAgICAgICA8L2c+DQogICAgPC9nPg0KPC9zdmc+") repeat scroll 0% 0%;opacity:0.5'></span></div><div id=ghostery-title class=sf-hidden>Looking</div><div id=ghostery-minimize><span id=ghostery-minimize-icon></span></div><span id=ghostery-close style='background:rgba(0,0,0,0) url("data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBlbmNvZGluZz0iVVRGLTgiIHN0YW5kYWxvbmU9Im5vIj8+DQo8c3ZnIHdpZHRoPSIxNXB4IiBoZWlnaHQ9IjE1cHgiIHZpZXdCb3g9IjAgMCAxNSAxNSIgdmVyc2lvbj0iMS4xIiB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIj4NCiAgICA8IS0tIEdlbmVyYXRvcjogU2tldGNoIDMuNy4yICgyODI3NikgLSBodHRwOi8vd3d3LmJvaGVtaWFuY29kaW5nLmNvbS9za2V0Y2ggLS0+DQogICAgPHRpdGxlPmNvbGxhcHNlIGNvcHkgMjwvdGl0bGU+DQogICAgPGRlc2M+Q3JlYXRlZCB3aXRoIFNrZXRjaC48L2Rlc2M+DQogICAgPGRlZnM+PC9kZWZzPg0KICAgIDxnIGlkPSJQdXJwbGUtQm94IiBzdHJva2U9Im5vbmUiIHN0cm9rZS13aWR0aD0iMSIgZmlsbD0ibm9uZSIgZmlsbC1ydWxlPSJldmVub2RkIj4NCiAgICAgICAgPGcgaWQ9ImNvbGxhcHNlLWNvcHktMiI+DQogICAgICAgICAgICA8Y2lyY2xlIGlkPSJPdmFsLTMxNSIgZmlsbC1vcGFjaXR5PSIwLjI3MDE1Mzk4NiIgZmlsbD0iI0Q4RDhEOCIgY3g9IjcuNSIgY3k9IjcuNSIgcj0iNy41Ij48L2NpcmNsZT4NCiAgICAgICAgICAgIDxwYXRoIGQ9Ik00LjM2LDQuMzYgTDEwLjU3NDU2MzQsMTAuNTc0NTYzNCIgaWQ9IkxpbmUiIHN0cm9rZT0iI0ZGRkZGRiIgc3Ryb2tlLWxpbmVjYXA9InNxdWFyZSI+PC9wYXRoPg0KICAgICAgICAgICAgPHBhdGggZD0iTTQuMzYsNC4zNiBMMTAuNTc0NTYzNCwxMC41NzQ1NjM0IiBpZD0iTGluZS1Db3B5IiBzdHJva2U9IiNGRkZGRkYiIHN0cm9rZS1saW5lY2FwPSJzcXVhcmUiIHRyYW5zZm9ybT0idHJhbnNsYXRlKDcuNjAwMDAwLCA3LjYwMDAwMCkgc2NhbGUoLTEsIDEpIHRyYW5zbGF0ZSgtNy42MDAwMDAsIC03LjYwMDAwMCkgIj48L3BhdGg+DQogICAgICAgIDwvZz4NCiAgICA8L2c+DQo8L3N2Zz4=") repeat scroll 0% 0%'></span></div><div id=ghostery-pb-background><div id=ghostery-trackerList></div></div></div>