<stg><name>pointwise_conv2d_fix</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="14">
<![CDATA[
.loopexit:2  %phi_mul_cast = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:3  %next_mul = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %exitcond4 = icmp eq i5 %out_d, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %out_d_1 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond4, label %1, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
.preheader6.preheader:0  %tmp_2 = zext i5 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:1  %SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="4">
<![CDATA[
.preheader6.preheader:2  %SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="4">
<![CDATA[
.preheader6.preheader:2  %SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="13">
<![CDATA[
.preheader6.preheader:3  %SeparableConv2D_0_b_3 = sext i13 %SeparableConv2D_0_b_2 to i15

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:4  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_h = phi i5 [ 0, %.preheader6.preheader ], [ %out_h_1, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %out_h_1 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:2  %p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:3  %p_shl5_cast = zext i7 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:4  %tmp_5 = sub i11 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_w = phi i5 [ %out_w_1, %.preheader.preheader.0 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_w_1 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.preheader6.loopexit, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:0  %tmp_7_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:1  %tmp1 = add i11 %tmp_7_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="11">
<![CDATA[
.preheader.preheader.0:2  %tmp1_cast = sext i11 %tmp1 to i15

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:3  %tmp_9 = add i15 %phi_mul_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader.0:7  %tmp_10_cast = sext i11 %tmp1 to i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:8  %tmp_4 = zext i32 %tmp_10_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:10  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:10  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:11  %tmp_18_cast = sext i16 %input_load to i28

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader.0:12  %tmp_7 = mul i28 %tmp_18_cast, -1770

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:13  %tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_7, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:4  %tmp_9_cast = sext i15 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %tmp_s = zext i32 %tmp_9_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:14  %tmp_10_cast1 = sext i14 %tmp_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:15  %tmp_3 = add i15 %tmp_10_cast1, %SeparableConv2D_0_b_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:16  %tmp = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %tmp_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader.preheader.0:17  %storemerge = select i1 %tmp, i15 0, i15 %tmp_3

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:18  %storemerge_cast = zext i15 %storemerge to i16

]]></Node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:19  store i16 %storemerge_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:20  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="SeparableConv2D_0_b_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="out_d" fromId="80" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="StgValue_9" to="out_d" fromId="9" toId="10">
</dataflow>
<dataflow id="83" from="out_d_1" to="out_d" fromId="16" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="StgValue_36" to="out_d" fromId="36" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="86" from="StgValue_85" to="phi_mul" fromId="85" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="StgValue_9" to="phi_mul" fromId="9" toId="11">
</dataflow>
<dataflow id="88" from="next_mul" to="phi_mul" fromId="13" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="StgValue_36" to="phi_mul" fromId="36" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="90" from="phi_mul" to="phi_mul_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="91" from="phi_mul" to="next_mul" fromId="11" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="next_mul" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="out_d" to="exitcond4" fromId="10" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="exitcond4" fromId="95" toId="14">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="15">
</dataflow>
<dataflow id="103" from="out_d" to="out_d_1" fromId="10" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="out_d_1" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="exitcond4" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="107" from="out_d" to="tmp_2" fromId="10" toId="18">
</dataflow>
<dataflow id="108" from="SeparableConv2D_0_b_s" to="SeparableConv2D_0_b_1" fromId="79" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_109" to="SeparableConv2D_0_b_1" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="tmp_2" to="SeparableConv2D_0_b_1" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="SeparableConv2D_0_b_1" to="SeparableConv2D_0_b_2" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="SeparableConv2D_0_b_1" to="SeparableConv2D_0_b_2" fromId="19" toId="22">
</dataflow>
<dataflow id="114" from="SeparableConv2D_0_b_2" to="SeparableConv2D_0_b_3" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_80" to="out_h" fromId="80" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_24" to="out_h" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="out_h_1" to="out_h" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="StgValue_50" to="out_h" fromId="50" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="119" from="out_h" to="exitcond3" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_120" to="exitcond3" fromId="120" toId="26">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="97" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty_7" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="StgValue_123" to="empty_7" fromId="123" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_123" to="empty_7" fromId="123" toId="27">
</dataflow>
<dataflow id="127" from="out_h" to="out_h_1" fromId="25" toId="28">
</dataflow>
<dataflow id="128" from="StgValue_104" to="out_h_1" fromId="104" toId="28">
</dataflow>
<dataflow id="129" from="exitcond3" to="StgValue_29" fromId="26" toId="29">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl" fromId="130" toId="30">
</dataflow>
<dataflow id="132" from="out_h" to="p_shl" fromId="25" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_80" to="p_shl" fromId="80" toId="30">
</dataflow>
<dataflow id="134" from="p_shl" to="p_shl_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl5" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="out_h" to="p_shl5" fromId="25" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_138" to="p_shl5" fromId="138" toId="32">
</dataflow>
<dataflow id="140" from="p_shl5" to="p_shl5_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="p_shl_cast" to="tmp_5" fromId="31" toId="34">
</dataflow>
<dataflow id="142" from="p_shl5_cast" to="tmp_5" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="out_w_1" to="out_w" fromId="40" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="StgValue_64" to="out_w" fromId="64" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="145" from="StgValue_80" to="out_w" fromId="80" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_35" to="out_w" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="out_w" to="exitcond2" fromId="37" toId="38">
</dataflow>
<dataflow id="148" from="StgValue_120" to="exitcond2" fromId="120" toId="38">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="97" toId="39">
</dataflow>
<dataflow id="150" from="StgValue_123" to="empty_8" fromId="123" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_123" to="empty_8" fromId="123" toId="39">
</dataflow>
<dataflow id="152" from="StgValue_123" to="empty_8" fromId="123" toId="39">
</dataflow>
<dataflow id="153" from="out_w" to="out_w_1" fromId="37" toId="40">
</dataflow>
<dataflow id="154" from="StgValue_104" to="out_w_1" fromId="104" toId="40">
</dataflow>
<dataflow id="155" from="exitcond2" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="156" from="out_w" to="tmp_7_cast" fromId="37" toId="42">
</dataflow>
<dataflow id="157" from="tmp_7_cast" to="tmp1" fromId="42" toId="43">
</dataflow>
<dataflow id="158" from="tmp_5" to="tmp1" fromId="34" toId="43">
</dataflow>
<dataflow id="159" from="tmp1" to="tmp1_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="160" from="phi_mul_cast" to="tmp_9" fromId="12" toId="45">
</dataflow>
<dataflow id="161" from="tmp1_cast" to="tmp_9" fromId="44" toId="45">
</dataflow>
<dataflow id="162" from="tmp1" to="tmp_10_cast" fromId="43" toId="46">
</dataflow>
<dataflow id="163" from="tmp_10_cast" to="tmp_4" fromId="46" toId="47">
</dataflow>
<dataflow id="164" from="input_r" to="input_addr" fromId="77" toId="48">
</dataflow>
<dataflow id="165" from="StgValue_109" to="input_addr" fromId="109" toId="48">
</dataflow>
<dataflow id="166" from="tmp_4" to="input_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="167" from="input_addr" to="input_load" fromId="48" toId="49">
</dataflow>
<dataflow id="168" from="input_addr" to="input_load" fromId="48" toId="51">
</dataflow>
<dataflow id="169" from="input_load" to="tmp_18_cast" fromId="51" toId="52">
</dataflow>
<dataflow id="170" from="tmp_18_cast" to="tmp_7" fromId="52" toId="53">
</dataflow>
<dataflow id="172" from="StgValue_171" to="tmp_7" fromId="171" toId="53">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i14.i28.i32.i32" to="tmp_8" fromId="173" toId="54">
</dataflow>
<dataflow id="175" from="tmp_7" to="tmp_8" fromId="53" toId="54">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_8" fromId="176" toId="54">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp_8" fromId="178" toId="54">
</dataflow>
<dataflow id="180" from="tmp_9" to="tmp_9_cast" fromId="45" toId="55">
</dataflow>
<dataflow id="181" from="tmp_9_cast" to="tmp_s" fromId="55" toId="56">
</dataflow>
<dataflow id="182" from="output_r" to="output_addr" fromId="78" toId="57">
</dataflow>
<dataflow id="183" from="StgValue_109" to="output_addr" fromId="109" toId="57">
</dataflow>
<dataflow id="184" from="tmp_s" to="output_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="185" from="tmp_8" to="tmp_10_cast1" fromId="54" toId="58">
</dataflow>
<dataflow id="186" from="tmp_10_cast1" to="tmp_3" fromId="58" toId="59">
</dataflow>
<dataflow id="187" from="SeparableConv2D_0_b_3" to="tmp_3" fromId="23" toId="59">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp" fromId="188" toId="60">
</dataflow>
<dataflow id="190" from="tmp_3" to="tmp" fromId="59" toId="60">
</dataflow>
<dataflow id="191" from="StgValue_176" to="tmp" fromId="176" toId="60">
</dataflow>
<dataflow id="192" from="tmp" to="storemerge" fromId="60" toId="61">
</dataflow>
<dataflow id="194" from="StgValue_193" to="storemerge" fromId="193" toId="61">
</dataflow>
<dataflow id="195" from="tmp_3" to="storemerge" fromId="59" toId="61">
</dataflow>
<dataflow id="196" from="storemerge" to="storemerge_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="197" from="storemerge_cast" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="198" from="output_addr" to="StgValue_63" fromId="57" toId="63">
</dataflow>
<dataflow id="199" from="exitcond4" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="200" from="exitcond3" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="201" from="exitcond2" to="StgValue_5" fromId="38" toId="5">
</dataflow>
</dataflows>


</stg>
