#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 24 09:28:21 2021
# Process ID: 25604
# Current directory: D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1
# Command line: vivado.exe -log cpu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl
# Log file: D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/cpu_top.vds
# Journal file: D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top cpu_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1130.215 ; gain = 23.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/cpu_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'leds' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/leds.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leds' (2#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/leds.v:23]
INFO: [Synth 8-6157] synthesizing module 'switchs' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/switches.v:22]
INFO: [Synth 8-6155] done synthesizing module 'switchs' (3#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/switches.v:22]
INFO: [Synth 8-6157] synthesizing module 'val_to_seg_led' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'num_to_seg_led' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/num_to_seg_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_to_seg_led' (4#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/num_to_seg_led.v:23]
WARNING: [Synth 8-567] referenced signal 'seg_cs' should be on the sensitivity list [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:40]
INFO: [Synth 8-6157] synthesizing module 'freq_div' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:153]
	Parameter n bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_div' (5#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:115]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:109]
WARNING: [Synth 8-567] referenced signal 'leds' should be on the sensitivity list [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:109]
INFO: [Synth 8-6155] done synthesizing module 'val_to_seg_led' (6#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (7#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ifetc32' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/ifetc32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifetc32' (8#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/ifetc32.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_rom' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/program_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (9#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'program_rom' (10#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/program_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'control32' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control32' (11#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-6157] synthesizing module 'executs32' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-226] default block is never used [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/executs32.v:66]
WARNING: [Synth 8-567] referenced signal 'a_unsign' should be on the sensitivity list [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/executs32.v:65]
WARNING: [Synth 8-567] referenced signal 'b_unsign' should be on the sensitivity list [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/executs32.v:65]
INFO: [Synth 8-6155] done synthesizing module 'executs32' (12#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/executs32.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_or_io' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/mem_or_io.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_or_io' (13#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/mem_or_io.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode32' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/idecode32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idecode32' (14#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/idecode32.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmemory32' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (15#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmemory32' (16#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_bmpg_0' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_bmpg_0' (17#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/.Xil/Vivado-25604-AN-GUANGYAN/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (18#1) [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/cpu_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1190.719 ; gain = 84.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1190.719 ; gain = 84.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1190.719 ; gain = 84.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1190.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_clk'
Finished Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_clk'
Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'u_mem/u_ram_32x16384'
Finished Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'u_mem/u_ram_32x16384'
Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc] for cell 'u_upg'
Finished Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/uart_bmpg_0/uart_bmpg_0/uart_bmpg_0_in_context.xdc] for cell 'u_upg'
Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_rom/instmem'
Finished Parsing XDC File [d:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.gen/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_rom/instmem'
Parsing XDC File [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/constrs_1/new/constranit_with_upg.xdc]
WARNING: [Vivado 12-507] No nets matched 'start_pg_IBUF'. [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/constrs_1/new/constranit_with_upg.xdc:109]
Finished Parsing XDC File [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/constrs_1/new/constranit_with_upg.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/constrs_1/new/constranit_with_upg.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cpu_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/constrs_1/new/constranit_with_upg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1320.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mem/u_ram_32x16384. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_upg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_rom/instmem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_en_reg' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'seg_out_reg' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[7]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[6]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[5]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[4]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[3]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[2]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[1]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nums_reg[0]' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/val_to_seg_led.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'write_register_reg' [D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.srcs/sources_1/new/idecode32.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+-------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                | Depth x Width | Implemented As | 
+---------------+-------------------------------------------+---------------+----------------+
|num_to_seg_led | seg_led                                   | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[7].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[6].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[5].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[4].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[3].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[2].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[1].num_to_seg_inst/seg_led | 32x8          | LUT            | 
|cpu_top        | u_seg_led/gfor[0].num_to_seg_inst/seg_led | 32x8          | LUT            | 
+---------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1320.762 ; gain = 214.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1367.688 ; gain = 260.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |ram           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |cpuclk    |     1|
|2     |prgrom    |     1|
|3     |ram       |     1|
|4     |uart_bmpg |     1|
|5     |BUFG      |     5|
|6     |CARRY4    |    89|
|7     |LUT1      |     7|
|8     |LUT2      |   204|
|9     |LUT3      |   226|
|10    |LUT4      |   216|
|11    |LUT5      |   431|
|12    |LUT6      |  1256|
|13    |MUXF7     |   316|
|14    |MUXF8     |    84|
|15    |FDCE      |   102|
|16    |FDPE      |    30|
|17    |FDRE      |  1056|
|18    |LD        |     5|
|19    |LDC       |    62|
|20    |LDP       |    23|
|21    |IBUF      |    28|
|22    |OBUF      |    41|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1381.504 ; gain = 274.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1381.504 ; gain = 144.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1381.504 ; gain = 274.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1389.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1391.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 62 instances
  LDP => LDPE: 8 instances
  LDP => LDPE (inverted pins: G): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1391.562 ; gain = 284.855
INFO: [Common 17-1381] The checkpoint 'D:/Study/ComputerScience/ComputerOrganization/vivado/cs202_project/CPU.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 24 09:29:30 2021...
