var searchData=
[
  ['dac_20aliased_20defines_20maintained_20for_20legacy_20purpose_0',['HAL DAC Aliased Defines maintained for legacy purpose',['../group___h_a_l___d_a_c___aliased___defines.html',1,'']]],
  ['dac_20aliased_20macros_20maintained_20for_20legacy_20purpose_1',['HAL DAC Aliased Macros maintained for legacy purpose',['../group___h_a_l___d_a_c___aliased___macros.html',1,'']]],
  ['data_20address_2',['Option Byte Data Address',['../group___f_l_a_s_h_ex___o_b___data___address.html',1,'']]],
  ['data_20size_3',['data size',['../group___d_m_a___memory__data__size.html',1,'DMA Memory data size'],['../group___d_m_a___peripheral__data__size.html',1,'DMA Peripheral data size']]],
  ['data_20transfer_20direction_4',['DMA Data transfer direction',['../group___d_m_a___data__transfer__direction.html',1,'']]],
  ['data_20watchpoint_20and_20trace_20dwt_5',['Data Watchpoint and Trace (DWT)',['../group___c_m_s_i_s___d_w_t.html',1,'']]],
  ['dbgmcu_20aliased_20macros_20maintained_20for_20legacy_20purpose_6',['HAL DBGMCU Aliased Macros maintained for legacy purpose',['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'']]],
  ['dcache_20aliased_20functions_20maintained_20for_20legacy_20purpose_7',['HAL DCACHE Aliased Functions maintained for legacy purpose',['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'']]],
  ['dcmi_20aliased_20defines_20maintained_20for_20legacy_20purpose_8',['HAL DCMI Aliased Defines maintained for legacy purpose',['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'']]],
  ['de_20initialization_20functions_9',['de initialization functions',['../group___i2_c___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___p_w_r___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___u_a_r_t___exported___functions___group1.html',1,'Initialization and de-initialization functions']]],
  ['debug_20mode_10',['Freeze Unfreeze Peripherals in Debug mode',['../group___d_b_g_m_c_u___freeze___unfreeze.html',1,'']]],
  ['debug_20registers_20coredebug_11',['Core Debug Registers (CoreDebug)',['../group___c_m_s_i_s___core_debug.html',1,'']]],
  ['define_12',['define',['../group___g_p_i_o__mode__define.html',1,'GPIO mode define'],['../group___g_p_i_o__pins__define.html',1,'GPIO pins define'],['../group___g_p_i_o__pull__define.html',1,'GPIO pull define'],['../group___g_p_i_o__speed__define.html',1,'GPIO speed define']]],
  ['define_20maintained_20for_20legacy_13',['Alias define maintained for legacy',['../group___r_c_c___alias___for___legacy.html',1,'']]],
  ['define_20registers_14',['Define Registers',['../group___v_l53_l0_x___define_registers__group.html',1,'']]],
  ['defines_15',['Defines',['../group___c_m_s_i_s__glob__defs.html',1,'CMSIS Global Defines'],['../group___v_l53_l0_x__define___general_macro__group.html',1,'General Macro Defines'],['../group___v_l53_l0_x__define___vcsel_period__group.html',1,'Vcsel Period Defines'],['../group___v_l53_l0_x___dev_spec_defines__group.html',1,'VL53L0X cut1.1 Device Specific Defines'],['../group___v_l53_l0_x__globaldefine__group.html',1,'VL53L0X Defines']]],
  ['defines_20and_20type_20definitions_16',['Defines and Type Definitions',['../group___c_m_s_i_s__core__register.html',1,'']]],
  ['defines_20device_20modes_17',['Defines Device modes',['../group___v_l53_l0_x__define___device_modes__group.html',1,'']]],
  ['defines_20histogram_20modes_18',['Defines Histogram modes',['../group___v_l53_l0_x__define___histogram_modes__group.html',1,'']]],
  ['defines_20maintained_20for_20compatibility_20purpose_19',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['defines_20maintained_20for_20legacy_20purpose_20',['Defines maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['defines_20the_20current_20status_20of_20the_20device_21',['Defines the current status of the device',['../group___v_l53_l0_x__define___state__group.html',1,'']]],
  ['defines_20the_20polarity_22',['Defines the Polarity',['../group___v_l53_l0_x__define___interrupt_polarity__group.html',1,'Defines the Polarity'],['../group___v_l53_l0_x__define___sequence_step_id__group.html',1,'Defines the Polarity']]],
  ['defines_20the_20steps_23',['Defines the steps',['../group___v_l53_l0_x__define___scheduler_sequence__group.html',1,'']]],
  ['definition_24',['definition',['../group__porting__type.html',1,'Basic type definition'],['../group___f_l_a_s_h___flag__definition.html',1,'Flag definition'],['../group___h_a_l__mode__structure__definition.html',1,'HAL mode structure definition'],['../group___h_a_l__state__structure__definition.html',1,'HAL state structure definition'],['../group___i2_c___configuration___structure__definition.html',1,'I2C Configuration Structure definition'],['../group___i2_c___error___code__definition.html',1,'I2C Error Code definition'],['../group___i2_c___flag__definition.html',1,'I2C Flag definition'],['../group___i2_c__handle___structure__definition.html',1,'I2C handle Structure definition'],['../group___i2_c___interrupt__configuration__definition.html',1,'I2C Interrupt configuration definition'],['../group___i2_c___xfer_direction__definition.html',1,'I2C XferDirection definition'],['../group___i2_c___xfer_options__definition.html',1,'I2C XferOptions definition'],['../group___f_l_a_s_h___interrupt__definition.html',1,'Interrupt definition']]],
  ['definition_25',['Definition',['../group___t_i_m___flag__definition.html',1,'TIM Flag Definition'],['../group___t_i_m___interrupt__definition.html',1,'TIM interrupt Definition'],['../group___v_l53_l0_x__cut11__group.html',1,'VL53L0X cut1.1 Function Definition']]],
  ['definitions_26',['Definitions',['../group___c_m_s_i_s__core__base.html',1,'Core Definitions'],['../group___c_m_s_i_s__core__register.html',1,'Defines and Type Definitions']]],
  ['definitions_27',['definitions',['../group___d_m_a__flag__definitions.html',1,'DMA flag definitions'],['../group___d_m_a__interrupt__enable__definitions.html',1,'DMA interrupt enable definitions']]],
  ['definitions_28',['UART Interrupt Definitions',['../group___u_a_r_t___interrupt__definition.html',1,'']]],
  ['delay_29',['DELAY',['../group___u_t_i_l_s___l_l___e_f___d_e_l_a_y.html',1,'']]],
  ['density_20and_20medium_20density_20product_20devices_30',['DMA Low density and Medium density product devices',['../group___d_m_a___low__density___medium__density___product__devices.html',1,'']]],
  ['detection_20length_31',['UART LIN Break Detection Length',['../group___u_a_r_t___l_i_n___break___detection___length.html',1,'']]],
  ['detection_20level_32',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['device_33',['Defines the current status of the device',['../group___v_l53_l0_x__define___state__group.html',1,'']]],
  ['device_20electronic_20signature_34',['DEVICE ELECTRONIC SIGNATURE',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html',1,'']]],
  ['device_20error_35',['Device Error',['../group___v_l53_l0_x___device_error__group.html',1,'']]],
  ['device_20modes_36',['Defines Device modes',['../group___v_l53_l0_x__define___device_modes__group.html',1,'']]],
  ['device_20specific_20defines_37',['VL53L0X cut1.1 Device Specific Defines',['../group___v_l53_l0_x___dev_spec_defines__group.html',1,'']]],
  ['device_5fincluded_38',['Device_Included',['../group___device___included.html',1,'']]],
  ['devices_39',['DMA Low density and Medium density product devices',['../group___d_m_a___low__density___medium__density___product__devices.html',1,'']]],
  ['direction_40',['DMA Data transfer direction',['../group___d_m_a___data__transfer__direction.html',1,'']]],
  ['disable_41',['Disable',['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'APB1 Clock Enable Disable'],['../group___r_c_c_ex___a_p_b1___clock___enable___disable.html',1,'APB1 Clock Enable Disable'],['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'APB2 Clock Enable Disable'],['../group___r_c_c_ex___a_p_b2___clock___enable___disable.html',1,'APB2 Clock Enable Disable'],['../group___r_c_c___peripheral___clock___enable___disable.html',1,'Peripheral Clock Enable Disable'],['../group___r_c_c_ex___peripheral___clock___enable___disable.html',1,'Peripheral Clock Enable Disable']]],
  ['disable_20status_42',['Disable Status',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html',1,'AHB Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status']]],
  ['division_43',['TIM Clock Division',['../group___t_i_m___clock_division.html',1,'']]],
  ['dma_44',['DMA',['../group___d_m_a.html',1,'']]],
  ['dma_20aliased_20defines_20maintained_20for_20legacy_20purpose_45',['HAL DMA Aliased Defines maintained for legacy purpose',['../group___h_a_l___d_m_a___aliased___defines.html',1,'']]],
  ['dma_20base_20address_46',['TIM DMA Base Address',['../group___t_i_m___d_m_a___base__address.html',1,'']]],
  ['dma_20burst_20length_47',['TIM DMA Burst Length',['../group___t_i_m___d_m_a___burst___length.html',1,'']]],
  ['dma_20data_20transfer_20direction_48',['DMA Data transfer direction',['../group___d_m_a___data__transfer__direction.html',1,'']]],
  ['dma_20error_20code_49',['DMA Error Code',['../group___d_m_a___error___code.html',1,'']]],
  ['dma_20exported_20constants_50',['DMA Exported Constants',['../group___d_m_a___exported___constants.html',1,'']]],
  ['dma_20exported_20macros_51',['DMA Exported Macros',['../group___d_m_a___exported___macros.html',1,'']]],
  ['dma_20exported_20types_52',['DMA Exported Types',['../group___d_m_a___exported___types.html',1,'']]],
  ['dma_20extended_20exported_20macros_53',['DMA Extended Exported Macros',['../group___d_m_a_ex___exported___macros.html',1,'']]],
  ['dma_20flag_20definitions_54',['DMA flag definitions',['../group___d_m_a__flag__definitions.html',1,'']]],
  ['dma_20handle_20index_55',['TIM DMA Handle Index',['../group___d_m_a___handle__index.html',1,'']]],
  ['dma_20interrupt_20enable_20definitions_56',['DMA interrupt enable definitions',['../group___d_m_a__interrupt__enable__definitions.html',1,'']]],
  ['dma_20low_20density_20and_20medium_20density_20product_20devices_57',['DMA Low density and Medium density product devices',['../group___d_m_a___low__density___medium__density___product__devices.html',1,'']]],
  ['dma_20memory_20data_20size_58',['DMA Memory data size',['../group___d_m_a___memory__data__size.html',1,'']]],
  ['dma_20memory_20incremented_20mode_59',['DMA Memory incremented mode',['../group___d_m_a___memory__incremented__mode.html',1,'']]],
  ['dma_20mode_60',['DMA mode',['../group___d_m_a__mode.html',1,'']]],
  ['dma_20peripheral_20data_20size_61',['DMA Peripheral data size',['../group___d_m_a___peripheral__data__size.html',1,'']]],
  ['dma_20peripheral_20incremented_20mode_62',['DMA Peripheral incremented mode',['../group___d_m_a___peripheral__incremented__mode.html',1,'']]],
  ['dma_20priority_20level_63',['DMA Priority level',['../group___d_m_a___priority__level.html',1,'']]],
  ['dma_20private_20macros_64',['DMA Private Macros',['../group___d_m_a___private___macros.html',1,'']]],
  ['dma_20request_20selection_65',['CCx DMA request selection',['../group___t_i_m___c_c___d_m_a___request.html',1,'']]],
  ['dma_20sources_66',['TIM DMA Sources',['../group___t_i_m___d_m_a__sources.html',1,'']]],
  ['dma_5fexported_5ffunctions_67',['DMA_Exported_Functions',['../group___d_m_a___exported___functions.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup1_68',['DMA_Exported_Functions_Group1',['../group___d_m_a___exported___functions___group1.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup2_69',['DMA_Exported_Functions_Group2',['../group___d_m_a___exported___functions___group2.html',1,'']]],
  ['dma_5fexported_5ffunctions_5fgroup3_70',['DMA_Exported_Functions_Group3',['../group___d_m_a___exported___functions___group3.html',1,'']]],
  ['dmaex_71',['DMAEx',['../group___d_m_a_ex.html',1,'']]],
  ['dual_20addressing_20mode_72',['I2C dual addressing mode',['../group___i2_c__dual__addressing__mode.html',1,'']]],
  ['duty_20cycle_20in_20fast_20mode_73',['I2C duty cycle in fast mode',['../group___i2_c__duty__cycle__in__fast__mode.html',1,'']]],
  ['dwt_74',['Data Watchpoint and Trace (DWT)',['../group___c_m_s_i_s___d_w_t.html',1,'']]]
];
