/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [5:0] _06_;
  wire [7:0] _07_;
  wire [12:0] _08_;
  wire [5:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [26:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [20:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [6:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~((in_data[0] | celloutsig_0_15z[9]) & celloutsig_0_3z);
  assign celloutsig_0_43z = ~((_01_ | celloutsig_0_13z) & celloutsig_0_17z[7]);
  assign celloutsig_0_47z = ~((celloutsig_0_35z | celloutsig_0_28z[1]) & celloutsig_0_35z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_0z[0]) & in_data[10]);
  assign celloutsig_0_72z = ~((celloutsig_0_21z | celloutsig_0_64z) & celloutsig_0_59z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_1_3z = ~((_02_ | in_data[140]) & in_data[116]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | _03_) & celloutsig_1_2z);
  assign celloutsig_1_5z = ~((_04_ | in_data[145]) & celloutsig_1_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_0z[0] | celloutsig_1_2z) & celloutsig_1_3z);
  assign celloutsig_0_1z = ~((in_data[92] | in_data[14]) & celloutsig_0_0z[3]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[5] | celloutsig_0_12z[0]) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z[1] | celloutsig_0_9z[5]) & celloutsig_0_13z);
  assign celloutsig_0_20z = ~((celloutsig_0_15z[4] | celloutsig_0_19z) & celloutsig_0_11z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_19z | celloutsig_0_3z) & celloutsig_0_16z);
  reg [5:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 6'h00;
    else _24_ <= { celloutsig_0_11z[6:4], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_21z };
  assign { _06_[5:4], _01_, _06_[2:0] } = _24_;
  reg [7:0] _25_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 8'h00;
    else _25_ <= in_data[55:48];
  assign { _07_[7], _05_, _07_[5:3], _00_, _07_[1:0] } = _25_;
  reg [3:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_54z[3:2], celloutsig_0_26z, celloutsig_0_74z };
  assign out_data[3:0] = _26_;
  reg [12:0] _27_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 13'h0000;
    else _27_ <= in_data[183:171];
  assign { _08_[12], _03_, _04_, _08_[9:7], _02_, _08_[5:0] } = _27_;
  assign celloutsig_0_37z = { celloutsig_0_9z[6:2], celloutsig_0_7z } % { 1'h1, celloutsig_0_17z[7:3] };
  assign celloutsig_0_39z = { celloutsig_0_0z, celloutsig_0_28z } % { 1'h1, celloutsig_0_28z[14:9], celloutsig_0_15z };
  assign celloutsig_0_59z = { celloutsig_0_55z[1:0], celloutsig_0_21z } % { 1'h1, celloutsig_0_39z[6:5] };
  assign celloutsig_0_76z = { _05_, _07_[5:3], celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_20z } % { 1'h1, celloutsig_0_52z[17], celloutsig_0_1z, celloutsig_0_45z };
  assign celloutsig_1_0z = in_data[162:152] % { 1'h1, in_data[115:106] };
  assign celloutsig_1_6z = { in_data[187:185], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, _03_, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_0z[10:6] % { 1'h1, in_data[183:182], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[113:111] % { 1'h1, celloutsig_1_7z[2:1] };
  assign celloutsig_1_19z = { celloutsig_1_16z[7:2], celloutsig_1_5z } % { 1'h1, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_0z[4], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[18], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _05_, _07_[5], celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, celloutsig_0_9z[3:1] };
  assign celloutsig_0_15z = { _05_, _07_[5], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, _07_[7], _05_, _07_[5:3], _00_, _07_[1:0], celloutsig_0_8z, celloutsig_0_7z } % { 1'h1, _07_[3], _00_, _07_[1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, in_data[0] };
  assign celloutsig_0_17z = { _05_, _07_[5:3], _00_, _07_[1:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z } % { 1'h1, celloutsig_0_15z[4:3], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_9z[8:1] % { 1'h1, celloutsig_0_17z[9:3] };
  assign celloutsig_0_25z = { celloutsig_0_6z, _07_[7], _05_, _07_[5:3], _00_, _07_[1:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_15z[4], celloutsig_0_18z };
  assign celloutsig_0_31z = { celloutsig_0_11z[6:2], celloutsig_0_23z, celloutsig_0_6z } != { celloutsig_0_25z[2], celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_15z[6], celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_23z } != { celloutsig_0_25z[3:0], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_5z = { _07_[3], _00_, _07_[1] } != { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_74z = { celloutsig_0_72z, celloutsig_0_8z, celloutsig_0_48z } != { _05_, _07_[5:3], _00_, _07_[1], celloutsig_0_20z };
  assign celloutsig_0_19z = celloutsig_0_15z[16:6] != { in_data[53:49], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_17z[11:6] != celloutsig_0_18z[7:2];
  assign celloutsig_0_29z = { celloutsig_0_24z[4:1], celloutsig_0_27z } != celloutsig_0_17z[6:2];
  assign celloutsig_0_3z = celloutsig_0_1z & in_data[67];
  assign celloutsig_0_48z = _07_[5] & celloutsig_0_37z[0];
  assign celloutsig_0_64z = celloutsig_0_25z[0] & celloutsig_0_47z;
  assign celloutsig_1_2z = in_data[188] & _08_[12];
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_12z[0];
  assign celloutsig_0_16z = celloutsig_0_5z & celloutsig_0_1z;
  assign celloutsig_0_2z = celloutsig_0_1z & in_data[9];
  assign celloutsig_0_26z = celloutsig_0_13z & celloutsig_0_23z;
  assign celloutsig_0_27z = celloutsig_0_5z & celloutsig_0_15z[7];
  assign celloutsig_0_0z = in_data[60:55] >>> in_data[76:71];
  assign celloutsig_0_45z = celloutsig_0_0z[4:1] >>> celloutsig_0_28z[6:3];
  assign celloutsig_0_52z = { celloutsig_0_39z[26:8], celloutsig_0_14z, celloutsig_0_33z } >>> { celloutsig_0_17z[7], celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_54z = { celloutsig_0_28z[2:0], celloutsig_0_5z, celloutsig_0_2z } >>> celloutsig_0_24z;
  assign celloutsig_0_55z = celloutsig_0_45z[3:1] >>> { in_data[85], celloutsig_0_35z, celloutsig_0_19z };
  assign celloutsig_1_8z = celloutsig_1_6z[2:0] >>> in_data[151:149];
  assign celloutsig_1_10z = { _08_[4:1], celloutsig_1_4z, celloutsig_1_4z } >>> { celloutsig_1_8z[1:0], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z } >>> { celloutsig_1_0z[9:4], celloutsig_1_7z };
  assign celloutsig_0_8z = in_data[80:76] >>> celloutsig_0_0z[5:1];
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z } >>> { celloutsig_1_0z[9:7], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_16z = celloutsig_1_11z[8:1] >>> celloutsig_1_15z[7:0];
  assign celloutsig_0_9z = { in_data[85], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z } >>> { in_data[52:43], celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[51:45] >>> { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_14z } >>> celloutsig_0_15z[12:8];
  assign celloutsig_0_28z = { in_data[17:9], celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_23z } >>> { celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_16z };
  assign _06_[3] = _01_;
  assign { _07_[6], _07_[2] } = { _05_, _00_ };
  assign { _08_[11:10], _08_[6] } = { _03_, _04_, _02_ };
  assign { out_data[128], out_data[102:96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
