// Seed: 4124715458
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd76
) (
    input  tri1  _id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    output wand  id_4
);
  module_0 modCall_1 ();
  parameter id_6 = 1;
  id_7 :
  assert property (@(posedge id_1) (id_6[id_0]) !== -1'h0)
  else $signed(44);
  ;
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3
);
  parameter id_5 = -1;
  wire id_6;
  ;
  module_0 modCall_1 ();
endmodule
