set(LLVM_NO_RTTI 1)

add_llvm_target(VerilogBackend
  abstractHWOpcode.cpp
  designScorer.cpp
  globalVarsRegistry.cpp
  instPriority.cpp
  intrinsics.cpp
  listScheduler.cpp
  VBackend.cpp
  RTLWriter.cpp
  TestbenchWriter.cpp
  )
  
 target_link_libraries (LLVMVerilogBackend LLVMConstr LLVMPreSyn LLVMVerilogBackendInfo)

add_subdirectory(TargetInfo)
