#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 25 22:00:27 2018
# Process ID: 19204
# Current directory: C:/devspace/school/Micronaut/jw_display_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15924 C:\devspace\school\Micronaut\jw_display_code\zedboard.xpr
# Log file: C:/devspace/school/Micronaut/jw_display_code/vivado.log
# Journal file: C:/devspace/school/Micronaut/jw_display_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/devspace/school/Micronaut/jw_display_code/zedboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 912.379 ; gain = 175.039
update_compile_order -fileset sources_1
add_files -norecurse {C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/frameMem.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/MemTest_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top display_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
ERROR: [VRFC 10-529] concurrent assignment to a non-net red is not permitted [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:140]
ERROR: [VRFC 10-529] concurrent assignment to a non-net green is not permitted [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:141]
ERROR: [VRFC 10-529] concurrent assignment to a non-net blue is not permitted [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:142]
ERROR: [VRFC 10-2787] module display ignored due to previous errors [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 934.738 ; gain = 5.906
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 25 22:27:14 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 25 22:28:31 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 25 22:41:12 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:71]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/display_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 22:42:08 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 960.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_test_behav -key {Behavioral:sim_1:Functional:display_test} -tclbatch {display_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source display_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 977.176 ; gain = 16.848
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.453 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:71]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 977.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 977.453 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 25 23:52:45 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.602 ; gain = 643.855
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:71]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.516 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:71]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_test_behav -key {Behavioral:sim_1:Functional:display_test} -tclbatch {display_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source display_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1698.688 ; gain = 1.172
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 26 00:12:22 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 26 01:15:20 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Thu Apr 26 01:15:20 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 01:19:08 2018...
