/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        fields_t.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_88650_A0)
soc_field_info_t soc_T64r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T127r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T255r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T511r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T1023r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T1518r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T2047r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T4095r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T9216r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T16383r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T1023_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T1023_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T1023_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T1023_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T1023_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T1023_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T1023_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T1023_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T1023_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T1023_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T127_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T127_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T127_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T127_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T127_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T127_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T127_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T127_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T127_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T127_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T1518_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T1518_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T1518_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T1518_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T1518_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T1518_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T1518_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T1518_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T1518_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T1518_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T16383_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T16383_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T16383_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T16383_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T16383_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T16383_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T16383_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T16383_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T16383_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T16383_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T2047_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T2047_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T2047_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T2047_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T2047_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T2047_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T2047_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T2047_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T2047_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T2047_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T255_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T255_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T255_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T255_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T255_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T255_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T255_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T255_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T255_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T255_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T4095_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T4095_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T4095_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T4095_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T4095_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T4095_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T4095_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T4095_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T4095_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T4095_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T511_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T511_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T511_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T511_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T511_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T511_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T511_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T511_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T511_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T511_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T64_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T64_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T64_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T64_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T64_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T64_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T64_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T64_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T64_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T64_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_T9216_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_T9216_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_T9216_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_T9216_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_T9216_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T9216_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T9216_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_T9216_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_T9216_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_T9216_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE0_BANK_CONFIGr_fields[] = {
    { HASH_ZERO_OR_LSBf, 1, 20, 0 },
    { MAPPING_MODEf, 1, 21, 0 },
    { STAGE0_BANKSf, 5, 0, SOCF_LE },
    { STAGE1_BANKSf, 5, 5, SOCF_LE },
    { STAGE2_BANKSf, 5, 10, SOCF_LE },
    { STAGE3_BANKSf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAG_0r_fields[] = {
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAG_1r_fields[] = {
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TAG_0_BCM53400_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TAG_0_BCM56840_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TAG_0_BCM88375_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TAG_0_BCM88375_B0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAG_0_BCM88470_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAG_0_BCM88470_B0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TAG_0_BCM88675_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TAG_0_BCM88675_B0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TAG_0_BCM88680_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TAG_1_BCM53400_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TAG_1_BCM56840_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TAG_1_BCM88375_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TAG_1_BCM88375_B0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAG_1_BCM88470_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAG_1_BCM88470_B0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TAG_1_BCM88675_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TAG_1_BCM88675_B0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TAG_1_BCM88680_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_1B_ERR_CNT_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_1B_ERR_CNT_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_2B_ERR_CNT_BCM88270_A0r_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_2B_ERR_CNT_BCM88470_B0r_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_ERR_1B_INITIATEr_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_1B_ERRf, 1, 9, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_1B_ERRf, 1, 10, 0 },
    { FLOW_TABLE_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 8, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_1B_ERRf, 1, 8, 0 },
    { FLOW_TABLE_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_1B_ERRf, 1, 9, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_1B_ERRf, 1, 10, 0 },
    { FLOW_TABLE_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_1B_ERRf, 1, 8, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_1B_ERR_MASKf, 1, 9, 0 },
    { DESTINATION_TABLE_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { FLOW_TABLE_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_1B_ERR_MASKf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_ECC_1B_ERR_MASKf, 1, 8, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { DESTINATION_TABLE_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_1B_ERR_MASKf, 1, 8, 0 },
    { FLOW_TABLE_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { STACK_FEC_RESOLVE_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { STACK_TRUNK_RESOLVE_ECC_1B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_1B_ERR_MASKf, 1, 9, 0 },
    { DESTINATION_TABLE_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { FLOW_TABLE_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_1B_ERR_MASKf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_ECC_1B_ERR_MASKf, 1, 8, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_ERR_2B_INITIATEr_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { FLOW_TABLE_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 8, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_2B_ERRf, 1, 8, 0 },
    { FLOW_TABLE_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields[] = {
    { BITMAP_MAPPING_TABLE_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { DESTINATION_TABLE_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { FLOW_AGR_MAP_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { FLOW_TABLE_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { LAG_MAPPING_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { MCDB_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { SMOOTH_DIVISION_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_INITIATE_ECC_2B_ERRf, 1, 8, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { DESTINATION_TABLE_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_2B_ERR_MASKf, 1, 10, 0 },
    { FLOW_TABLE_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_ECC_2B_ERR_MASKf, 1, 8, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { DESTINATION_TABLE_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_2B_ERR_MASKf, 1, 8, 0 },
    { FLOW_TABLE_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { STACK_FEC_RESOLVE_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { STACK_TRUNK_RESOLVE_ECC_2B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields[] = {
    { BITMAP_MAPPING_TABLE_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { DESTINATION_TABLE_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { FLOW_AGR_MAP_ECC_2B_ERR_MASKf, 1, 10, 0 },
    { FLOW_TABLE_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { LAG_MAPPING_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { LAG_NEXT_MEMBER_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { LAG_TO_LAG_RANGE_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { MCDB_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { SMOOTH_DIVISION_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { STACK_FEC_RESOLVE_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { STACK_TRUNK_RESOLVE_ECC_2B_ERR_MASKf, 1, 8, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTERr_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_EGRESS_MCDB_REQUESTS_CTRr_fields[] = {
    { EGRESS_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88270_A0r_fields[] = {
    { EGRESS_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88470_B0r_fields[] = {
    { EGRESS_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ERROR_INITIATION_DATA_BCM88270_A0r_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ERROR_INITIATION_DATA_BCM88470_B0r_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_ERR_REPLICATION_REGISTERr_fields[] = {
    { ERR_MAX_REPLICATION_MCIDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ERR_REPLICATION_EMPTY_MCIDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_ERR_REPLICATION_REGISTER_BCM88270_A0r_fields[] = {
    { ERR_MAX_REPLICATION_MCIDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ERR_REPLICATION_EMPTY_MCIDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_ERR_REPLICATION_REGISTER_BCM88470_B0r_fields[] = {
    { ERR_MAX_REPLICATION_MCIDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ERR_REPLICATION_EMPTY_MCIDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_FABRIC_MC_BASE_QUEUEr_fields[] = {
    { FABRIC_MC_BASE_QUEUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_FABRIC_MC_BASE_QUEUE_BCM88270_A0r_fields[] = {
    { FABRIC_MC_BASE_QUEUEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_FABRIC_MC_BASE_QUEUE_BCM88470_B0r_fields[] = {
    { FABRIC_MC_BASE_QUEUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_FLOW_AGR_SETTINGSr_fields[] = {
    { FLOW_AGR_ID_BASEf, 17, 0, SOCF_LE },
    { FLOW_AGR_ID_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_FLOW_AGR_SETTINGS_BCM88270_A0r_fields[] = {
    { FLOW_AGR_ID_BASEf, 17, 0, SOCF_LE },
    { FLOW_AGR_ID_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_FLOW_AGR_SETTINGS_BCM88470_B0r_fields[] = {
    { FLOW_AGR_ID_BASEf, 17, 0, SOCF_LE },
    { FLOW_AGR_ID_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_FLOW_BASE_QUEUEr_fields[] = {
    { FLOW_BASE_QUEUE_0f, 15, 0, SOCF_LE },
    { FLOW_BASE_QUEUE_1f, 15, 15, SOCF_LE },
    { FLOW_BASE_QUEUE_2f, 15, 30, SOCF_LE },
    { FLOW_BASE_QUEUE_3f, 15, 45, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_FLOW_BASE_QUEUE_BCM88270_A0r_fields[] = {
    { FLOW_BASE_QUEUE_0f, 14, 0, SOCF_LE },
    { FLOW_BASE_QUEUE_1f, 14, 14, SOCF_LE },
    { FLOW_BASE_QUEUE_2f, 14, 28, SOCF_LE },
    { FLOW_BASE_QUEUE_3f, 14, 42, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_FLOW_BASE_QUEUE_BCM88470_B0r_fields[] = {
    { FLOW_BASE_QUEUE_0f, 15, 0, SOCF_LE },
    { FLOW_BASE_QUEUE_1f, 15, 15, SOCF_LE },
    { FLOW_BASE_QUEUE_2f, 15, 30, SOCF_LE },
    { FLOW_BASE_QUEUE_3f, 15, 45, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_GLOBAL_GENERAL_CFG_3r_fields[] = {
    { ILB_BUFFER_SIZEf, 3, 9, SOCF_LE },
    { LAG_MODEf, 3, 6, SOCF_LE },
    { PACKET_CRC_ENf, 1, 0, 0 },
    { TOD_MODEf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_GLOBAL_GENERAL_CFG_3_BCM88270_A0r_fields[] = {
    { ILB_BUFFER_MODEf, 1, 13, 0 },
    { ILB_BUFFER_SIZEf, 4, 9, SOCF_LE },
    { LAG_MODEf, 3, 6, SOCF_LE },
    { PACKET_CRC_ENf, 1, 0, 0 },
    { TOD_MODEf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_GLOBAL_GENERAL_CFG_3_BCM88470_B0r_fields[] = {
    { ILB_BUFFER_SIZEf, 3, 9, SOCF_LE },
    { LAG_MODEf, 3, 6, SOCF_LE },
    { PACKET_CRC_ENf, 1, 0, 0 },
    { TOD_MODEf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_GLOBAL_MEM_OPTIONSr_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_GLOBAL_PP_7r_fields[] = {
    { CONSISTENT_HASHING_ENABLEf, 1, 3, 0 },
    { DISABLE_PPf, 1, 0, 0 },
    { SA_LOOKUP_TYPEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_GLOBAL_PP_7_BCM88270_A0r_fields[] = {
    { CONSISTENT_HASHING_ENABLEf, 1, 3, 0 },
    { DISABLE_PPf, 1, 0, 0 },
    { SA_LOOKUP_TYPEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_GLOBAL_PP_7_BCM88470_B0r_fields[] = {
    { CONSISTENT_HASHING_ENABLEf, 1, 3, 0 },
    { DISABLE_PPf, 1, 0, 0 },
    { SA_LOOKUP_TYPEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_GTIMER_CONFIGURATION_BCM88270_A0r_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_GTIMER_CONFIGURATION_BCM88470_B0r_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMANDr_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_ADDRESSr_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_DATA_INCREMENTr_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 80, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 80, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 80, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WIDE_MEMr_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INDIRECT_FORCE_BUBBLEr_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTRr_fields[] = {
    { INGRESS_MCH_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88270_A0r_fields[] = {
    { INGRESS_MCH_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88470_B0r_fields[] = {
    { INGRESS_MCH_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTRr_fields[] = {
    { INGRESS_MCL_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88270_A0r_fields[] = {
    { INGRESS_MCL_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88470_B0r_fields[] = {
    { INGRESS_MCL_MCDB_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERR_FLOW_ID_IS_OVER_32K_MASKf, 1, 3, 0 },
    { ERR_MAX_REPLICATION_MASKf, 1, 1, 0 },
    { ERR_QUEUE_IS_OVER_32K_MASKf, 1, 4, 0 },
    { ERR_REPLICATION_EMPTY_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERR_FLOW_ID_IS_OVER_16K_MASKf, 1, 3, 0 },
    { ERR_MAX_REPLICATION_MASKf, 1, 1, 0 },
    { ERR_QUEUE_IS_OVER_16K_MASKf, 1, 4, 0 },
    { ERR_REPLICATION_EMPTY_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERR_FLOW_ID_IS_OVER_32K_MASKf, 1, 3, 0 },
    { ERR_MAX_REPLICATION_MASKf, 1, 1, 0 },
    { ERR_QUEUE_IS_OVER_32K_MASKf, 1, 4, 0 },
    { ERR_REPLICATION_EMPTY_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTERr_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERR_FLOW_ID_IS_OVER_32Kf, 1, 3, SOCF_SIG|SOCF_INTR },
    { ERR_MAX_REPLICATIONf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ERR_QUEUE_IS_OVER_32Kf, 1, 4, SOCF_SIG|SOCF_INTR },
    { ERR_REPLICATION_EMPTYf, 1, 2, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTER_BCM88270_A0r_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERR_FLOW_ID_IS_OVER_16Kf, 1, 3, SOCF_SIG|SOCF_INTR },
    { ERR_MAX_REPLICATIONf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ERR_QUEUE_IS_OVER_16Kf, 1, 4, SOCF_SIG|SOCF_INTR },
    { ERR_REPLICATION_EMPTYf, 1, 2, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTER_BCM88470_B0r_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERR_FLOW_ID_IS_OVER_32Kf, 1, 3, SOCF_SIG|SOCF_INTR },
    { ERR_MAX_REPLICATIONf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ERR_QUEUE_IS_OVER_32Kf, 1, 4, SOCF_SIG|SOCF_INTR },
    { ERR_REPLICATION_EMPTYf, 1, 2, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INVALID_CUDr_fields[] = {
    { INVALID_CUDf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INVALID_CUD_BCM88270_A0r_fields[] = {
    { INVALID_CUDf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INVALID_CUD_BCM88470_B0r_fields[] = {
    { INVALID_CUDf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_INVALID_DESTINATION_QUEUEr_fields[] = {
    { INVALID_DESTINATION_QUEUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_INVALID_DESTINATION_QUEUE_BCM88270_A0r_fields[] = {
    { INVALID_DESTINATION_QUEUEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_INVALID_DESTINATION_QUEUE_BCM88470_B0r_fields[] = {
    { INVALID_DESTINATION_QUEUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_IRE_DEST_REQUESTS_CTRr_fields[] = {
    { IRE_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_IRE_DEST_REQUESTS_CTR_BCM88270_A0r_fields[] = {
    { IRE_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_IRE_DEST_REQUESTS_CTR_BCM88470_B0r_fields[] = {
    { IRE_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MAX_REPLICATIONSr_fields[] = {
    { MAX_REPLICATIONSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MAX_REPLICATIONS_BCM88270_A0r_fields[] = {
    { MAX_REPLICATIONSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MAX_REPLICATIONS_BCM88470_B0r_fields[] = {
    { MAX_REPLICATIONSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCH_FWD_RX_REP_CTRr_fields[] = {
    { MCH_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCH_FWD_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCH_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCH_FWD_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCH_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCH_LAST_REP_CMD_RXr_fields[] = {
    { MCH_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCH_LAST_REP_CMD_RX_BCM88270_A0r_fields[] = {
    { MCH_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCH_LAST_REP_CMD_RX_BCM88470_B0r_fields[] = {
    { MCH_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCH_MIRROR_RX_REP_CTRr_fields[] = {
    { MCH_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCH_MIRROR_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCH_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCH_MIRROR_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCH_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCH_SNOOP_RX_REP_CTRr_fields[] = {
    { MCH_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCH_SNOOP_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCH_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCH_SNOOP_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCH_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCL_FWD_RX_REP_CTRr_fields[] = {
    { MCL_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCL_FWD_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCL_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCL_FWD_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCL_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCL_LAST_REP_CMD_RXr_fields[] = {
    { MCL_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCL_LAST_REP_CMD_RX_BCM88270_A0r_fields[] = {
    { MCL_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCL_LAST_REP_CMD_RX_BCM88470_B0r_fields[] = {
    { MCL_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCL_MIRROR_RX_REP_CTRr_fields[] = {
    { MCL_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCL_MIRROR_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCL_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCL_MIRROR_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCL_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCL_SNOOP_RX_REP_CTRr_fields[] = {
    { MCL_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCL_SNOOP_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { MCL_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCL_SNOOP_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { MCL_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_OUTLIF_SELECTIONr_fields[] = {
    { OUTLIF_FWD_FABRIC_MC_SOURCEf, 3, 15, SOCF_LE },
    { OUTLIF_FWD_INGRESS_MC_SOURCEf, 3, 12, SOCF_LE },
    { OUTLIF_FWD_UNICAST_SOURCEf, 3, 18, SOCF_LE },
    { OUTLIF_MIRROR_FABRIC_MC_SOURCEf, 3, 6, SOCF_LE },
    { OUTLIF_MIRROR_UNICAST_SOURCEf, 3, 9, SOCF_LE },
    { OUTLIF_SNOOP_FABRIC_MC_SOURCEf, 3, 0, SOCF_LE },
    { OUTLIF_SNOOP_UNICAST_SOURCEf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_OUTLIF_SELECTION_BCM88270_A0r_fields[] = {
    { OUTLIF_FWD_FABRIC_MC_SOURCEf, 3, 15, SOCF_LE },
    { OUTLIF_FWD_INGRESS_MC_SOURCEf, 3, 12, SOCF_LE },
    { OUTLIF_FWD_UNICAST_SOURCEf, 3, 18, SOCF_LE },
    { OUTLIF_MIRROR_FABRIC_MC_SOURCEf, 3, 6, SOCF_LE },
    { OUTLIF_MIRROR_UNICAST_SOURCEf, 3, 9, SOCF_LE },
    { OUTLIF_SNOOP_FABRIC_MC_SOURCEf, 3, 0, SOCF_LE },
    { OUTLIF_SNOOP_UNICAST_SOURCEf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_OUTLIF_SELECTION_BCM88470_B0r_fields[] = {
    { OUTLIF_FWD_FABRIC_MC_SOURCEf, 3, 15, SOCF_LE },
    { OUTLIF_FWD_INGRESS_MC_SOURCEf, 3, 12, SOCF_LE },
    { OUTLIF_FWD_UNICAST_SOURCEf, 3, 18, SOCF_LE },
    { OUTLIF_MIRROR_FABRIC_MC_SOURCEf, 3, 6, SOCF_LE },
    { OUTLIF_MIRROR_UNICAST_SOURCEf, 3, 9, SOCF_LE },
    { OUTLIF_SNOOP_FABRIC_MC_SOURCEf, 3, 0, SOCF_LE },
    { OUTLIF_SNOOP_UNICAST_SOURCEf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_REPLICATOION_ENGINES_CONFIGURATIONr_fields[] = {
    { MCR_MC_HP_ENG_DISABLEf, 4, 0, SOCF_LE },
    { MCR_MC_LP_ENG_DISABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88270_A0r_fields[] = {
    { MCR_MC_HP_ENG_DISABLEf, 4, 0, SOCF_LE },
    { MCR_MC_LP_ENG_DISABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88470_B0r_fields[] = {
    { MCR_MC_HP_ENG_DISABLEf, 4, 0, SOCF_LE },
    { MCR_MC_LP_ENG_DISABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_MIRROR_ADDRr_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_MTCDr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_MTCD_BCM88270_A0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_MTCD_BCM88470_B0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_MTCPr_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_MTCP_BCM88270_A0r_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_MTCP_BCM88470_B0r_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_1r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_2r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_3r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_0_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_SPARE_0_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_1_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_SPARE_1_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_2_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_SPARE_2_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_RESERVED_SPARE_3_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_RESERVED_SPARE_3_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SBUS_BROADCAST_ID_BCM88270_A0r_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SBUS_BROADCAST_ID_BCM88470_B0r_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_SIZEr_fields[] = {
    { MIRROR_SIZEf, 16, 16, SOCF_LE },
    { SNOOP_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_SIZE_BCM88270_A0r_fields[] = {
    { MIRROR_SIZEf, 16, 16, SOCF_LE },
    { SNOOP_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_SIZE_BCM88470_B0r_fields[] = {
    { MIRROR_SIZEf, 16, 16, SOCF_LE },
    { SNOOP_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_STATIC_CONFIGURATIONr_fields[] = {
    { ALWAYS_GEN_FWD_COPYf, 1, 3, 0 },
    { LAG_LB_KEY_SMOOTH_DIVISION_USE_MSBf, 1, 2, 0 },
    { LAG_LB_KEY_STACK_RESOLVE_USE_MSBf, 1, 1, 0 },
    { USE_STACK_RESOLVEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_STATIC_CONFIGURATION_BCM88270_A0r_fields[] = {
    { ALWAYS_GEN_FWD_COPYf, 1, 3, 0 },
    { LAG_LB_KEY_SMOOTH_DIVISION_USE_MSBf, 1, 2, 0 },
    { LAG_LB_KEY_STACK_RESOLVE_USE_MSBf, 1, 1, 0 },
    { USE_STACK_RESOLVEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_STATIC_CONFIGURATION_BCM88470_B0r_fields[] = {
    { ALWAYS_GEN_FWD_COPYf, 1, 3, 0 },
    { LAG_LB_KEY_SMOOTH_DIVISION_USE_MSBf, 1, 2, 0 },
    { LAG_LB_KEY_STACK_RESOLVE_USE_MSBf, 1, 1, 0 },
    { USE_STACK_RESOLVEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_TAR_DEST_REQUESTS_CTRr_fields[] = {
    { TAR_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_TAR_DEST_REQUESTS_CTR_BCM88270_A0r_fields[] = {
    { TAR_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_TAR_DEST_REQUESTS_CTR_BCM88470_B0r_fields[] = {
    { TAR_DEST_REQUESTS_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_UC_FWD_RX_REP_CTRr_fields[] = {
    { UC_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_UC_FWD_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { UC_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_UC_FWD_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { UC_FWD_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_UC_LAST_REP_CMD_RXr_fields[] = {
    { UC_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_UC_LAST_REP_CMD_RX_BCM88270_A0r_fields[] = {
    { UC_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_UC_LAST_REP_CMD_RX_BCM88470_B0r_fields[] = {
    { UC_LAST_REP_CMD_RXf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_UC_MIRROR_RX_REP_CTRr_fields[] = {
    { UC_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_UC_MIRROR_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { UC_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_UC_MIRROR_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { UC_MIRROR_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_UC_SNOOP_RX_REP_CTRr_fields[] = {
    { UC_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_UC_SNOOP_RX_REP_CTR_BCM88270_A0r_fields[] = {
    { UC_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_UC_SNOOP_RX_REP_CTR_BCM88470_B0r_fields[] = {
    { UC_SNOOP_RX_REP_CTRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_ASYNC_FIFO_OVERFLOW_0r_fields[] = {
    { TAS_ASYNC_FIFO_OVERFLOWf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_ASYNC_FIFO_OVERFLOW_2r_fields[] = {
    { TAS_ASYNC_FIFO_OVERFLOWf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_CONFIG_0r_fields[] = {
    { BEGIN_REQUESTf, 1, 2, 0 },
    { CONFIG_CHANGEf, 1, 3, 0 },
    { GATE_ENABLEDf, 1, 0, 0 },
    { PTP_ACTIVEf, 1, 1, 0 },
    { TAS_FIFO_RSTf, 1, 4, 0 }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_CONFIG_1r_fields[] = {
    { ACTIVE_SETf, 1, 0, SOCF_RO },
    { CONFIG_FSM_STATEf, 3, 7, SOCF_LE|SOCF_RO },
    { CONFIG_PENDINGf, 1, 1, SOCF_RO },
    { CYCLE_FSM_STATEf, 3, 4, SOCF_LE|SOCF_RO },
    { LE_FSM_STATEf, 2, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_CONFIG_2r_fields[] = {
    { ERR_GATE_STATEf, 8, 8, SOCF_LE },
    { INIT_GATE_STATEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_CTL_TBL_PTR_ERR_0r_fields[] = {
    { TAS_CTL_TBL_PTR_ERRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_CTL_TBL_PTR_ERR_2r_fields[] = {
    { TAS_CTL_TBL_PTR_ERRf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_GATE_PURGE_ENABLEr_fields[] = {
    { TAS_GATE_PURGE_ENABLEf, 1, 0, 0 },
    { TAS_OVERRUN_CNT_CLRf, 1, 1, SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_PARITY_ERR_VLD_0r_fields[] = {
    { TAS_PARITY_ERR_VLDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_PARITY_ERR_VLD_2r_fields[] = {
    { TAS_PARITY_ERR_VLDf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_TBL_SWITCH_DONE_0r_fields[] = {
    { TAS_TBL_SWITCH_DONEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_TBL_SWITCH_DONE_2r_fields[] = {
    { TAS_TBL_SWITCH_DONEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_TBL_SWITCH_DONE_CLR_0r_fields[] = {
    { CLRf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TAS_TBL_SWITCH_DONE_CLR_2r_fields[] = {
    { CLRf, 2, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TBCAr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TBCA_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TBCA_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TBCA_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TBCA_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TBCA_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TBCA_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TBCA_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TBCA_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TBCA_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TBCA_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TBYTr_fields[] = {
    { COUNTf, 48, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TBYT_BCM88270_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TBYT_BCM88375_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TBYT_BCM88375_B0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TBYT_BCM88470_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TBYT_BCM88470_B0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TBYT_BCM88650_B0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TBYT_BCM88660_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TBYT_BCM88675_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TBYT_BCM88675_B0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TBYT_BCM88680_A0r_fields[] = {
    { COUNTf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_ERR_1B_INITIATEr_fields[] = {
    { TCAM_ACTION_0_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { TCAM_ACTION_10_INITIATE_ECC_1B_ERRf, 1, 10, 0 },
    { TCAM_ACTION_11_INITIATE_ECC_1B_ERRf, 1, 11, 0 },
    { TCAM_ACTION_12_INITIATE_ECC_1B_ERRf, 1, 12, 0 },
    { TCAM_ACTION_13_INITIATE_ECC_1B_ERRf, 1, 13, 0 },
    { TCAM_ACTION_14_INITIATE_ECC_1B_ERRf, 1, 14, 0 },
    { TCAM_ACTION_15_INITIATE_ECC_1B_ERRf, 1, 15, 0 },
    { TCAM_ACTION_16_INITIATE_ECC_1B_ERRf, 1, 16, 0 },
    { TCAM_ACTION_17_INITIATE_ECC_1B_ERRf, 1, 17, 0 },
    { TCAM_ACTION_18_INITIATE_ECC_1B_ERRf, 1, 18, 0 },
    { TCAM_ACTION_19_INITIATE_ECC_1B_ERRf, 1, 19, 0 },
    { TCAM_ACTION_1_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { TCAM_ACTION_20_INITIATE_ECC_1B_ERRf, 1, 20, 0 },
    { TCAM_ACTION_21_INITIATE_ECC_1B_ERRf, 1, 21, 0 },
    { TCAM_ACTION_22_INITIATE_ECC_1B_ERRf, 1, 22, 0 },
    { TCAM_ACTION_23_INITIATE_ECC_1B_ERRf, 1, 23, 0 },
    { TCAM_ACTION_2_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { TCAM_ACTION_3_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { TCAM_ACTION_4_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { TCAM_ACTION_5_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { TCAM_ACTION_6_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { TCAM_ACTION_7_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { TCAM_ACTION_8_INITIATE_ECC_1B_ERRf, 1, 8, 0 },
    { TCAM_ACTION_9_INITIATE_ECC_1B_ERRf, 1, 9, 0 },
    { TCAM_ACTION_SMALL_24_INITIATE_ECC_1B_ERRf, 1, 24, 0 },
    { TCAM_ACTION_SMALL_25_INITIATE_ECC_1B_ERRf, 1, 25, 0 },
    { TCAM_ACTION_SMALL_26_INITIATE_ECC_1B_ERRf, 1, 26, 0 },
    { TCAM_ACTION_SMALL_27_INITIATE_ECC_1B_ERRf, 1, 27, 0 },
    { TCAM_ACTION_SMALL_28_INITIATE_ECC_1B_ERRf, 1, 28, 0 },
    { TCAM_ACTION_SMALL_29_INITIATE_ECC_1B_ERRf, 1, 29, 0 },
    { TCAM_ACTION_SMALL_30_INITIATE_ECC_1B_ERRf, 1, 30, 0 },
    { TCAM_ACTION_SMALL_31_INITIATE_ECC_1B_ERRf, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { TCAM_ACTION_0_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { TCAM_ACTION_10_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { TCAM_ACTION_11_ECC_1B_ERR_MASKf, 1, 11, 0 },
    { TCAM_ACTION_12_ECC_1B_ERR_MASKf, 1, 12, 0 },
    { TCAM_ACTION_13_ECC_1B_ERR_MASKf, 1, 13, 0 },
    { TCAM_ACTION_14_ECC_1B_ERR_MASKf, 1, 14, 0 },
    { TCAM_ACTION_15_ECC_1B_ERR_MASKf, 1, 15, 0 },
    { TCAM_ACTION_16_ECC_1B_ERR_MASKf, 1, 16, 0 },
    { TCAM_ACTION_17_ECC_1B_ERR_MASKf, 1, 17, 0 },
    { TCAM_ACTION_18_ECC_1B_ERR_MASKf, 1, 18, 0 },
    { TCAM_ACTION_19_ECC_1B_ERR_MASKf, 1, 19, 0 },
    { TCAM_ACTION_1_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { TCAM_ACTION_20_ECC_1B_ERR_MASKf, 1, 20, 0 },
    { TCAM_ACTION_21_ECC_1B_ERR_MASKf, 1, 21, 0 },
    { TCAM_ACTION_22_ECC_1B_ERR_MASKf, 1, 22, 0 },
    { TCAM_ACTION_23_ECC_1B_ERR_MASKf, 1, 23, 0 },
    { TCAM_ACTION_2_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { TCAM_ACTION_3_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { TCAM_ACTION_4_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { TCAM_ACTION_5_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { TCAM_ACTION_6_ECC_1B_ERR_MASKf, 1, 6, 0 },
    { TCAM_ACTION_7_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { TCAM_ACTION_8_ECC_1B_ERR_MASKf, 1, 8, 0 },
    { TCAM_ACTION_9_ECC_1B_ERR_MASKf, 1, 9, 0 },
    { TCAM_ACTION_SMALL_24_ECC_1B_ERR_MASKf, 1, 24, 0 },
    { TCAM_ACTION_SMALL_25_ECC_1B_ERR_MASKf, 1, 25, 0 },
    { TCAM_ACTION_SMALL_26_ECC_1B_ERR_MASKf, 1, 26, 0 },
    { TCAM_ACTION_SMALL_27_ECC_1B_ERR_MASKf, 1, 27, 0 },
    { TCAM_ACTION_SMALL_28_ECC_1B_ERR_MASKf, 1, 28, 0 },
    { TCAM_ACTION_SMALL_29_ECC_1B_ERR_MASKf, 1, 29, 0 },
    { TCAM_ACTION_SMALL_30_ECC_1B_ERR_MASKf, 1, 30, 0 },
    { TCAM_ACTION_SMALL_31_ECC_1B_ERR_MASKf, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_ERR_2B_INITIATEr_fields[] = {
    { TCAM_ACTION_0_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { TCAM_ACTION_10_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { TCAM_ACTION_11_INITIATE_ECC_2B_ERRf, 1, 11, 0 },
    { TCAM_ACTION_12_INITIATE_ECC_2B_ERRf, 1, 12, 0 },
    { TCAM_ACTION_13_INITIATE_ECC_2B_ERRf, 1, 13, 0 },
    { TCAM_ACTION_14_INITIATE_ECC_2B_ERRf, 1, 14, 0 },
    { TCAM_ACTION_15_INITIATE_ECC_2B_ERRf, 1, 15, 0 },
    { TCAM_ACTION_16_INITIATE_ECC_2B_ERRf, 1, 16, 0 },
    { TCAM_ACTION_17_INITIATE_ECC_2B_ERRf, 1, 17, 0 },
    { TCAM_ACTION_18_INITIATE_ECC_2B_ERRf, 1, 18, 0 },
    { TCAM_ACTION_19_INITIATE_ECC_2B_ERRf, 1, 19, 0 },
    { TCAM_ACTION_1_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { TCAM_ACTION_20_INITIATE_ECC_2B_ERRf, 1, 20, 0 },
    { TCAM_ACTION_21_INITIATE_ECC_2B_ERRf, 1, 21, 0 },
    { TCAM_ACTION_22_INITIATE_ECC_2B_ERRf, 1, 22, 0 },
    { TCAM_ACTION_23_INITIATE_ECC_2B_ERRf, 1, 23, 0 },
    { TCAM_ACTION_2_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { TCAM_ACTION_3_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { TCAM_ACTION_4_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { TCAM_ACTION_5_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { TCAM_ACTION_6_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { TCAM_ACTION_7_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { TCAM_ACTION_8_INITIATE_ECC_2B_ERRf, 1, 8, 0 },
    { TCAM_ACTION_9_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { TCAM_ACTION_SMALL_24_INITIATE_ECC_2B_ERRf, 1, 24, 0 },
    { TCAM_ACTION_SMALL_25_INITIATE_ECC_2B_ERRf, 1, 25, 0 },
    { TCAM_ACTION_SMALL_26_INITIATE_ECC_2B_ERRf, 1, 26, 0 },
    { TCAM_ACTION_SMALL_27_INITIATE_ECC_2B_ERRf, 1, 27, 0 },
    { TCAM_ACTION_SMALL_28_INITIATE_ECC_2B_ERRf, 1, 28, 0 },
    { TCAM_ACTION_SMALL_29_INITIATE_ECC_2B_ERRf, 1, 29, 0 },
    { TCAM_ACTION_SMALL_30_INITIATE_ECC_2B_ERRf, 1, 30, 0 },
    { TCAM_ACTION_SMALL_31_INITIATE_ECC_2B_ERRf, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { TCAM_ACTION_0_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { TCAM_ACTION_10_ECC_2B_ERR_MASKf, 1, 10, 0 },
    { TCAM_ACTION_11_ECC_2B_ERR_MASKf, 1, 11, 0 },
    { TCAM_ACTION_12_ECC_2B_ERR_MASKf, 1, 12, 0 },
    { TCAM_ACTION_13_ECC_2B_ERR_MASKf, 1, 13, 0 },
    { TCAM_ACTION_14_ECC_2B_ERR_MASKf, 1, 14, 0 },
    { TCAM_ACTION_15_ECC_2B_ERR_MASKf, 1, 15, 0 },
    { TCAM_ACTION_16_ECC_2B_ERR_MASKf, 1, 16, 0 },
    { TCAM_ACTION_17_ECC_2B_ERR_MASKf, 1, 17, 0 },
    { TCAM_ACTION_18_ECC_2B_ERR_MASKf, 1, 18, 0 },
    { TCAM_ACTION_19_ECC_2B_ERR_MASKf, 1, 19, 0 },
    { TCAM_ACTION_1_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { TCAM_ACTION_20_ECC_2B_ERR_MASKf, 1, 20, 0 },
    { TCAM_ACTION_21_ECC_2B_ERR_MASKf, 1, 21, 0 },
    { TCAM_ACTION_22_ECC_2B_ERR_MASKf, 1, 22, 0 },
    { TCAM_ACTION_23_ECC_2B_ERR_MASKf, 1, 23, 0 },
    { TCAM_ACTION_2_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { TCAM_ACTION_3_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { TCAM_ACTION_4_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { TCAM_ACTION_5_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { TCAM_ACTION_6_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { TCAM_ACTION_7_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { TCAM_ACTION_8_ECC_2B_ERR_MASKf, 1, 8, 0 },
    { TCAM_ACTION_9_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { TCAM_ACTION_SMALL_24_ECC_2B_ERR_MASKf, 1, 24, 0 },
    { TCAM_ACTION_SMALL_25_ECC_2B_ERR_MASKf, 1, 25, 0 },
    { TCAM_ACTION_SMALL_26_ECC_2B_ERR_MASKf, 1, 26, 0 },
    { TCAM_ACTION_SMALL_27_ECC_2B_ERR_MASKf, 1, 27, 0 },
    { TCAM_ACTION_SMALL_28_ECC_2B_ERR_MASKf, 1, 28, 0 },
    { TCAM_ACTION_SMALL_29_ECC_2B_ERR_MASKf, 1, 29, 0 },
    { TCAM_ACTION_SMALL_30_ECC_2B_ERR_MASKf, 1, 30, 0 },
    { TCAM_ACTION_SMALL_31_ECC_2B_ERR_MASKf, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_INTERRUPT_REGISTERr_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_GLOBAL_MEM_OPTIONSr_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_ENABLEf, 1, 0, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 1, 0 },
    { GTIMER_TRIGGERf, 1, 2, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_GTIMER_CYCLEr_fields[] = {
    { GTIMER_CYCLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMANDr_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMAND_ADDRESSr_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMAND_DATA_INCREMENTr_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 334, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMAND_WIDE_MEMr_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 334, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_FORCE_BUBBLEr_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INDIRECT_WR_MASKr_fields[] = {
    { INDIRECT_WR_MASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { TCAM_PROTECTION_ERROR_1_BIT_ECC_MASKf, 1, 1, 0 },
    { TCAM_PROTECTION_ERROR_2_BIT_ECC_MASKf, 1, 2, 0 },
    { TCAM_QUERY_FAILURE_VALID_MASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INTERRUPT_REGISTERr_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TCAM_PROTECTION_ERROR_1_BIT_ECCf, 1, 1, SOCF_SIG|SOCF_INTR },
    { TCAM_PROTECTION_ERROR_2_BIT_ECCf, 1, 2, SOCF_SIG|SOCF_INTR },
    { TCAM_QUERY_FAILURE_VALIDf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_0r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_1r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_2r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_3r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_0_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_0_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_1_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_1_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_2_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_2_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_3_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_PCMI_3_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_REG_0207r_fields[] = {
    { FIELD_0_3f, 4, 0, SOCF_LE },
    { FIELD_38_45f, 8, 38, SOCF_LE },
    { FIELD_46_53f, 8, 46, SOCF_LE },
    { FIELD_4_5f, 2, 4, SOCF_LE },
    { FIELD_54_54f, 1, 54, 0 },
    { FIELD_55_55f, 1, 55, 0 },
    { FIELD_56_71f, 16, 56, SOCF_LE },
    { FIELD_6_37f, 32, 6, SOCF_LE },
    { FIELD_72_72f, 1, 72, 0 },
    { FIELD_73_73f, 1, 73, 0 },
    { FIELD_74_89f, 16, 74, SOCF_LE },
    { FIELD_90_92f, 3, 90, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_REG_0211r_fields[] = {
    { ITEM_0_11f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_REG_020Ar_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_32_44f, 13, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_45_45f, 1, 45, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_REG_020Cr_fields[] = {
    { FIELD_0_3f, 4, 0, SOCF_LE },
    { FIELD_38_45f, 8, 38, SOCF_LE },
    { FIELD_46_53f, 8, 46, SOCF_LE },
    { FIELD_4_5f, 2, 4, SOCF_LE },
    { FIELD_54_54f, 1, 54, 0 },
    { FIELD_55_55f, 1, 55, 0 },
    { FIELD_56_71f, 16, 56, SOCF_LE },
    { FIELD_6_37f, 32, 6, SOCF_LE },
    { FIELD_72_72f, 1, 72, 0 },
    { FIELD_73_73f, 1, 73, 0 },
    { FIELD_74_89f, 16, 74, SOCF_LE },
    { FIELD_90_92f, 3, 90, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_REG_020Fr_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_32_41f, 10, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_42_42f, 1, 42, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_MIRROR_ADDRr_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_MTCDr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_MTCPr_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_SPARE_0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_SPARE_1r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_SPARE_2r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_RESERVED_SPARE_3r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACCESS_COUNTERr_fields[] = {
    { TCAM_ACCESS_COUNTERf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_ACCESS_COUNTER_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACCESS_COUNTER_SELECTORr_fields[] = {
    { TCAM_CFG_ACCESS_COUNTER_IFf, 5, 0, SOCF_LE },
    { TCAM_CFG_ACCESS_COUNTER_PROFILEf, 7, 21, SOCF_LE },
    { TCAM_CFG_ACCESS_COUNTER_TCAMf, 16, 5, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_BANK_BLOCK_OWNERr_fields[] = {
    { TCAM_BANK_BLOCK_OWNERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ECC_FIX_ENr_fields[] = {
    { TCAM_ECC_FIX_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_INTERFACE_ACCESS_BITMAPr_fields[] = {
    { TCAM_INTERFACE_ACCESS_BITMAPf, 18, 0, SOCF_LE|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_MANAGER_0r_fields[] = {
    { TCAM_MANAGER_TRIGGERf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_MANAGER_1r_fields[] = {
    { TCAM_MANAGER_BANK_DSTf, 4, 37, SOCF_LE },
    { TCAM_MANAGER_BANK_SRCf, 4, 33, SOCF_LE },
    { TCAM_MANAGER_DSTf, 11, 11, SOCF_LE },
    { TCAM_MANAGER_INVALIDATEf, 1, 42, 0 },
    { TCAM_MANAGER_MOVE_COUPLEf, 1, 41, 0 },
    { TCAM_MANAGER_RANGEf, 11, 22, SOCF_LE },
    { TCAM_MANAGER_SRCf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_MATCH_BITMAPr_fields[] = {
    { TCAM_MATCH_BITMAPf, 16, 0, SOCF_LE|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_PROTECTION_ERRORr_fields[] = {
    { TCAM_PROTECTION_ERROR_TCAM_BANKf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_PROTECTION_ERROR_TCAM_ENTRY_ADDf, 12, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_PROTECTION_MACHINE_CONFIGURATIONr_fields[] = {
    { TCAM_PROTECTION_BANK_BITMAPf, 16, 32, SOCF_LE },
    { TCAM_PROTECTION_SWEEP_INTERVALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_PROTECTION_TRIGGERr_fields[] = {
    { TCAM_PROTECTION_TRIGGERf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_QUERY_FAILUREr_fields[] = {
    { TCAM_QUERY_FAILURE_EGQ_APP_DB_0f, 6, 100, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_EGQ_APP_DB_1f, 6, 106, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_FLP_APP_DB_0f, 6, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_FLP_APP_DB_1f, 6, 70, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_OAM_APP_DB_0f, 6, 76, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_OAM_APP_DB_1f, 6, 82, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_0f, 6, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_1f, 6, 10, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_2f, 6, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_3f, 6, 22, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_4f, 6, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_5f, 6, 34, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_6f, 6, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFA_APP_DB_7f, 6, 46, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFB_APP_DB_0f, 6, 52, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_PMFB_APP_DB_1f, 6, 58, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_REASONf, 3, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_VTT_APP_DB_0f, 6, 88, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_FAILURE_VTT_APP_DB_1f, 6, 94, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TCAM_QUERY_VALID_FAILUREf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_RESET_BLOCK_BITMAPr_fields[] = {
    { TCAM_RESET_BLOCK_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_BUFFER_READYr_fields[] = {
    { BUFFER_READYf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_BUFFER_STATUSr_fields[] = {
    { EVENT_BUFFER_SIZEf, 11, 11, SOCF_LE|SOCF_RO },
    { TCB_BUFFER_ADDRESS_0_USEDf, 1, 22, SOCF_RO },
    { TCB_BUFFER_END_PTRf, 10, 1, SOCF_LE|SOCF_RO },
    { TCB_BUFFER_WRAP_AROUND_FLAGf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_CONFIGr_fields[] = {
    { POST_TRIGGER_SAMPLE_RATEf, 4, 46, SOCF_LE },
    { PRE_TRIGGER_SAMPLE_RATEf, 4, 50, SOCF_LE },
    { REV_COUNTERf, 11, 5, SOCF_LE },
    { SCOPE_ENTITYf, 11, 35, SOCF_LE },
    { SCOPE_ENTITY_TYPEf, 3, 32, SOCF_LE },
    { TCB_ENABLEf, 1, 0, 0 },
    { TRACK_CFAP_DROPf, 1, 4, 0 },
    { TRACK_EADMN_DROPf, 1, 2, 0 },
    { TRACK_IADMN_DROPf, 1, 1, 0 },
    { TRACK_WRED_DROPf, 1, 3, 0 },
    { WD_TIMER_PRESETf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_CURRENT_PHASEr_fields[] = {
    { CURRENT_PHASEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_DISABLE_FROZEN_COUNT_DOWNr_fields[] = {
    { REV_COUNTERf, 1, 0, 0 },
    { WD_TIMER_PRESETf, 1, 1, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_EVENT_BUFFER_OVERFLOW_COUNTERr_fields[] = {
    { OVERFLOW_COUNTERf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_FREEZE_DELAYr_fields[] = {
    { DELAY_CYCLESf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_ILLEGAL_CPU_ACCESSr_fields[] = {
    { RDf, 1, 1, SOCF_RWBW },
    { WRf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_MEM_TMr_fields[] = {
    { TCB_EVENT_BUFFER_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { TCB_METADATA_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { TCB_SCRATCH_BUFFER_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { TCB_THRESHOLD_PROFILE_MAP_TMf, 5, 15, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_THRESHOLD_PROFILEr_fields[] = {
    { CAPTURE_END_THRESHOLDf, 16, 16, SOCF_LE },
    { CAPTURE_START_THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TCPUDP_PROTOCOLr_fields[] = {
    { TCP_PROTOCOL0f, 8, 16, SOCF_LE },
    { TCP_PROTOCOL1f, 8, 24, SOCF_LE },
    { UDP_PROTOCOL0f, 8, 0, SOCF_LE },
    { UDP_PROTOCOL1f, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TCPUDP_PROTOCOL_ENABLEr_fields[] = {
    { TCP_PROTOCOL0f, 1, 2, 0 },
    { TCP_PROTOCOL1f, 1, 3, 0 },
    { UDP_PROTOCOL0f, 1, 0, 0 },
    { UDP_PROTOCOL1f, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TDACTr_fields[] = {
    { BATM_PIf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TDBGC0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TDBGC0_BCM53400_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TDBGC0_BCM56450_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC0_BCM88732_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECTr_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56150_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56504_B0r_fields[] = {
    { BITMAPf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56624_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56800_A0r_fields[] = {
    { BITMAPf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM88732_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { THGIf, 1, 24, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TVLANf, 1, 12, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC10_SELECTr_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TVLANf, 1, 12, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC3_SELECTr_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TSTGDf, 1, 15, 0 },
    { TVLANf, 1, 12, 0 },
    { TVXLTMDf, 1, 14, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TDBGC_SELECT_2r_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TDBGC_SELECT_2_BCM56960_A0r_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TDFRr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TDFR_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TDFR_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TDFR_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TDFR_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TDFR_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TDFR_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TDFR_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TDFR_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TDFR_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TDFR_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDM_ENr_fields[] = {
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDM_SYNCr_fields[] = {
    { ENTRYf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ADDRESS_TRANSLATION_CONFIGr_fields[] = {
    { BANK_NUM_OF_BITSf, 5, 26, SOCF_LE },
    { BANK_START_BITf, 5, 31, SOCF_LE },
    { CHANNEL_NUM_OF_BITSf, 5, 36, SOCF_LE },
    { CHANNEL_START_BITf, 5, 41, SOCF_LE },
    { COLUMN_NUM_OF_BITSf, 5, 16, SOCF_LE },
    { COLUMN_START_BITf, 5, 21, SOCF_LE },
    { DATA_SOURCE_IDf, 1, 0, 0 },
    { MODULE_NUM_OF_BITSf, 5, 46, SOCF_LE },
    { MODULE_START_BITf, 5, 51, SOCF_LE },
    { NUM_OF_SCRAMBLED_BITSf, 5, 1, SOCF_LE },
    { ROW_NUM_OF_BITSf, 5, 6, SOCF_LE },
    { ROW_START_BITf, 5, 11, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_ERR_1B_INITIATEr_fields[] = {
    { DS_CHANNEL_ORDER_FIFO_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { DS_READ_REQ_RXI_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { DS_WRITE_DATA_RXI_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { DS_WRITE_REQ_RXI_INITIATE_ECC_1B_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { DS_CHANNEL_ORDER_FIFO_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { DS_READ_REQ_RXI_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { DS_WRITE_DATA_RXI_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { DS_WRITE_REQ_RXI_ECC_1B_ERR_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_ERR_2B_INITIATEr_fields[] = {
    { DS_CHANNEL_ORDER_FIFO_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { DS_READ_REQ_RXI_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { DS_WRITE_DATA_RXI_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { DS_WRITE_REQ_RXI_INITIATE_ECC_2B_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { DS_CHANNEL_ORDER_FIFO_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { DS_READ_REQ_RXI_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { DS_WRITE_DATA_RXI_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { DS_WRITE_REQ_RXI_ECC_2B_ERR_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_INTERRUPT_REGISTERr_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_GLOBAL_MEM_OPTIONSr_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_ENABLEf, 1, 0, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 1, 0 },
    { GTIMER_TRIGGERf, 1, 2, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_GTIMER_CYCLEr_fields[] = {
    { GTIMER_CYCLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_INTERRUPT_REGISTERr_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_0r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_1r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_2r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_3r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_0_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_0_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_1_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_1_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_2_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_2_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_3_Sr_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_RO|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_PCMI_3_Tr_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE },
    { FIELD_22_22f, 1, 22, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_MIRROR_ADDRr_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_MTCDr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_MTCPr_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_SPARE_0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_SPARE_1r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_SPARE_2r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_RESERVED_SPARE_3r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TDVLNr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TDVLN_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TDVLN_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TDVLN_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TDVLN_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TDVLN_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TDVLN_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TDVLN_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TDVLN_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TDVLN_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TDVLN_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TECMUX1r_fields[] = {
    { BATM_BRGSEL1f, 4, 8, SOCF_LE },
    { BATM_BRGSEL2f, 4, 0, SOCF_LE },
    { BATM_CRPORT1f, 4, 12, SOCF_LE },
    { BATM_CRPORT2f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TECMUX2r_fields[] = {
    { BATM_COMSELf, 2, 12, SOCF_LE },
    { BATM_CROEf, 1, 14, 0 },
    { BATM_CRSEL1f, 3, 9, SOCF_LE },
    { BATM_CRSEL2f, 3, 6, SOCF_LE },
    { BATM_EC1Df, 1, 5, 0 },
    { BATM_EC2Df, 1, 4, 0 },
    { BATM_RTESf, 1, 15, 0 },
    { BATM_SBRSEL1f, 2, 2, SOCF_LE },
    { BATM_SBRSEL2f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TEDFr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TEDF_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TEDF_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TEDF_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TEDF_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TEDF_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TEDF_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TEDF_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TEDF_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TEDF_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TEDF_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TEPCFG_CID_0r_fields[] = {
    { BATM_LPBf, 1, 6, 0 },
    { BATM_OCTf, 1, 3, 0 },
    { BATM_PEf, 1, 15, 0 },
    { BATM_PRTSf, 1, 9, 0 },
    { BATM_RCSf, 1, 2, 0 },
    { BATM_RSVDf, 5, 10, SOCF_LE|SOCF_RES },
    { BATM_SIGEf, 1, 7, 0 },
    { BATM_STRf, 1, 4, 0 },
    { BATM_T1D4f, 1, 8, 0 },
    { BATM_T1E1f, 1, 5, 0 },
    { BATM_TCSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TERRr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TERR_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TERR_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TERR_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TERR_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TERR_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TERR_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TERR_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TERR_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TERR_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TERR_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_TEST2r_fields[] = {
    { SPQCTf, 1, 0, 0 },
    { TPAUSEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TFCSr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TFCS_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TFCS_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TFCS_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TFCS_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TFCS_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TFCS_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TFCS_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TFCS_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TFCS_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TFCS_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TFRGr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TFRG_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TFRG_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TFRG_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TFRG_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TFRG_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TFRG_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TFRG_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TFRG_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TFRG_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TFRG_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIEMA_THDI_BYPASSr_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILEr_fields[] = {
    { BST_PG_HDRM_THRESHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILE_BCM56560_A0r_fields[] = {
    { BST_PG_HDRM_THRESHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILE_BCM56860_A0r_fields[] = {
    { BST_PG_HDRM_THRESHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields[] = {
    { BST_PG_HDRM_THRESHf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields[] = {
    { BST_PG_HDRM_THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILEr_fields[] = {
    { BST_PG_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILE_BCM56560_A0r_fields[] = {
    { BST_PG_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILE_BCM56860_A0r_fields[] = {
    { BST_PG_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields[] = {
    { BST_PG_SHARED_THRESHf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields[] = {
    { BST_PG_SHARED_THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PG_HDRMr_fields[] = {
    { BST_PG_HDRM_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLD_HDRMf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PG_SHAREDr_fields[] = {
    { BST_PG_SHARED_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLD_SHAREDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PORT_SHAREDr_fields[] = {
    { BST_PORT_SHARED_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_SPr_fields[] = {
    { BST_THRESHOLDf, 15, 0, SOCF_LE },
    { POOL_COUNT_THRESHf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_SHADOW_SPr_fields[] = {
    { BST_STATf, 15, 0, SOCF_LE },
    { PORT_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNTr_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56560_A0r_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56860_A0r_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56960_A0r_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56970_A0r_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILEr_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56560_A0r_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56860_A0r_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILEr_fields[] = {
    { BST_SP_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILE_BCM56560_A0r_fields[] = {
    { BST_SP_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILE_BCM56860_A0r_fields[] = {
    { BST_SP_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields[] = {
    { BST_SP_SHARED_THRESHf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields[] = {
    { BST_SP_SHARED_THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUSr_fields[] = {
    { INGRESS_TRIGGET_STAT_TYPEf, 4, 29, SOCF_LE },
    { PG_HDRM_TRIGGER_IDf, 9, 11, SOCF_LE },
    { PG_SHARED_TRIGGER_IDf, 9, 20, SOCF_LE },
    { PORT_PG_HDRM_BST_STAT_IDf, 9, 11, SOCF_LE },
    { PORT_PG_SHARED_BST_STAT_IDf, 9, 20, SOCF_LE },
    { PORT_SHARED_TRIGGER_IDf, 8, 3, SOCF_LE },
    { PORT_SP_BST_STAT_ID_f, 8, 3, SOCF_LE },
    { SP_BST_STAT_IDf, 3, 0, SOCF_LE },
    { SP_TRIGGER_IDf, 3, 0, SOCF_LE },
    { TRIGGER_TYPEf, 4, 29, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_32r_fields[] = {
    { PG_HDRM_TRIGGER_STATUSf, 9, 11, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUSf, 9, 20, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUSf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_PIPEXr_fields[] = {
    { PG_HDRM_TRIGGER_STATUS_PIPEXf, 10, 12, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUS_PIPEXf, 10, 22, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUS_PIPEXf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_PIPEX_BCM56560_A0r_fields[] = {
    { PG_HDRM_TRIGGER_STATUS_PIPEXf, 10, 12, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUS_PIPEXf, 10, 22, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUS_PIPEXf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_PIPEYr_fields[] = {
    { PG_HDRM_TRIGGER_STATUS_PIPEYf, 10, 12, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUS_PIPEYf, 10, 22, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUS_PIPEYf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields[] = {
    { PG_HDRM_TRIGGERf, 1, 2, 0 },
    { PG_SHARED_TRIGGERf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGERf, 1, 1, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_fields[] = {
    { PG_HDRM_TRIGGER_PIPEXf, 1, 2, 0 },
    { PG_SHARED_TRIGGER_PIPEXf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGER_PIPEXf, 1, 1, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEX_BCM56560_A0r_fields[] = {
    { PG_HDRM_TRIGGER_PIPEXf, 1, 2, 0 },
    { PG_SHARED_TRIGGER_PIPEXf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGER_PIPEXf, 1, 1, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr_fields[] = {
    { PG_HDRM_TRIGGER_PIPEYf, 1, 2, 0 },
    { PG_SHARED_TRIGGER_PIPEYf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGER_PIPEYf, 1, 1, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_fields[] = {
    { LIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56560_A0r_fields[] = {
    { LIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields[] = {
    { LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_THDI_BYPASSr_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BYPASS_BCM56640_A0r_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_BYPASS_BCM56850_A0r_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_BYPASS_BCM56960_A0r_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_CELL_RESET_LIMIT_OFFSET_SPr_fields[] = {
    { OFFSETf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56560_A0r_fields[] = {
    { OFFSETf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields[] = {
    { OFFSETf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPTr_fields[] = {
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEXf, 1, 4, 0 },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEYf, 1, 20, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEYf, 1, 16, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf, 1, 1, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEYf, 1, 17, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEYf, 1, 18, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf, 1, 3, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEYf, 1, 19, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEXf, 1, 7, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEYf, 1, 23, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf, 1, 5, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEYf, 1, 21, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf, 1, 6, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEYf, 1, 22, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPT_BCM56560_A0r_fields[] = {
    { THDI_EN_COR_ERR_RPT_RESERVEDf, 8, 8, SOCF_LE|SOCF_RES },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEXf, 1, 4, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf, 1, 1, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf, 1, 3, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEXf, 1, 7, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf, 1, 5, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf, 1, 6, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPT_BCM56860_A0r_fields[] = {
    { THDI_EN_COR_ERR_RPT_RESERVEDf, 8, 8, SOCF_LE|SOCF_RES },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEXf, 1, 4, 0 },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEYf, 1, 20, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEYf, 1, 16, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf, 1, 1, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEYf, 1, 17, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEYf, 1, 18, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf, 1, 3, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEYf, 1, 19, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEXf, 1, 7, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEYf, 1, 23, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf, 1, 5, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEYf, 1, 21, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf, 1, 6, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEYf, 1, 22, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPT_BCM56960_A0r_fields[] = {
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEf, 1, 4, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEf, 1, 1, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEf, 1, 3, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEf, 1, 7, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEf, 1, 5, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEf, 1, 6, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPT_BCM56970_A0r_fields[] = {
    { THDI_PTPG_BST_ERR_DET_EN_PIPEf, 1, 8, 0 },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEf, 1, 4, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEf, 1, 1, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEf, 1, 3, 0 },
    { THDI_PTSP_BST_ERR_DET_EN_PIPEf, 1, 9, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEf, 1, 7, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEf, 1, 5, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEf, 1, 6, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_FDR_EVENT_STATUSr_fields[] = {
    { SRC_PGf, 3, 1, SOCF_LE|SOCF_RO|SOCF_COR },
    { SRC_PORTf, 7, 4, SOCF_LE|SOCF_RO|SOCF_COR },
    { VALIDf, 1, 0, SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields[] = {
    { PG_BMPf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_COUNTr_fields[] = {
    { GLOBAL_HDRM_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_LIMITr_fields[] = {
    { GLOBAL_HDRM_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_RESERVEDr_fields[] = {
    { GLOBAL_HDRM_RESERVEDf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields[] = {
    { GLOBAL_HDRM_RESERVEDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_fields[] = {
    { GLOBAL_HDRM_RESERVEDf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_HDRM_POOL_CFGr_fields[] = {
    { PEAK_COUNT_UPDATE_EN_HPf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_HDRM_POOL_COUNT_HPr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_HDRM_POOL_PEAK_COUNT_HPr_fields[] = {
    { PEAK_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_HDRM_POOL_PEAK_COUNT_HP_BCM56970_A0r_fields[] = {
    { PEAK_BUFFER_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_HDRM_POOL_STATUSr_fields[] = {
    { HDRM_POOL_LIMIT_STATE_HPf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_HDRM_PORT_PG_HPIDr_fields[] = {
    { PG0_HPIDf, 2, 0, SOCF_LE },
    { PG1_HPIDf, 2, 2, SOCF_LE },
    { PG2_HPIDf, 2, 4, SOCF_LE },
    { PG3_HPIDf, 2, 6, SOCF_LE },
    { PG4_HPIDf, 2, 8, SOCF_LE },
    { PG5_HPIDf, 2, 10, SOCF_LE },
    { PG6_HPIDf, 2, 12, SOCF_LE },
    { PG7_HPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_INPUT_PORT_XON_ENABLESr_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 1, 17, 0 },
    { PORT_PAUSE_ENABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_INPUT_PORT_XON_ENABLES_BCM56560_A0r_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 1, 17, 0 },
    { PORT_PAUSE_ENABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_INPUT_PORT_XON_ENABLES_BCM56960_A0r_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 1, 17, SOCF_SC },
    { PORT_PAUSE_ENABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TMr_fields[] = {
    { PORT_PG_CFG_MEM_TMf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_fields[] = {
    { PORT_PG_CFG_MEM0_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { PORT_PG_CFG_MEM1_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { PORT_PG_CFG_MEM2_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56560_A0r_fields[] = {
    { PORT_PG_CFG_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56860_A0r_fields[] = {
    { PORT_PG_CFG_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TM_BCM56970_A0r_fields[] = {
    { PORT_PG_CFG_MEM_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_MEMORY_PTSP_CFG_MEM_TMr_fields[] = {
    { PORT_SP_CFG_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_fields[] = {
    { PORT_SP_CFG_MEM0_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { PORT_SP_CFG_MEM1_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { PORT_SP_CFG_MEM2_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0_BCM56860_A0r_fields[] = {
    { PORT_SP_CFG_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_MEMORY_PTSP_CFG_MEM_TM_BCM56970_A0r_fields[] = {
    { PORT_SP_CFG_MEM_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_MEMORY_TMr_fields[] = {
    { PORT_PG_BST_TMf, 1, 1, SOCF_RES },
    { PORT_PG_CNTR_RT1_TMf, 1, 7, SOCF_RES },
    { PORT_PG_CNTR_RT2_TMf, 1, 6, SOCF_RES },
    { PORT_PG_CNTR_SH1_TMf, 1, 5, SOCF_RES },
    { PORT_PG_CNTR_SH2_TMf, 1, 4, SOCF_RES },
    { PORT_SP_BST_TMf, 1, 0, SOCF_RES },
    { PORT_SP_CNTR_RT_TMf, 1, 3, SOCF_RES },
    { PORT_SP_CNTR_SH_TMf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_MEMORY_TM_0r_fields[] = {
    { PORT_PG_BST_TMf, 2, 1, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT1_TMf, 3, 14, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT2_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH1_TMf, 3, 9, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH2_TMf, 2, 7, SOCF_LE|SOCF_RES },
    { PORT_SP_BST_TMf, 1, 0, SOCF_RES },
    { PORT_SP_CNTR_RT_TMf, 2, 5, SOCF_LE|SOCF_RES },
    { PORT_SP_CNTR_SH_TMf, 2, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_MEMORY_TM_0_BCM56560_A0r_fields[] = {
    { PORT_PG_BST_TMf, 2, 1, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT1_TMf, 4, 17, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT2_TMf, 3, 14, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH1_TMf, 4, 10, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH2_TMf, 3, 7, SOCF_LE|SOCF_RES },
    { PORT_SP_BST_TMf, 1, 0, SOCF_RES },
    { PORT_SP_CNTR_RT_TMf, 2, 5, SOCF_LE|SOCF_RES },
    { PORT_SP_CNTR_SH_TMf, 2, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_MEM_INIT_STATUSr_fields[] = {
    { PIPEX_PTPG_BST_INIT_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CFG_INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT1_INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT2_INIT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH1_INIT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH2_INIT_DONEf, 1, 3, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_BST_INIT_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CFG_INIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_RT_INIT_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_SH_INIT_DONEf, 1, 6, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_BST_INIT_DONEf, 1, 18, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CFG_INIT_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_RT1_INIT_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_RT2_INIT_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_SH1_INIT_DONEf, 1, 12, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_SH2_INIT_DONEf, 1, 13, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_BST_INIT_DONEf, 1, 19, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CFG_INIT_DONEf, 1, 17, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CNTR_RT_INIT_DONEf, 1, 15, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CNTR_SH_INIT_DONEf, 1, 16, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_MEM_INIT_STATUS_BCM56560_A0r_fields[] = {
    { PIPEX_PTPG_BST_INIT_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CFG_INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT1_INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT2_INIT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH1_INIT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH2_INIT_DONEf, 1, 3, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_BST_INIT_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CFG_INIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_RT_INIT_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_SH_INIT_DONEf, 1, 6, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields[] = {
    { PTPG_BST_INIT_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { PTPG_CFG_INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { PTPG_CNTR_RT1_INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { PTPG_CNTR_RT2_INIT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PTPG_CNTR_SH1_INIT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { PTPG_CNTR_SH2_INIT_DONEf, 1, 3, SOCF_RO|SOCF_RES },
    { PTSP_BST_INIT_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { PTSP_CFG_INIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PTSP_CNTR_RT_INIT_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { PTSP_CNTR_SH_INIT_DONEf, 1, 6, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PG_FDR_MODE_ENABLEr_fields[] = {
    { PG0_FDR_ENABLEf, 1, 0, 0 },
    { PG1_FDR_ENABLEf, 1, 1, 0 },
    { PG2_FDR_ENABLEf, 1, 2, 0 },
    { PG3_FDR_ENABLEf, 1, 3, 0 },
    { PG4_FDR_ENABLEf, 1, 4, 0 },
    { PG5_FDR_ENABLEf, 1, 5, 0 },
    { PG6_FDR_ENABLEf, 1, 6, 0 },
    { PG7_FDR_ENABLEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PG_FDR_MODE_ENABLE_BCM56860_A0r_fields[] = {
    { PG0_FDR_ENABLEf, 1, 0, 0 },
    { PG1_FDR_ENABLEf, 1, 1, 0 },
    { PG2_FDR_ENABLEf, 1, 2, 0 },
    { PG3_FDR_ENABLEf, 1, 3, 0 },
    { PG4_FDR_ENABLEf, 1, 4, 0 },
    { PG5_FDR_ENABLEf, 1, 5, 0 },
    { PG6_FDR_ENABLEf, 1, 6, 0 },
    { PG7_FDR_ENABLEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_POOL_CONFIGr_fields[] = {
    { COLOR_AWAREf, 4, 0, SOCF_LE },
    { PUBLIC_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_POOL_CONFIG_BCM56960_A0r_fields[] = {
    { COLOR_AWAREf, 4, 0, SOCF_LE },
    { PUBLIC_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_POOL_DROP_STATEr_fields[] = {
    { POOL_0f, 3, 0, SOCF_LE|SOCF_RO },
    { POOL_1f, 3, 3, SOCF_LE|SOCF_RO },
    { POOL_2f, 3, 6, SOCF_LE|SOCF_RO },
    { POOL_3f, 3, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_POOL_DROP_STATE_BCM56960_A0r_fields[] = {
    { POOL_0f, 3, 0, SOCF_LE|SOCF_RO },
    { POOL_1f, 3, 3, SOCF_LE|SOCF_RO },
    { POOL_2f, 3, 6, SOCF_LE|SOCF_RO },
    { POOL_3f, 3, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_POOL_SHARED_COUNT_SPr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_POOL_SHARED_COUNT_SP_BCM56560_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_LIMIT_STATESr_fields[] = {
    { PG_LIMIT_STATEf, 8, 0, SOCF_LE|SOCF_RO },
    { SP_LIMIT_STATEf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields[] = {
    { PG_LIMIT_STATEf, 8, 0, SOCF_LE|SOCF_RO },
    { SP_LIMIT_STATEf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_MAX_PKT_SIZEr_fields[] = {
    { PORT_MAX_PKT_SIZEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_MAX_PKT_SIZE_BCM56960_A0r_fields[] = {
    { PORT_MAX_PKT_SIZEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PG_SPIDr_fields[] = {
    { PG0_SPIDf, 2, 0, SOCF_LE },
    { PG1_SPIDf, 2, 2, SOCF_LE },
    { PG2_SPIDf, 2, 4, SOCF_LE },
    { PG3_SPIDf, 2, 6, SOCF_LE },
    { PG4_SPIDf, 2, 8, SOCF_LE },
    { PG5_SPIDf, 2, 10, SOCF_LE },
    { PG6_SPIDf, 2, 12, SOCF_LE },
    { PG7_SPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PRI_GRP0r_fields[] = {
    { PRI0_GRPf, 3, 0, SOCF_LE },
    { PRI1_GRPf, 3, 3, SOCF_LE },
    { PRI2_GRPf, 3, 6, SOCF_LE },
    { PRI3_GRPf, 3, 9, SOCF_LE },
    { PRI4_GRPf, 3, 12, SOCF_LE },
    { PRI5_GRPf, 3, 15, SOCF_LE },
    { PRI6_GRPf, 3, 18, SOCF_LE },
    { PRI7_GRPf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PRI_GRP1r_fields[] = {
    { PRI10_GRPf, 3, 6, SOCF_LE },
    { PRI11_GRPf, 3, 9, SOCF_LE },
    { PRI12_GRPf, 3, 12, SOCF_LE },
    { PRI13_GRPf, 3, 15, SOCF_LE },
    { PRI14_GRPf, 3, 18, SOCF_LE },
    { PRI15_GRPf, 3, 21, SOCF_LE },
    { PRI8_GRPf, 3, 0, SOCF_LE },
    { PRI9_GRPf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_STr_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_ST_BCM56260_A0r_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_ST_BCM56850_A0r_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_ST_BCM56860_A0r_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_ST_BCM56960_A0r_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_STATr_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 6, 0, SOCF_LE },
    { CPU_QUEUE_BST_STAT_IDf, 6, 36, SOCF_LE },
    { MCUC_SP_BST_STAT_IDf, 2, 32, SOCF_LE },
    { MCUC_SP_BST_STAT_TRIGGEREDf, 1, 3, 0 },
    { MC_CPU_Q_BST_STAT_IDf, 6, 36, SOCF_LE },
    { MC_CPU_Q_BST_STAT_TRIGGEREDf, 1, 5, 0 },
    { MC_SP_BST_STAT_IDf, 2, 34, SOCF_LE },
    { MC_SP_BST_STAT_TRIGGEREDf, 1, 4, 0 },
    { PORT_BST_STAT_IDf, 8, 24, SOCF_LE },
    { SP_MCUC_BST_STAT_IDf, 2, 32, SOCF_LE },
    { SP_MC_BST_STAT_IDf, 2, 34, SOCF_LE },
    { TRIGGER_BST_STAT_TYPEf, 6, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 8, 24, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 8, 16, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_QUEUE_BST_STAT_IDf, 10, 6, SOCF_LE },
    { UC_Q_BST_STAT_IDf, 10, 6, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_THDO_BYPASSr_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_THDO_BYPASS_BCM56640_A0r_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_BYPASS_BCM56840_A0r_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_CTRO_ECC_ERROR_ADDRr_fields[] = {
    { UC_DTYPE_ERROR_ADDRf, 9, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_PKT_STORE_ERROR_ADDRf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUGr_fields[] = {
    { DIS_CLEAR_RESET_MEMf, 1, 1, 0 },
    { DIS_UC_EMR_DROPf, 1, 0, 0 },
    { DIS_USE_MR_COSf, 1, 2, 0 },
    { EN_MC_UPDATE_QSf, 1, 3, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_DEBUG_BCM56640_A0r_fields[] = {
    { DIS_CLEAR_RESET_MEMf, 1, 1, 0 },
    { DIS_UC_EMR_DROPf, 1, 0, 0 },
    { DIS_USE_MR_COSf, 1, 2, 0 },
    { EN_MC_UPDATE_QSf, 1, 3, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUG_DCM_PMr_fields[] = {
    { DCM_UC0f, 1, 0, 0 },
    { DCM_UC1f, 1, 1, 0 },
    { DCM_UCSP0f, 1, 2, 0 },
    { DCM_UCSP1f, 1, 3, 0 },
    { PM_UC0f, 1, 4, 0 },
    { PM_UC1f, 1, 5, 0 },
    { PM_UCSP0f, 1, 6, 0 },
    { PM_UCSP1f, 1, 7, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUG_TM_UC0r_fields[] = {
    { TM_MPRFf, 1, 10, 0 },
    { TM_PDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_DEBUG_TM_UC0_BCM56640_A0r_fields[] = {
    { TM_MPRFf, 1, 10, 0 },
    { TM_PDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_DROP_CTR_CONFIGr_fields[] = {
    { OP_CNT_CFGf, 1, 7, 0 },
    { OP_DROP_MASKf, 7, 0, SOCF_LE },
    { RQE_DROP_FREEZEf, 1, 8, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 6, 0 },
    { THDO_EMA_DROP_MASKf, 1, 3, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 5, 0 },
    { THDO_RQEE_DROP_MASKf, 1, 1, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 2, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 0, 0 },
    { WRED_DROP_MASKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDO_DROP_CTR_CONFIG_BCM56260_A0r_fields[] = {
    { OP_CNT_CFGf, 1, 10, 0 },
    { OP_DROP_MASKf, 10, 0, SOCF_LE },
    { RDE_DROP_FREEZEf, 1, 12, 0 },
    { RQE_DROP_FREEZEf, 1, 11, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 9, 0 },
    { THDO_EMA_DROP_MASKf, 1, 6, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 8, 0 },
    { THDO_RDEE_DROP_MASKf, 1, 1, 0 },
    { THDO_RDEI_DROP_MASKf, 1, 2, 0 },
    { THDO_RDEQ_DROP_MASKf, 1, 0, 0 },
    { THDO_RQEE_DROP_MASKf, 1, 4, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 5, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 3, 0 },
    { WRED_DROP_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_THDO_DROP_CTR_CONFIG_BCM56270_A0r_fields[] = {
    { OP_CNT_CFGf, 1, 7, 0 },
    { OP_DROP_MASKf, 7, 0, SOCF_LE },
    { RDE_DROP_FREEZEf, 1, 9, 0 },
    { RQE_DROP_FREEZEf, 1, 8, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 6, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 5, 0 },
    { THDO_RDEI_DROP_MASKf, 1, 1, 0 },
    { THDO_RDEQ_DROP_MASKf, 1, 0, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 3, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 2, 0 },
    { WRED_DROP_MASKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_DROP_CTR_CONFIG_BCM56450_A0r_fields[] = {
    { OP_CNT_CFGf, 1, 10, 0 },
    { OP_DROP_MASKf, 10, 0, SOCF_LE },
    { RDE_DROP_FREEZEf, 1, 12, 0 },
    { RQE_DROP_FREEZEf, 1, 11, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 9, 0 },
    { THDO_EMA_DROP_MASKf, 1, 6, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 8, 0 },
    { THDO_RDEE_DROP_MASKf, 1, 1, 0 },
    { THDO_RDEI_DROP_MASKf, 1, 2, 0 },
    { THDO_RDEQ_DROP_MASKf, 1, 0, 0 },
    { THDO_RQEE_DROP_MASKf, 1, 4, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 5, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 3, 0 },
    { WRED_DROP_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIGr_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56260_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { EMA_QUEUE_CNG_STATE_REPORT_ENABLEf, 1, 2, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56440_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { EMA_QUEUE_CNG_STATE_REPORT_ENABLEf, 1, 2, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56450_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { EMA_QUEUE_CNG_STATE_REPORT_ENABLEf, 1, 2, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56640_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_PLUSr_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf, 1, 0, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf, 1, 1, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf, 1, 2, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_MEMDEBUG_QCONFIGr_fields[] = {
    { TMf, 20, 0, SOCF_LE },
    { TM_1Kf, 10, 0, SOCF_LE },
    { TM_3Kf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_THDO_MEMORY_TM_0r_fields[] = {
    { CONFIG_PORT_TMf, 10, 50, SOCF_LE|SOCF_RES },
    { CONFIG_QGROUP_TMf, 10, 30, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { OFFSET_QGROUP_TMf, 10, 40, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 10, 20, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_MEMORY_TM_1r_fields[] = {
    { BST_PORT_TMf, 10, 20, SOCF_LE|SOCF_RES },
    { BST_QGROUP_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { BST_QUEUE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { COUNTER_PORT_TMf, 1, 32, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 31, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 30, SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 34, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 33, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_MISCCONFIGr_fields[] = {
    { PARITY_CHK_ENf, 1, 1, 0 },
    { PARITY_GEN_ENf, 1, 0, 0 },
    { STAT_CLEARf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_MISCCONFIG_BCM56260_A0r_fields[] = {
    { PARITY_CHK_ENf, 1, 1, 0 },
    { PARITY_GEN_ENf, 1, 0, 0 },
    { STAT_CLEARf, 1, 2, SOCF_WO },
    { UCMC_SEPARATIONf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_MISCCONFIG_BCM56450_A0r_fields[] = {
    { PARITY_CHK_ENf, 1, 1, 0 },
    { PARITY_GEN_ENf, 1, 0, 0 },
    { STAT_CLEARf, 1, 2, SOCF_WO },
    { UCMC_SEPARATIONf, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56260_A0r_fields[] = {
    { OPN_ADDRESSf, 8, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 21, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 10, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56270_A0r_fields[] = {
    { OPN_ADDRESSf, 7, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 19, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 9, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { OPN_ADDRESSf, 10, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 25, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 12, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56450_A0r_fields[] = {
    { OPN_ADDRESSf, 10, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 25, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 12, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNTr_fields[] = {
    { COUNT_ECC_1Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_2BITr_fields[] = {
    { COUNT_ECC_2Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_2BIT_BCM56260_A0r_fields[] = {
    { COUNT_ECC_2Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_BCM56260_A0r_fields[] = {
    { COUNT_ECC_1Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_BCM56450_A0r_fields[] = {
    { COUNT_ECC_1Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK1r_fields[] = {
    { ECC_1B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK2r_fields[] = {
    { ECC_2B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK1_BCM56260_A0r_fields[] = {
    { ECC_1B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK1_BCM56450_A0r_fields[] = {
    { ECC_1B_MASKf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK2_BCM56260_A0r_fields[] = {
    { ECC_2B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK2_BCM56450_A0r_fields[] = {
    { ECC_2B_MASKf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS1r_fields[] = {
    { ECC_1B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS2r_fields[] = {
    { ECC_2B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS1_BCM56260_A0r_fields[] = {
    { ECC_1B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS1_BCM56450_A0r_fields[] = {
    { ECC_1B_ERROR_STATUSf, 20, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS2_BCM56260_A0r_fields[] = {
    { ECC_2B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS2_BCM56450_A0r_fields[] = {
    { ECC_2B_ERROR_STATUSf, 20, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS_64r_fields[] = {
    { STATUSf, 42, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS_64_BCM56640_A0r_fields[] = {
    { BST_PORT_1B_ECC_ERRf, 1, 24, 0 },
    { BST_PORT_2B_ECC_ERRf, 1, 10, 0 },
    { BST_QGROUP_1B_ECC_ERRf, 1, 23, 0 },
    { BST_QGROUP_2B_ECC_ERRf, 1, 9, 0 },
    { BST_QUEUE_1B_ECC_ERRf, 1, 22, 0 },
    { BST_QUEUE_2B_ECC_ERRf, 1, 8, 0 },
    { CONFIG_PORT_1B_ECC_ERRf, 1, 27, 0 },
    { CONFIG_PORT_2B_ECC_ERRf, 1, 13, 0 },
    { CONFIG_QGROUP_1B_ECC_ERRf, 1, 17, 0 },
    { CONFIG_QGROUP_2B_ECC_ERRf, 1, 3, 0 },
    { CONFIG_QUEUE_1B_ECC_ERRf, 1, 15, 0 },
    { CONFIG_QUEUE_2B_ECC_ERRf, 1, 1, 0 },
    { COUNTER_PORT_1B_ECC_ERRf, 1, 21, 0 },
    { COUNTER_PORT_2B_ECC_ERRf, 1, 7, 0 },
    { COUNTER_QGROUP_1B_ECC_ERRf, 1, 20, 0 },
    { COUNTER_QGROUP_2B_ECC_ERRf, 1, 6, 0 },
    { COUNTER_QUEUE_1B_ECC_ERRf, 1, 19, 0 },
    { COUNTER_QUEUE_2B_ECC_ERRf, 1, 5, 0 },
    { OFFSET_QGROUP_1B_ECC_ERRf, 1, 18, 0 },
    { OFFSET_QGROUP_2B_ECC_ERRf, 1, 4, 0 },
    { OFFSET_QUEUE_1B_ECC_ERRf, 1, 16, 0 },
    { OFFSET_QUEUE_2B_ECC_ERRf, 1, 2, 0 },
    { Q_TO_QGRP_MAP_1B_ECC_ERRf, 1, 14, 0 },
    { Q_TO_QGRP_MAP_2B_ECC_ERRf, 1, 0, 0 },
    { RESUME_QGROUP_1B_ECC_ERRf, 1, 26, 0 },
    { RESUME_QGROUP_2B_ECC_ERRf, 1, 12, 0 },
    { RESUME_QUEUE_1B_ECC_ERRf, 1, 25, 0 },
    { RESUME_QUEUE_2B_ECC_ERRf, 1, 11, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PORT_DISABLE_CFG1r_fields[] = {
    { PORT_IDf, 6, 4, SOCF_LE },
    { PORT_ID_SELf, 1, 10, 0 },
    { PORT_RDf, 1, 2, SOCF_PUNCH },
    { PORT_WRf, 1, 0, SOCF_PUNCH },
    { PORT_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDO_PORT_DISABLE_CFG1_BCM56260_A0r_fields[] = {
    { PORT_IDf, 5, 4, SOCF_LE },
    { PORT_ID_SELf, 1, 9, 0 },
    { PORT_RDf, 1, 2, SOCF_PUNCH },
    { PORT_WRf, 1, 0, SOCF_PUNCH },
    { PORT_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PORT_DISABLE_CFG1_BCM56270_A0r_fields[] = {
    { PORT_IDf, 4, 4, SOCF_LE },
    { PORT_ID_SELf, 1, 8, 0 },
    { PORT_RDf, 1, 2, SOCF_PUNCH },
    { PORT_WRf, 1, 0, SOCF_PUNCH },
    { PORT_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_PORT_DISABLE_STATUSr_fields[] = {
    { QUEUE_BITMAPf, 42, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDO_PORT_DISABLE_STATUS_BCM56260_A0r_fields[] = {
    { QUEUE_BITMAPf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_THDO_PORT_DISABLE_STATUS_BCM56270_A0r_fields[] = {
    { QUEUE_BITMAPf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_THDO_PORT_E2ECC_COS_SPIDr_fields[] = {
    { COS0_SPIDf, 2, 0, SOCF_LE },
    { COS1_SPIDf, 2, 2, SOCF_LE },
    { COS2_SPIDf, 2, 4, SOCF_LE },
    { COS3_SPIDf, 2, 6, SOCF_LE },
    { COS4_SPIDf, 2, 8, SOCF_LE },
    { COS5_SPIDf, 2, 10, SOCF_LE },
    { COS6_SPIDf, 2, 12, SOCF_LE },
    { COS7_SPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG1r_fields[] = {
    { QUEUE_RDf, 1, 1, SOCF_PUNCH },
    { QUEUE_WRf, 1, 0, SOCF_PUNCH },
    { STAT_CLRf, 1, 2, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2r_fields[] = {
    { QUEUE_NUMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG1_BCM56260_A0r_fields[] = {
    { QUEUE_RDf, 1, 2, SOCF_PUNCH },
    { QUEUE_WRf, 1, 0, SOCF_PUNCH },
    { QUEUE_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG1_BCM56450_A0r_fields[] = {
    { QUEUE_RDf, 1, 2, SOCF_PUNCH },
    { QUEUE_WRf, 1, 0, SOCF_PUNCH },
    { QUEUE_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2_BCM56260_A0r_fields[] = {
    { QUEUE_NUMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2_BCM56270_A0r_fields[] = {
    { QUEUE_NUMf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2_BCM56450_A0r_fields[] = {
    { QUEUE_NUMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_STATUSr_fields[] = {
    { QUEUE_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_STATUS_BCM56260_A0r_fields[] = {
    { QUEUE_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_QUEUE_DISABLE_STATUS_BCM56450_A0r_fields[] = {
    { QUEUE_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_RDE_SP_SELECTr_fields[] = {
    { SPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 61, SOCF_LE },
    { DROP_RESOURCEf, 3, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_RDE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 61, SOCF_LE },
    { DROP_RESOURCEf, 3, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 62, SOCF_LE },
    { DROP_RESOURCEf, 4, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 62, SOCF_LE },
    { DROP_RESOURCEf, 4, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56450_A0r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 62, SOCF_LE },
    { DROP_RESOURCEf, 4, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDO_TO_OOBFC_SP_STr_fields[] = {
    { EG_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDO_TO_OOBFC_SP_ST_BCM56850_A0r_fields[] = {
    { EG_SP_STf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_THDO_TO_OOBFC_SP_ST_BCM56960_A0r_fields[] = {
    { EG_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDU_BST_STATr_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 3, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 9, 23, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 8, 15, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_Q_BST_STAT_IDf, 12, 3, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_BST_STAT_BCM56560_A0r_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 3, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 9, 29, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 12, 17, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_Q_BST_STAT_IDf, 14, 3, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDU_BST_STAT_BCM56960_A0r_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 3, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 9, 23, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 8, 15, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_Q_BST_STAT_IDf, 12, 3, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDU_BYPASSr_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 },
    { RESERVED_BITf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_BYPASS_BCM56560_A0r_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 },
    { RESERVED_BITf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDU_CNG_STATE_RESETr_fields[] = {
    { COS0f, 1, 0, 0 },
    { COS1f, 1, 1, 0 },
    { COS2f, 1, 2, 0 },
    { COS3f, 1, 3, 0 },
    { COS4f, 1, 4, 0 },
    { COS5f, 1, 5, 0 },
    { COS6f, 1, 6, 0 },
    { COS7f, 1, 7, 0 },
    { PORTf, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDU_CNG_STATE_RESET_Xr_fields[] = {
    { COS0f, 1, 0, 0 },
    { COS1f, 1, 1, 0 },
    { COS2f, 1, 2, 0 },
    { COS3f, 1, 3, 0 },
    { COS4f, 1, 4, 0 },
    { COS5f, 1, 5, 0 },
    { COS6f, 1, 6, 0 },
    { COS7f, 1, 7, 0 },
    { PORTf, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_CNG_STATE_RESET_X_BCM56560_A0r_fields[] = {
    { COS0f, 1, 0, 0 },
    { COS1f, 1, 1, 0 },
    { COS2f, 1, 2, 0 },
    { COS3f, 1, 3, 0 },
    { COS4f, 1, 4, 0 },
    { COS5f, 1, 5, 0 },
    { COS6f, 1, 6, 0 },
    { COS7f, 1, 7, 0 },
    { PORTf, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDU_DEBUGr_fields[] = {
    { DO_NOT_OVERSHOOT_QGROUP_MINf, 1, 1, 0 },
    { DO_NOT_OVERSHOOT_Q_MINf, 1, 0, 0 },
    { RESERVED_BITSf, 30, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_DEBUG_BCM56560_A0r_fields[] = {
    { DO_NOT_OVERSHOOT_QGROUP_MINf, 1, 1, 0 },
    { DO_NOT_OVERSHOOT_Q_MINf, 1, 0, 0 },
    { RESERVED_BITSf, 30, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDU_MEMORY_0_TMr_fields[] = {
    { CONFIG_QGROUP_TMf, 12, 42, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 14, 14, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 14, 28, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_MEMORY_0_TM_BCM56560_A0r_fields[] = {
    { CONFIG_QGROUP_TMf, 14, 37, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 14, 9, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 14, 23, SOCF_LE|SOCF_RES },
    { QGROUP_TICKET_TMf, 12, 51, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDU_MEMORY_0_TM_BCM56860_A0r_fields[] = {
    { CONFIG_PORT_TMf, 9, 50, SOCF_LE|SOCF_RES },
    { CONFIG_QGROUP_TMf, 9, 30, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { OFFSET_QGROUP_TMf, 10, 40, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 9, 20, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 9, 0, SOCF_LE|SOCF_RES },
    { RESERVED_29f, 1, 29, SOCF_RES },
    { RESERVED_39f, 1, 39, SOCF_RES },
    { RESERVED_59f, 1, 59, SOCF_RES },
    { RESERVED_9f, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDU_MEMORY_0_TM_BCM56970_A0r_fields[] = {
    { CONFIG_QGROUP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_MEMORY_1_TMr_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { RESUME_PORT_TMf, 10, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDU_MEMORY_1_TM_64r_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { CONFIG_PORT_TMf, 14, 22, SOCF_LE|SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { OFFSET_QGROUP_TMf, 12, 36, SOCF_LE|SOCF_RES },
    { RESUME_PORT_TMf, 14, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_THDU_MEMORY_1_TM_64_BCM56970_A0r_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { CONFIG_PORT_TMf, 5, 13, SOCF_LE|SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { OFFSET_QGROUP_TMf, 5, 18, SOCF_LE|SOCF_RES },
    { RESUME_PORT_TMf, 5, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES },
    { UCQ_STATS_TMf, 1, 23, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_MEMORY_1_TM_BCM56560_A0r_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { CONFIG_PORT_TMf, 14, 31, SOCF_LE|SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { OFFSET_QGROUP_TMf, 14, 17, SOCF_LE|SOCF_RES },
    { QGROUP_DROP_TMf, 1, 58, SOCF_RES },
    { QGROUP_MINOK_TMf, 1, 60, SOCF_RES },
    { QUEUE_DROP_TMf, 1, 57, SOCF_RES },
    { QUEUE_MINOK_TMf, 1, 59, SOCF_RES },
    { QUEUE_TICKET_TMf, 12, 45, SOCF_LE|SOCF_RES },
    { RESUME_PORT_TMf, 9, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDU_MEMORY_1_TM_BCM56860_A0r_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { RESERVED_17f, 1, 17, SOCF_RES },
    { RESUME_PORT_TMf, 9, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE0_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE0f, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE0_64_BCM56560_A0r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE0f, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE1_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE1f, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE1_64_BCM56560_A0r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE1f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE0f, 34, 0, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_THDU_PORT_E2ECC_COS_SPIDr_fields[] = {
    { COS0_E2E_DS_ENf, 1, 16, 0 },
    { COS0_SPIDf, 2, 0, SOCF_LE },
    { COS1_E2E_DS_ENf, 1, 17, 0 },
    { COS1_SPIDf, 2, 2, SOCF_LE },
    { COS2_E2E_DS_ENf, 1, 18, 0 },
    { COS2_SPIDf, 2, 4, SOCF_LE },
    { COS3_E2E_DS_ENf, 1, 19, 0 },
    { COS3_SPIDf, 2, 6, SOCF_LE },
    { COS4_E2E_DS_ENf, 1, 20, 0 },
    { COS4_SPIDf, 2, 8, SOCF_LE },
    { COS5_E2E_DS_ENf, 1, 21, 0 },
    { COS5_SPIDf, 2, 10, SOCF_LE },
    { COS6_E2E_DS_ENf, 1, 22, 0 },
    { COS6_SPIDf, 2, 12, SOCF_LE },
    { COS7_E2E_DS_ENf, 1, 23, 0 },
    { COS7_SPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_THDU_PORT_E2ECC_COS_SPID_BCM56860_A0r_fields[] = {
    { COS0_E2E_DS_ENf, 1, 16, 0 },
    { COS0_SPIDf, 2, 0, SOCF_LE },
    { COS1_E2E_DS_ENf, 1, 17, 0 },
    { COS1_SPIDf, 2, 2, SOCF_LE },
    { COS2_E2E_DS_ENf, 1, 18, 0 },
    { COS2_SPIDf, 2, 4, SOCF_LE },
    { COS3_E2E_DS_ENf, 1, 19, 0 },
    { COS3_SPIDf, 2, 6, SOCF_LE },
    { COS4_E2E_DS_ENf, 1, 20, 0 },
    { COS4_SPIDf, 2, 8, SOCF_LE },
    { COS5_E2E_DS_ENf, 1, 21, 0 },
    { COS5_SPIDf, 2, 10, SOCF_LE },
    { COS6_E2E_DS_ENf, 1, 22, 0 },
    { COS6_SPIDf, 2, 12, SOCF_LE },
    { COS7_E2E_DS_ENf, 1, 23, 0 },
    { COS7_SPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THD_MISC_CONTROLr_fields[] = {
    { CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT0f, 1, 0, 0 },
    { CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT1f, 1, 1, 0 },
    { CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT2f, 1, 2, 0 },
    { CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT3f, 1, 3, 0 },
    { CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT4f, 1, 4, 0 },
    { RESERVED_BITSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TICK_MODEr_fields[] = {
    { TICK_MODE_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUSr_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM56440_B0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88202_A0r_fields[] = {
    { FIELD_20_31f, 12, 20, SOCF_LE|SOCF_RO },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88650_B0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88660_A0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TIME_DOMAINr_fields[] = {
    { TIME_0f, 6, 0, SOCF_LE },
    { TIME_1f, 6, 6, SOCF_LE },
    { TIME_2f, 6, 12, SOCF_LE },
    { TIME_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM53400_A0r_fields[] = {
    { WRED_UPDATE_INTERVALf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM53570_A0r_fields[] = {
    { WRED_UPDATE_INTERVALf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM56160_A0r_fields[] = {
    { WRED_UPDATE_INTERVALf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TIME_DOMAIN_BCM56560_A0r_fields[] = {
    { TIME_0f, 6, 0, SOCF_LE },
    { TIME_1f, 6, 6, SOCF_LE },
    { TIME_2f, 6, 12, SOCF_LE },
    { TIME_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM56640_A0r_fields[] = {
    { TIME_0f, 6, 0, SOCF_LE },
    { TIME_1f, 6, 6, SOCF_LE },
    { TIME_2f, 6, 12, SOCF_LE },
    { TIME_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM56960_A0r_fields[] = {
    { TIME_DOMAIN_FIELDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TIME_DOMAIN_CONFIGr_fields[] = {
    { LB_TIME_DOMAINf, 6, 24, SOCF_LE },
    { TIME_DOMAIN0f, 6, 0, SOCF_LE },
    { TIME_DOMAIN1f, 6, 6, SOCF_LE },
    { TIME_DOMAIN2f, 6, 12, SOCF_LE },
    { TIME_DOMAIN3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TJBRr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TJBR_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TJBR_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TJBR_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TJBR_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TJBR_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TJBR_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TJBR_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TJBR_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TJBR_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TJBR_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TLCLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TLCL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TLCL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TLCL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TLCL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TLCL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TLCL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TLCL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TLCL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TLCL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TLCL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_CONTROLr_fields[] = {
    { TMA_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DEBUGr_fields[] = {
    { TREX2_COUNTER_MODEf, 1, 1, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_CAPT0r_fields[] = {
    { ADDRf, 27, 3, SOCF_LE|SOCF_RWBW },
    { PARITYf, 2, 1, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_CAPT1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE|SOCF_RWBW },
    { SEGMENTf, 6, 0, SOCF_LE|SOCF_RWBW },
    { TAGf, 11, 6, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields[] = {
    { ADDRf, 27, 3, SOCF_LE },
    { PARITYf, 2, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE },
    { SEGMENTf, 6, 0, SOCF_LE },
    { TAGf, 11, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_DEBUGr_fields[] = {
    { LOOKUP_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_ERROR0r_fields[] = {
    { ENTRY_NUM_EXCEEDS_MAXf, 1, 0, SOCF_W1TC },
    { ERROR_LR_TM_DM_PARITYf, 1, 2, SOCF_W1TC },
    { INVALID_DM_TABLEf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_ERROR0_MASKr_fields[] = {
    { ENTRY_NUM_EXCEEDS_MAX_DISINTf, 1, 0, 0 },
    { ERROR_LR_TM_DM_PARITY_DISINTf, 1, 2, 0 },
    { INVALID_DM_TABLE_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r_fields[] = {
    { CTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r_fields[] = {
    { CTR_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r_fields[] = {
    { CTR_INC_EVERY_N_CYCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_TABLE_DEADLINE_CONFIGr_fields[] = {
    { DEADLINEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_TABLE_ENTRY_CONFIGr_fields[] = {
    { ENTRY_SIZEf, 8, 0, SOCF_LE },
    { HASH_ADJUST_SELf, 3, 19, SOCF_LE },
    { NEXT_TABLEf, 6, 13, SOCF_LE },
    { NUM_ENTRIESf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_BYPASS_DEBUGr_fields[] = {
    { BYPASS_HASHf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 3, 8, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 8, 11, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 3, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_ERROR0r_fields[] = {
    { CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_ERROR0_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_MEM_TM_DEBUGr_fields[] = {
    { MEM_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_DEBUGr_fields[] = {
    { CLEAR_TAPS01_MAX_FIFO_DEPTHf, 1, 10, SOCF_RES|SOCF_PUNCH },
    { MEM_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 1, 9, SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 9, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 1, 19, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ERRORr_fields[] = {
    { CB_REQUESTED_BAD_ITAG_ERRORf, 1, 4, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DOUBLE_NOTHING_LOOKUPf, 1, 7, SOCF_W1TC },
    { INVALID_LOOKUP_SK0f, 1, 5, SOCF_W1TC },
    { INVALID_LOOKUP_SK1f, 1, 6, SOCF_W1TC },
    { ITAG_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC },
    { LR_TM_KEY_PARITY_ERRORf, 1, 0, SOCF_W1TC },
    { TP0_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { TP0_FIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { TP1_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { TP1_FIFO_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ERROR_MASKr_fields[] = {
    { CB_REQUESTED_BAD_ITAG_DISINTf, 1, 4, 0 },
    { CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DOUBLE_NOTHING_LOOKUP_DISINTf, 1, 7, 0 },
    { ERROR_LR_TM_KEY_PARITY_DISINTf, 1, 0, 0 },
    { FREE_LIST_NO_MORE_ITAGS_DISINTf, 1, 3, 0 },
    { INVALID_LOOKUP_SK0_DISINT_f, 1, 5, 0 },
    { INVALID_LOOKUP_SK1_DISINT_f, 1, 6, 0 },
    { TP0_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { TP0_FIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { TP1_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { TP1_FIFO_UNDERFLOW_DISINTf, 1, 11, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_FREE_LIST_DEBUGr_fields[] = {
    { CLEAR_FREE_LIST_GOf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { FREE_LIST_NUM_FREEf, 10, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_DEBUGr_fields[] = {
    { LOOKUP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr_fields[] = {
    { LOOKUPf, 6, 0, SOCF_LE },
    { TABLE0f, 6, 6, SOCF_LE },
    { TAPS_SEGf, 3, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr_fields[] = {
    { KEY_MASK_S0f, 6, 6, SOCF_LE },
    { KEY_MASK_S1f, 6, 18, SOCF_LE },
    { KEY_SHIFT_S0f, 6, 0, SOCF_LE },
    { KEY_SHIFT_S1f, 6, 12, SOCF_LE },
    { SUB_KEY_SHIFT_S0f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TAPS0_FIFO_DEBUGr_fields[] = {
    { TAPS0_DEPTHf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TAPS0_MAX_DEPTHf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TAPS1_FIFO_DEBUGr_fields[] = {
    { TAPS1_DEPTHf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TAPS1_MAX_DEPTHf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT0r_fields[] = {
    { KEY_PROGRAMf, 4, 1, SOCF_LE|SOCF_RWBW },
    { KEY_TAGf, 11, 5, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE|SOCF_RWBW },
    { KEY_PARITYf, 17, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT2r_fields[] = {
    { KEY_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT3r_fields[] = {
    { KEY_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT4r_fields[] = {
    { KEY_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT5r_fields[] = {
    { KEY_127_96f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT6r_fields[] = {
    { KEY_159_128f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT7r_fields[] = {
    { KEY_191_160f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT8r_fields[] = {
    { KEY_223_192f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT9r_fields[] = {
    { KEY_255_224f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT10r_fields[] = {
    { KEY_287_256f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT11r_fields[] = {
    { KEY_319_288f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT12r_fields[] = {
    { KEY_351_320f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT13r_fields[] = {
    { KEY_383_352f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT14r_fields[] = {
    { KEY_415_384f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT15r_fields[] = {
    { KEY_447_416f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT16r_fields[] = {
    { KEY_479_448f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT17r_fields[] = {
    { KEY_511_480f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK0r_fields[] = {
    { KEY_PROGRAMf, 4, 1, SOCF_LE },
    { KEY_TAGf, 11, 5, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE },
    { KEY_PARITYf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK2r_fields[] = {
    { KEY_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK3r_fields[] = {
    { KEY_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK4r_fields[] = {
    { KEY_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK5r_fields[] = {
    { KEY_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK6r_fields[] = {
    { KEY_159_128f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK7r_fields[] = {
    { KEY_191_160f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK8r_fields[] = {
    { KEY_223_192f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK9r_fields[] = {
    { KEY_255_224f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK10r_fields[] = {
    { KEY_287_256f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK11r_fields[] = {
    { KEY_319_288f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK12r_fields[] = {
    { KEY_351_320f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK13r_fields[] = {
    { KEY_383_352f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK14r_fields[] = {
    { KEY_415_384f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK15r_fields[] = {
    { KEY_447_416f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK16r_fields[] = {
    { KEY_479_448f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK17r_fields[] = {
    { KEY_511_480f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_UPDATE_COUNT_DEBUGr_fields[] = {
    { UPDATE_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_CONFIGr_fields[] = {
    { ACTIVEf, 1, 21, 0 },
    { CTR_SHIFTf, 5, 16, SOCF_LE },
    { DT_OFFSETf, 12, 4, SOCF_LE },
    { DT_SHIFTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_DEBUG0r_fields[] = {
    { HIST_DISABLE_ECC0f, 1, 0, 0 },
    { HIST_DISABLE_ECC1f, 1, 3, 0 },
    { HIST_DISABLE_ECC2f, 1, 6, 0 },
    { HIST_DISABLE_ECC3f, 1, 9, 0 },
    { HIST_DISABLE_ECC4f, 1, 12, 0 },
    { HIST_DISABLE_ECC5f, 1, 15, 0 },
    { HIST_DISABLE_ECC6f, 1, 18, 0 },
    { HIST_DISABLE_ECC7f, 1, 21, 0 },
    { HIST_ECC_CORRUPT0f, 2, 1, SOCF_LE },
    { HIST_ECC_CORRUPT1f, 2, 4, SOCF_LE },
    { HIST_ECC_CORRUPT2f, 2, 7, SOCF_LE },
    { HIST_ECC_CORRUPT3f, 2, 10, SOCF_LE },
    { HIST_ECC_CORRUPT4f, 2, 13, SOCF_LE },
    { HIST_ECC_CORRUPT5f, 2, 16, SOCF_LE },
    { HIST_ECC_CORRUPT6f, 2, 19, SOCF_LE },
    { HIST_ECC_CORRUPT7f, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_DEBUG1r_fields[] = {
    { TK_DISABLE_ECC0f, 1, 0, 0 },
    { TK_DISABLE_ECC1f, 1, 3, 0 },
    { TK_DISABLE_ECC2f, 1, 6, 0 },
    { TK_DISABLE_ECC3f, 1, 9, 0 },
    { TK_DISABLE_ECC4f, 1, 12, 0 },
    { TK_DISABLE_ECC5f, 1, 15, 0 },
    { TK_DISABLE_ECC6f, 1, 18, 0 },
    { TK_DISABLE_ECC7f, 1, 21, 0 },
    { TK_ECC_CORRUPT0f, 2, 1, SOCF_LE },
    { TK_ECC_CORRUPT1f, 2, 4, SOCF_LE },
    { TK_ECC_CORRUPT2f, 2, 7, SOCF_LE },
    { TK_ECC_CORRUPT3f, 2, 10, SOCF_LE },
    { TK_ECC_CORRUPT4f, 2, 13, SOCF_LE },
    { TK_ECC_CORRUPT5f, 2, 16, SOCF_LE },
    { TK_ECC_CORRUPT6f, 2, 19, SOCF_LE },
    { TK_ECC_CORRUPT7f, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_ERRORr_fields[] = {
    { CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_ERROR_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 1, SOCF_W1TC },
    { UNCORRECTED_ERROR_DISINTf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 4, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 10, 14, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 4, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_FILTER_CONFIGr_fields[] = {
    { FILTERf, 21, 0, SOCF_LE },
    { INTFf, 3, 18, SOCF_LE },
    { ODD_TAGf, 1, 16, 0 },
    { PROG_MASKf, 16, 0, SOCF_LE },
    { SUBKEYf, 1, 17, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_MEM_DEBUGr_fields[] = {
    { HIST_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { TK_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_TRACE_STATUSr_fields[] = {
    { DM0_STATUSf, 1, 0, SOCF_W1TC },
    { DM1_STATUSf, 1, 1, SOCF_W1TC },
    { DM2_STATUSf, 1, 2, SOCF_W1TC },
    { DM3_STATUSf, 1, 3, SOCF_W1TC },
    { KEY_STATUSf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_TRACE_STATUS_MASKr_fields[] = {
    { DM0_STATUS_DISINTf, 1, 0, 0 },
    { DM1_STATUS_DISINTf, 1, 1, 0 },
    { DM2_STATUS_DISINTf, 1, 2, 0 },
    { DM3_STATUS_DISINTf, 1, 3, 0 },
    { KEY_STATUS_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields[] = {
    { RDATA_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields[] = {
    { RDATA_127_96f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields[] = {
    { ERRORf, 1, 18, SOCF_RWBW },
    { GL_ARRIVAL_TIMERf, 13, 0, SOCF_LE|SOCF_RWBW },
    { PARITYf, 5, 13, SOCF_LE|SOCF_RWBW },
    { TAGf, 11, 19, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 30, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields[] = {
    { RDATA_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields[] = {
    { RDATA_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields[] = {
    { ERRORf, 1, 18, 0 },
    { GL_ARRIVAL_TIMERf, 13, 0, SOCF_LE },
    { PARITYf, 5, 13, SOCF_LE },
    { TAGf, 11, 19, SOCF_LE },
    { VALIDf, 1, 30, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_DEBUG0r_fields[] = {
    { QE0_FIFO_MEM_DISABLE_ECCf, 1, 0, 0 },
    { QE0_FIFO_MEM_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { QE1_FIFO_MEM_DISABLE_ECCf, 1, 3, 0 },
    { QE1_FIFO_MEM_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { QE2_FIFO_MEM_DISABLE_ECCf, 1, 6, 0 },
    { QE2_FIFO_MEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { QE3_FIFO_MEM_DISABLE_ECCf, 1, 9, 0 },
    { QE3_FIFO_MEM_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { QE4_FIFO_MEM_DISABLE_ECCf, 1, 12, 0 },
    { QE4_FIFO_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { QE5_FIFO_MEM_DISABLE_ECCf, 1, 15, 0 },
    { QE5_FIFO_MEM_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { QE6_FIFO_MEM_DISABLE_ECCf, 1, 18, 0 },
    { QE6_FIFO_MEM_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { QE7_FIFO_MEM_DISABLE_ECCf, 1, 21, 0 },
    { QE7_FIFO_MEM_ECC_CORRUPTf, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_DEBUG1r_fields[] = {
    { QE10_FIFO_MEM_DISABLE_ECCf, 1, 6, 0 },
    { QE10_FIFO_MEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { QE11_FIFO_MEM_DISABLE_ECCf, 1, 9, 0 },
    { QE11_FIFO_MEM_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { QE12_FIFO_MEM_DISABLE_ECCf, 1, 12, 0 },
    { QE12_FIFO_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { QE13_FIFO_MEM_DISABLE_ECCf, 1, 15, 0 },
    { QE13_FIFO_MEM_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { QE14_FIFO_MEM_DISABLE_ECCf, 1, 18, 0 },
    { QE14_FIFO_MEM_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { QE15_FIFO_MEM_DISABLE_ECCf, 1, 21, 0 },
    { QE15_FIFO_MEM_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { QE8_FIFO_MEM_DISABLE_ECCf, 1, 0, 0 },
    { QE8_FIFO_MEM_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { QE9_FIFO_MEM_DISABLE_ECCf, 1, 3, 0 },
    { QE9_FIFO_MEM_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { T0_FIFO_MEM_DISABLE_ECCf, 1, 24, 0 },
    { T0_FIFO_MEM_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { T1_FIFO_MEM_DISABLE_ECCf, 1, 27, 0 },
    { T1_FIFO_MEM_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_ERROR_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 5, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 10, 15, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 5, 25, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR0r_fields[] = {
    { QE0_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { QE0_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { QE10_FIFO_OVERFLOWf, 1, 20, SOCF_W1TC },
    { QE10_FIFO_UNDERFLOWf, 1, 21, SOCF_W1TC },
    { QE11_FIFO_OVERFLOWf, 1, 22, SOCF_W1TC },
    { QE11_FIFO_UNDERFLOWf, 1, 23, SOCF_W1TC },
    { QE12_FIFO_OVERFLOWf, 1, 24, SOCF_W1TC },
    { QE12_FIFO_UNDERFLOWf, 1, 25, SOCF_W1TC },
    { QE13_FIFO_OVERFLOWf, 1, 26, SOCF_W1TC },
    { QE13_FIFO_UNDERFLOWf, 1, 27, SOCF_W1TC },
    { QE14_FIFO_OVERFLOWf, 1, 28, SOCF_W1TC },
    { QE14_FIFO_UNDERFLOWf, 1, 29, SOCF_W1TC },
    { QE15_FIFO_OVERFLOWf, 1, 30, SOCF_W1TC },
    { QE15_FIFO_UNDERFLOWf, 1, 31, SOCF_W1TC },
    { QE1_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { QE1_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { QE2_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { QE2_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC },
    { QE3_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { QE3_FIFO_UNDERFLOWf, 1, 7, SOCF_W1TC },
    { QE4_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { QE4_FIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { QE5_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { QE5_FIFO_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { QE6_FIFO_OVERFLOWf, 1, 12, SOCF_W1TC },
    { QE6_FIFO_UNDERFLOWf, 1, 13, SOCF_W1TC },
    { QE7_FIFO_OVERFLOWf, 1, 14, SOCF_W1TC },
    { QE7_FIFO_UNDERFLOWf, 1, 15, SOCF_W1TC },
    { QE8_FIFO_OVERFLOWf, 1, 16, SOCF_W1TC },
    { QE8_FIFO_UNDERFLOWf, 1, 17, SOCF_W1TC },
    { QE9_FIFO_OVERFLOWf, 1, 18, SOCF_W1TC },
    { QE9_FIFO_UNDERFLOWf, 1, 19, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR1r_fields[] = {
    { DEADLINE_ALIASINGf, 1, 6, SOCF_W1TC },
    { T0_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { T0_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { T1_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { T1_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { UP_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { UP_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR0_MASKr_fields[] = {
    { QE0_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { QE0_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { QE10_FIFO_OVERFLOW_DISINTf, 1, 20, 0 },
    { QE10_FIFO_UNDERFLOW_DISINTf, 1, 21, 0 },
    { QE11_FIFO_OVERFLOW_DISINTf, 1, 22, 0 },
    { QE11_FIFO_UNDERFLOW_DISINTf, 1, 23, 0 },
    { QE12_FIFO_OVERFLOW_DISINTf, 1, 24, 0 },
    { QE12_FIFO_UNDERFLOW_DISINTf, 1, 25, 0 },
    { QE13_FIFO_OVERFLOW_DISINTf, 1, 26, 0 },
    { QE13_FIFO_UNDERFLOW_DISINTf, 1, 27, 0 },
    { QE14_FIFO_OVERFLOW_DISINTf, 1, 28, 0 },
    { QE14_FIFO_UNDERFLOW_DISINTf, 1, 29, 0 },
    { QE15_FIFO_OVERFLOW_DISINTf, 1, 30, 0 },
    { QE15_FIFO_UNDERFLOW_DISINTf, 1, 31, 0 },
    { QE1_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { QE1_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { QE2_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { QE2_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 },
    { QE3_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { QE3_FIFO_UNDERFLOW_DISINTf, 1, 7, 0 },
    { QE4_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { QE4_FIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { QE5_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { QE5_FIFO_UNDERFLOW_DISINTf, 1, 11, 0 },
    { QE6_FIFO_OVERFLOW_DISINTf, 1, 12, 0 },
    { QE6_FIFO_UNDERFLOW_DISINTf, 1, 13, 0 },
    { QE7_FIFO_OVERFLOW_DISINTf, 1, 14, 0 },
    { QE7_FIFO_UNDERFLOW_DISINTf, 1, 15, 0 },
    { QE8_FIFO_OVERFLOW_DISINTf, 1, 16, 0 },
    { QE8_FIFO_UNDERFLOW_DISINTf, 1, 17, 0 },
    { QE9_FIFO_OVERFLOW_DISINTf, 1, 18, 0 },
    { QE9_FIFO_UNDERFLOW_DISINTf, 1, 19, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR1_MASKr_fields[] = {
    { DEADLINE_ALIASING_DISINTf, 1, 6, 0 },
    { T0_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { T0_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { T1_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { T1_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { UP_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { UP_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_CONTROLr_fields[] = {
    { CLEAR_MAX_FIFO_DEPTHf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { QE_FIFO_PARITY_FLIPf, 16, 1, SOCF_LE },
    { T_FIFO_PARITY_FLIPf, 2, 17, SOCF_LE },
    { UP_FIFO_PARITY_FLIPf, 1, 19, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH0r_fields[] = {
    { QE0_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE1_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE2_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE3_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH1r_fields[] = {
    { QE4_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE5_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE6_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE7_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH2r_fields[] = {
    { QE10_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE11_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { QE8_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE9_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH3r_fields[] = {
    { QE12_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE13_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE14_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE15_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH4r_fields[] = {
    { T0_FIFO_DEPTHf, 10, 0, SOCF_LE|SOCF_RO },
    { T1_FIFO_DEPTHf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r_fields[] = {
    { MAX_QE0_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE1_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE2_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE3_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r_fields[] = {
    { MAX_QE4_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE5_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE6_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE7_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r_fields[] = {
    { MAX_QE10_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE11_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { MAX_QE8_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE9_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r_fields[] = {
    { MAX_QE12_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE13_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE14_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE15_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r_fields[] = {
    { MAX_T0_FIFO_DEPTHf, 10, 0, SOCF_LE|SOCF_RO },
    { MAX_T1_FIFO_DEPTHf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_MEM_DEBUGr_fields[] = {
    { QE_FIFO_MEM_TMf, 2, 0, SOCF_LE },
    { T_FIFO_MEM_TMf, 10, 2, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields[] = {
    { MISS_ENTRYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL0r_fields[] = {
    { DM0_PARITY_FLIPf, 5, 0, SOCF_LE },
    { DM1_PARITY_FLIPf, 5, 5, SOCF_LE },
    { DM2_PARITY_FLIPf, 5, 10, SOCF_LE },
    { DM3_PARITY_FLIPf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL1r_fields[] = {
    { SK00_PARITY_FLIPf, 5, 0, SOCF_LE },
    { SK01_PARITY_FLIPf, 5, 5, SOCF_LE },
    { SK10_PARITY_FLIPf, 5, 10, SOCF_LE },
    { SK11_PARITY_FLIPf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_ERRORr_fields[] = {
    { QE_FIFO_PARITYf, 16, 0, SOCF_LE|SOCF_W1TC },
    { T_FIFO_PARITYf, 2, 16, SOCF_LE|SOCF_W1TC },
    { UP_FIFO_PARITYf, 1, 18, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_ERROR_MASKr_fields[] = {
    { QE_FIFO_PARITY_DISINTf, 16, 0, SOCF_LE },
    { T_FIFO_PARITY_DISINTf, 2, 16, SOCF_LE },
    { UP_FIFO_PARITY_DISINTf, 1, 18, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_TRACE_STATUSr_fields[] = {
    { DM0_STATUSf, 1, 0, SOCF_W1TC },
    { DM1_STATUSf, 1, 1, SOCF_W1TC },
    { DM2_STATUSf, 1, 2, SOCF_W1TC },
    { DM3_STATUSf, 1, 3, SOCF_W1TC },
    { SK00_STATUSf, 1, 4, SOCF_W1TC },
    { SK01_STATUSf, 1, 5, SOCF_W1TC },
    { SK10_STATUSf, 1, 6, SOCF_W1TC },
    { SK11_STATUSf, 1, 7, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_TRACE_STATUS_MASKr_fields[] = {
    { DM0_STATUS_DISINTf, 1, 0, 0 },
    { DM1_STATUS_DISINTf, 1, 1, 0 },
    { DM2_STATUS_DISINTf, 1, 2, 0 },
    { DM3_STATUS_DISINTf, 1, 3, 0 },
    { SK00_STATUS_DISINTf, 1, 4, 0 },
    { SK01_STATUS_DISINTf, 1, 5, 0 },
    { SK10_STATUS_DISINTf, 1, 6, 0 },
    { SK11_STATUS_DISINTf, 1, 7, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TMB_CONTROLr_fields[] = {
    { TMB_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TMB_CONTROL_BCM88030_B0r_fields[] = {
    { EML_144_MODEf, 1, 1, SOCF_RES },
    { TMB_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_CI_PARAMETERSr_fields[] = {
    { TFAWf, 5, 0, SOCF_LE },
    { TRCf, 5, 5, SOCF_LE },
    { TRFCf, 8, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_CONFIGr_fields[] = {
    { LB_PM_CLEARf, 1, 2, SOCF_RES|SOCF_PUNCH },
    { REGION_MAPPER_INITf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { REGION_MAPPER_INIT_DONEf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr_fields[] = {
    { RD_QUEUE_COST_WEIGHTf, 4, 16, SOCF_LE },
    { TFAW_COST_WEIGHTf, 4, 4, SOCF_LE },
    { TRC_COST_WEIGHTf, 4, 0, SOCF_LE },
    { TREF_COST_WEIGHTf, 4, 8, SOCF_LE },
    { TWR_COST_WEIGHTf, 4, 12, SOCF_LE },
    { WR_QUEUE_COST_WEIGHTf, 8, 20, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_DEBUGr_fields[] = {
    { BYPASS_SCRAMBLERf, 1, 0, 0 },
    { BYPASS_SCRAMBLER_CRCf, 1, 2, 0 },
    { CONFIG_RAND_LB_MODEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_ECC_DEBUG0r_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 5, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_ECC_DEBUG1r_fields[] = {
    { UNCORRECTABLE_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 5, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr_fields[] = {
    { INTERFACE_FULLf, 16, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr_fields[] = {
    { INTERFACE_FULL_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_HALT_CLEARr_fields[] = {
    { CLEAR_HALTf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_HALT_STATUSr_fields[] = {
    { HALTED_CYCLESf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr_fields[] = {
    { INTERFACE_FULLf, 24, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr_fields[] = {
    { INTERFACE_FULL_DISINTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_LB_STATSr_fields[] = {
    { TRANSACTION_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_MEM_DEBUGr_fields[] = {
    { FUNNEL_FIFO_TMf, 2, 20, SOCF_LE },
    { INTERFACE_FIFO_TMf, 10, 10, SOCF_LE },
    { OV_FIFO_TMf, 10, 22, SOCF_LE },
    { REGION_MAPPER_TMf, 5, 5, SOCF_LE },
    { SCRAMBLE_TABLE_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr_fields[] = {
    { MAX_INFLIGHT_REFRESHESf, 4, 16, SOCF_LE },
    { REFRESH_THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_CONFIGr_fields[] = {
    { REFRESH_TIMER_WINDOWf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_DEBUGr_fields[] = {
    { CLEAR_MAX_REFRESHES_ISSUEDf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_ERRORr_fields[] = {
    { MAX_REFRESHES_REACHEDf, 16, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr_fields[] = {
    { MAX_REFRESHES_REACHED_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_STATUSr_fields[] = {
    { INFLIGHT_REFRESHESf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAX_REFRESHES_ISSUEDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr_fields[] = {
    { REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCHEDULER_ERRORr_fields[] = {
    { CI_CREDITS_PENDINGf, 1, 2, SOCF_W1TC },
    { DEADLINE_ALIASING_DETECTEDf, 1, 0, SOCF_W1TC },
    { QE_CREDITS_PENDINGf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr_fields[] = {
    { CI_CREDITS_PENDING_DISINTf, 1, 2, 0 },
    { DEADLINE_ALIASING_DETECTED_DISINTf, 1, 0, 0 },
    { QE_CREDITS_PENDING_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_CHAIN_CONFIGr_fields[] = {
    { UP_CHAIN_HWf, 1, 9, 0 },
    { UP_CHAIN_LIMITf, 4, 0, SOCF_LE },
    { UP_CHAIN_POOLf, 4, 4, SOCF_LE },
    { UP_CHAIN_SPLIT_MODEf, 1, 8, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_ENTRY_CONFIGr_fields[] = {
    { EM_DEFAULTf, 5, 19, SOCF_LE },
    { ENTRY_SIZEf, 8, 0, SOCF_LE },
    { HASH_ADJUST_SELf, 3, 24, SOCF_LE },
    { NEXT_TABLEf, 6, 13, SOCF_LE },
    { NUM_ENTRIESf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_LAYOUT_CONFIGr_fields[] = {
    { COLUMN_OFFSETf, 8, 10, SOCF_LE },
    { NUM_ENTRIES_PER_ROWf, 4, 6, SOCF_LE },
    { NUM_ROWS_PER_REGIONf, 4, 2, SOCF_LE },
    { REGION_OFFSETf, 2, 29, SOCF_LE },
    { REPLICATION_FACTORf, 2, 0, SOCF_LE },
    { ROW_OFFSETf, 11, 18, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_RCNT_DEBUGr_fields[] = {
    { WRITE_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_TM_CONTROLr_fields[] = {
    { TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_WCNT_DEBUGr_fields[] = {
    { WRITE_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LB_PERF_MON_COUNTERr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LB_PERF_MON_DEBUGr_fields[] = {
    { REGION_INDEXf, 12, 0, SOCF_LE },
    { REGION_INDEX_MASKf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_PER_CI_COST_CONFIGr_fields[] = {
    { CI_DISTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_PER_CI_REFRESH_DELAYr_fields[] = {
    { CI_REFRESH_DELAYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_CONFIGr_fields[] = {
    { FILTER_ENf, 1, 8, 0 },
    { GOf, 1, 9, SOCF_RES|SOCF_PUNCH },
    { KEY_SIZEf, 2, 6, SOCF_LE },
    { ROOT_TABLEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_118_96r_fields[] = {
    { DATA_118_96f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_31_0r_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_63_32r_fields[] = {
    { DATA_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_95_64r_fields[] = {
    { DATA_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r_fields[] = {
    { DATA_MASK_118_96f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r_fields[] = {
    { DATA_MASK_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r_fields[] = {
    { DATA_MASK_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r_fields[] = {
    { DATA_MASK_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_EVENTr_fields[] = {
    { DONEf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_EVENT_MASKr_fields[] = {
    { DONE_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_175_160r_fields[] = {
    { KEY_175_160f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r_fields[] = {
    { KEY_MASK_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r_fields[] = {
    { KEY_MASK_159_128f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r_fields[] = {
    { KEY_MASK_175_160f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r_fields[] = {
    { KEY_MASK_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r_fields[] = {
    { KEY_MASK_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r_fields[] = {
    { KEY_MASK_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_STATUSr_fields[] = {
    { STATUSf, 3, 27, SOCF_LE|SOCF_RO },
    { STOPPED_ENTRY_NUMf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_FIFO_DEPTHr_fields[] = {
    { DEPTHf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_CREDIT_CONFIGr_fields[] = {
    { CREDITS_PER_CYCLEf, 16, 0, SOCF_LE },
    { MAX_CREDITSf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr_fields[] = {
    { CMD0_DEADLINEf, 12, 0, SOCF_LE },
    { CMD1_DEADLINEf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr_fields[] = {
    { BULK_DEL_DEADLINEf, 12, 12, SOCF_LE },
    { LR_EML_DEADLINEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr_fields[] = {
    { BULK_DEL_RD_PRIf, 3, 18, SOCF_LE },
    { BULK_DEL_WR_PRIf, 3, 21, SOCF_LE },
    { CMD0_RD_PRIf, 3, 6, SOCF_LE },
    { CMD0_WR_PRIf, 3, 9, SOCF_LE },
    { CMD1_RD_PRIf, 3, 12, SOCF_LE },
    { CMD1_WR_PRIf, 3, 15, SOCF_LE },
    { LR_EML_RD_PRIf, 3, 0, SOCF_LE },
    { LR_EML_WR_PRIf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr_fields[] = {
    { FIXED_CREDITSf, 16, 0, SOCF_LE },
    { VARIABLE_CREDITSf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ECC_DEBUG0r_fields[] = {
    { CMD_FIFO0_DISABLE_ECCf, 1, 0, 0 },
    { CMD_FIFO0_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { CMD_FIFO1_DISABLE_ECCf, 1, 9, 0 },
    { CMD_FIFO1_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { DATA_BUF0_DISABLE_ECCf, 1, 6, 0 },
    { DATA_BUF0_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { DATA_BUF1_DISABLE_ECCf, 1, 15, 0 },
    { DATA_BUF1_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { FREE_CHAIN_FIFO0_DISABLE_ECCf, 1, 18, 0 },
    { FREE_CHAIN_FIFO0_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { FREE_CHAIN_FIFO1_DISABLE_ECCf, 1, 21, 0 },
    { FREE_CHAIN_FIFO1_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { FREE_CHAIN_FIFO2_DISABLE_ECCf, 1, 24, 0 },
    { FREE_CHAIN_FIFO2_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { FREE_CHAIN_FIFO3_DISABLE_ECCf, 1, 27, 0 },
    { FREE_CHAIN_FIFO3_ECC_CORRUPTf, 2, 28, SOCF_LE },
    { RSP_FIFO0_DISABLE_ECCf, 1, 3, 0 },
    { RSP_FIFO0_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { RSP_FIFO1_DISABLE_ECCf, 1, 12, 0 },
    { RSP_FIFO1_ECC_CORRUPTf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ECC_DEBUG1r_fields[] = {
    { BD_DATA_BUF_DISABLE_ECCf, 1, 9, 0 },
    { BD_DATA_BUF_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { LR_EML_DATA_BUF_DISABLE_ECCf, 1, 6, 0 },
    { LR_EML_DATA_BUF_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { LR_EML_FIFO_DISABLE_ECCf, 1, 3, 0 },
    { LR_EML_FIFO_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { RECYCLE_CHAIN_FIFO_DISABLE_ECCf, 1, 0, 0 },
    { RECYCLE_CHAIN_FIFO_ECC_CORRUPTf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ERRORr_fields[] = {
    { CMD_FIFO0_LOSf, 1, 2, SOCF_W1TC },
    { CMD_FIFO1_LOSf, 1, 3, SOCF_W1TC },
    { LR_EML_ERRORf, 1, 1, SOCF_W1TC },
    { LR_EML_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ERROR_MASKr_fields[] = {
    { CMD_FIFO0_LOS_DISINTf, 1, 2, 0 },
    { CMD_FIFO1_LOS_DISINTf, 1, 3, 0 },
    { LR_EML_ERROR_DISINTf, 1, 1, 0 },
    { LR_EML_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_CONFIGr_fields[] = {
    { CMD_FIFO_AFULL_THRESHf, 10, 0, SOCF_LE },
    { FREE_CHAIN_FIFO_AEMPTY_THRESHf, 10, 20, SOCF_LE },
    { FREE_CHAIN_FIFO_AFULL_THRESHf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_POP_STATUSr_fields[] = {
    { RECYCLE_CHAIN_FIFO_NONEMPTYf, 1, 2, SOCF_W1TC },
    { RSP_FIFO0_NONEMPTYf, 1, 0, SOCF_W1TC },
    { RSP_FIFO1_NONEMPTYf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_POP_STATUS_MASKr_fields[] = {
    { RECYCLE_CHAIN_FIFO_NONEMPTY_DISINTf, 1, 2, 0 },
    { RSP_FIFO0_NONEMPTY_DISINTf, 1, 0, 0 },
    { RSP_FIFO1_NONEMPTY_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_PUSH_STATUSr_fields[] = {
    { CMD_FIFO0_AFULLf, 1, 0, SOCF_W1TC },
    { CMD_FIFO1_AFULLf, 1, 1, SOCF_W1TC },
    { FREE_CHAIN_FIFO0_AEMPTYf, 1, 6, SOCF_W1TC },
    { FREE_CHAIN_FIFO0_AFULLf, 1, 2, SOCF_W1TC },
    { FREE_CHAIN_FIFO1_AEMPTYf, 1, 7, SOCF_W1TC },
    { FREE_CHAIN_FIFO1_AFULLf, 1, 3, SOCF_W1TC },
    { FREE_CHAIN_FIFO2_AEMPTYf, 1, 8, SOCF_W1TC },
    { FREE_CHAIN_FIFO2_AFULLf, 1, 4, SOCF_W1TC },
    { FREE_CHAIN_FIFO3_AEMPTYf, 1, 9, SOCF_W1TC },
    { FREE_CHAIN_FIFO3_AFULLf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_PUSH_STATUS_MASKr_fields[] = {
    { CMD_FIFO0_AFULL_DISINTf, 1, 0, 0 },
    { CMD_FIFO1_AFULL_DISINTf, 1, 1, 0 },
    { FREE_CHAIN_FIFO0_AEMPTY_DISINTf, 1, 6, 0 },
    { FREE_CHAIN_FIFO0_AFULL_DISINTf, 1, 2, 0 },
    { FREE_CHAIN_FIFO1_AEMPTY_DISINTf, 1, 7, 0 },
    { FREE_CHAIN_FIFO1_AFULL_DISINTf, 1, 3, 0 },
    { FREE_CHAIN_FIFO2_AEMPTY_DISINTf, 1, 8, 0 },
    { FREE_CHAIN_FIFO2_AFULL_DISINTf, 1, 4, 0 },
    { FREE_CHAIN_FIFO3_AEMPTY_DISINTf, 1, 9, 0 },
    { FREE_CHAIN_FIFO3_AFULL_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr_fields[] = {
    { FLUSH0f, 1, 0, SOCF_RES|SOCF_PUNCH },
    { FLUSH1f, 1, 1, SOCF_RES|SOCF_PUNCH },
    { FLUSH2f, 1, 2, SOCF_RES|SOCF_PUNCH },
    { FLUSH3f, 1, 3, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_LR_EML_CONFIGr_fields[] = {
    { SOFTWARE_LOCK_WAITf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_LR_EML_STATUSr_fields[] = {
    { ERRCODEf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_MEM_DEBUGr_fields[] = {
    { BD_DATA_BUF_TMf, 5, 27, SOCF_LE },
    { CHAIN_FIFO_TMf, 10, 15, SOCF_LE },
    { CMD_RSP_FIFO_TMf, 10, 0, SOCF_LE },
    { DATA_BUF_TMf, 5, 10, SOCF_LE },
    { LR_EML_FIFO_TMf, 2, 25, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr_fields[] = {
    { THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TMCAr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TMCA_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TMCA_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TMCA_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TMCA_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TMCA_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TMCA_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TMCA_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TMCA_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TMCA_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TMCA_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TMCLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TMCL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TMCL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TMCL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TMCL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TMCL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TMCL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TMCL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TMCL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TMCL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TMCL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TMGVr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TMGV_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TMGV_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TMGV_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TMGV_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TMGV_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TMGV_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TMGV_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TMGV_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TMGV_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TMGV_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TMON_ADC_STS0r_fields[] = {
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { TMON_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { TMON_DATA_STROBEf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TMON_CTRL0r_fields[] = {
    { TEMP_HIGH_THRESH_REGf, 10, 0, SOCF_LE },
    { TEMP_LOW_THRESH_REGf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TMON_CTRL1r_fields[] = {
    { TEMP_MON_EN_REGf, 1, 16, 0 },
    { TEMP_MON_EVTf, 1, 31, SOCF_RO },
    { TEMP_PULSE_WIDTH_REGf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields[] = {
    { CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_CONFIGr_fields[] = {
    { CACHE_EARLY_CREDITf, 1, 26, 0 },
    { CACHE_ENABLEf, 1, 0, 0 },
    { EMC_128MODEf, 1, 25, 0 },
    { FREE_CACHE_THRESHf, 8, 1, SOCF_LE },
    { FREE_TAG_THRESHf, 8, 11, SOCF_LE },
    { MAX_USE_PER_TAGf, 6, 19, SOCF_LE },
    { V4_3232MODEf, 1, 9, 0 },
    { V6_128128MODEf, 1, 10, 0 }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_CONFIG_BCM88030_B0r_fields[] = {
    { CACHE_EARLY_CREDITf, 1, 26, 0 },
    { CACHE_ENABLEf, 1, 0, 0 },
    { EMC_128MODEf, 1, 25, 0 },
    { EML_144_MODEf, 1, 28, 0 },
    { FREE_CACHE_THRESHf, 8, 1, SOCF_LE },
    { FREE_TAG_THRESHf, 8, 11, SOCF_LE },
    { MAX_USE_PER_TAGf, 6, 19, SOCF_LE },
    { V4_3232MODEf, 1, 9, 0 },
    { V6_128128MODEf, 1, 10, 0 },
    { V6_ENABLE_3RD_PROBEf, 1, 27, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DC_PTRSr_fields[] = {
    { DC_DPTRf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { DC_FPTRf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { DC_WPTRf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DC_SPACEr_fields[] = {
    { DC_SPACEf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DEBUGr_fields[] = {
    { BYPASS_CRC32Cf, 1, 7, SOCF_RES },
    { CLEAR_MINMAX_FIFO_DEPTHf, 1, 5, SOCF_RES },
    { IGNORE_DRAM_ECCf, 1, 6, SOCF_RES },
    { REG_FIFO_PARITY_FLIPf, 1, 3, SOCF_RES },
    { TM_CI_RD_PARITY_FLIPf, 1, 2, SOCF_RES },
    { TREX2_COUNTER_MODEf, 1, 1, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT0r_fields[] = {
    { DEADLINEf, 13, 1, SOCF_LE|SOCF_RWBW },
    { LOOKUPf, 6, 14, SOCF_LE|SOCF_RWBW },
    { TABf, 6, 20, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT1r_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT2r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 14, SOCF_LE|SOCF_RWBW },
    { ITAGf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields[] = {
    { DEADLINEf, 13, 1, SOCF_LE },
    { LOOKUPf, 6, 14, SOCF_LE },
    { TABf, 6, 20, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 14, SOCF_LE },
    { ITAGf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ECC_ERROR_MEM_IDf, 4, 9, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ECC_ERROR_ADDRESSf, 9, 13, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ECC_ERROR_MEM_IDf, 4, 22, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_ERRORr_fields[] = {
    { CI_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERRORf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ERROR_BCM88030_B0r_fields[] = {
    { CI_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERRORf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { V6_COLLISIONf, 1, 5, SOCF_W1TC },
    { V6_DEFAULT_COLLISION_ERRORf, 1, 6, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_ERROR_MASKr_fields[] = {
    { CI_PARITY_ERROR_DISINTf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERROR_DISINTf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERROR_DISINTf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERROR_DISINTf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERROR_DISINTf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ERROR_MASK_BCM88030_B0r_fields[] = {
    { CI_PARITY_ERROR_DISINTf, 1, 2, 0 },
    { CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DRAM_ECC_COR_ERROR_DISINTf, 1, 1, 0 },
    { DRAM_ECC_UNCOR_ERROR_DISINTf, 1, 0, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { V6_COLLISION_DISINTf, 1, 5, 0 },
    { V6_DEFAULT_COLLISION_ERROR_DISINTf, 1, 6, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_DEPTHr_fields[] = {
    { PFIFO_DEPTHf, 8, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { WQ_REQ_FIFO_DEPTHf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_MAX_DEPTHr_fields[] = {
    { MAX_PFIFO_DEPTHf, 8, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAX_WQ_REQ_FIFO_DEPTHf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_OVERFLOW_ERRORr_fields[] = {
    { CB_REQ_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { CC_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { DC_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { KEY_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { PFIFO_OVERFLOWf, 1, 9, SOCF_W1TC },
    { WQ_REQ_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_OVERFLOWf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_OVERFLOWf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_OVERFLOWf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_OVERFLOWf, 1, 19, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_OVERFLOWf, 1, 20, SOCF_W1TC },
    { XT_DAT_FIFO0_OVERFLOWf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO1_OVERFLOWf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO2_OVERFLOWf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO3_OVERFLOWf, 1, 14, SOCF_W1TC },
    { XT_DAT_FIFO4_OVERFLOWf, 1, 15, SOCF_W1TC },
    { XT_REQ_FIFO0_OVERFLOWf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO1_OVERFLOWf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO2_OVERFLOWf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO3_OVERFLOWf, 1, 24, SOCF_W1TC },
    { XT_REQ_FIFO4_OVERFLOWf, 1, 25, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_OVERFLOW_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { CC_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { DC_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { ECL_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { KEY_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { PFIFO_OVERFLOW_DISINTf, 1, 9, 0 },
    { WQ_REQ_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { XT_DATA_DESC_FIFO0_OVERFLOW_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO1_OVERFLOW_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO2_OVERFLOW_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO3_OVERFLOW_DISINTf, 1, 19, 0 },
    { XT_DATA_DESC_FIFO4_OVERFLOW_DISINTf, 1, 20, 0 },
    { XT_DAT_FIFO0_OVERFLOW_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO1_OVERFLOW_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO2_OVERFLOW_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO3_OVERFLOW_DISINTf, 1, 14, 0 },
    { XT_DAT_FIFO4_OVERFLOW_DISINTf, 1, 15, 0 },
    { XT_REQ_FIFO0_OVERFLOW_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO1_OVERFLOW_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO2_OVERFLOW_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO3_OVERFLOW_DISINTf, 1, 24, 0 },
    { XT_REQ_FIFO4_OVERFLOW_DISINTf, 1, 25, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_PARITY_ERRORr_fields[] = {
    { CB_REQ_FIFO_PARITYf, 1, 0, SOCF_W1TC },
    { CC_FIFO_PARITYf, 1, 1, SOCF_W1TC },
    { DC_FIFO_PARITYf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_PARITYf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_PARITYf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_PARITYf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_PARITYf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_PARITYf, 1, 7, SOCF_W1TC },
    { PFIFO_PARITYf, 1, 8, SOCF_W1TC },
    { WQ_REQ_FIFO_PARITYf, 1, 9, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_PARITYf, 1, 15, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_PARITYf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_PARITYf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_PARITYf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_PARITYf, 1, 19, SOCF_W1TC },
    { XT_DAT_FIFO0_PARITYf, 1, 10, SOCF_W1TC },
    { XT_DAT_FIFO1_PARITYf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO2_PARITYf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO3_PARITYf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO4_PARITYf, 1, 14, SOCF_W1TC },
    { XT_REQ_FIFO0_PARITYf, 1, 20, SOCF_W1TC },
    { XT_REQ_FIFO1_PARITYf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO2_PARITYf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO3_PARITYf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO4_PARITYf, 1, 24, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_PARITY_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_PARITY_DISINTf, 1, 0, 0 },
    { CC_FIFO_PARITY_DISINTf, 1, 1, 0 },
    { DC_FIFO_PARITY_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_PARITY_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_PARITY_DISINTf, 1, 2, 0 },
    { ECL_FIFO_PARITY_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_PARITY_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_PARITY_DISINTf, 1, 7, 0 },
    { PFIFO_PARITY_DISINTf, 1, 8, 0 },
    { WQ_REQ_FIFO_PARITY_DISINTf, 1, 9, 0 },
    { XT_DATA_DESC_FIFO0_PARITY_DISINTf, 1, 15, 0 },
    { XT_DATA_DESC_FIFO1_PARITY_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO2_PARITY_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO3_PARITY_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO4_PARITY_DISINTf, 1, 19, 0 },
    { XT_DAT_FIFO0_PARITY_DISINTf, 1, 10, 0 },
    { XT_DAT_FIFO1_PARITY_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO2_PARITY_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO3_PARITY_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO4_PARITY_DISINTf, 1, 14, 0 },
    { XT_REQ_FIFO0_PARITY_DISINTf, 1, 20, 0 },
    { XT_REQ_FIFO1_PARITY_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO2_PARITY_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO3_PARITY_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO4_PARITY_DISINTf, 1, 24, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_UNDERFLOW_ERRORr_fields[] = {
    { CB_REQ_FIFO_UNDERFLOWf, 1, 0, SOCF_W1TC },
    { CC_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { DC_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_UNDERFLOWf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_UNDERFLOWf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_UNDERFLOWf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_UNDERFLOWf, 1, 7, SOCF_W1TC },
    { KEY_FIFO_UNDERFLOWf, 1, 8, SOCF_W1TC },
    { PFIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { WQ_REQ_FIFO_UNDERFLOWf, 1, 10, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_UNDERFLOWf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_UNDERFLOWf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_UNDERFLOWf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_UNDERFLOWf, 1, 19, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_UNDERFLOWf, 1, 20, SOCF_W1TC },
    { XT_DAT_FIFO0_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO1_UNDERFLOWf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO2_UNDERFLOWf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO3_UNDERFLOWf, 1, 14, SOCF_W1TC },
    { XT_DAT_FIFO4_UNDERFLOWf, 1, 15, SOCF_W1TC },
    { XT_REQ_FIFO0_UNDERFLOWf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO1_UNDERFLOWf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO2_UNDERFLOWf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO3_UNDERFLOWf, 1, 24, SOCF_W1TC },
    { XT_REQ_FIFO4_UNDERFLOWf, 1, 25, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_UNDERFLOW_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_UNDERFLOW_DISINTf, 1, 0, 0 },
    { CC_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { DC_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_UNDERFLOW_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_UNDERFLOW_DISINTf, 1, 2, 0 },
    { ECL_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_UNDERFLOW_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_UNDERFLOW_DISINTf, 1, 7, 0 },
    { KEY_FIFO_UNDERFLOW_DISINTf, 1, 8, 0 },
    { PFIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { WQ_REQ_FIFO_UNDERFLOW_DISINTf, 1, 10, 0 },
    { XT_DATA_DESC_FIFO0_UNDERFLOW_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO1_UNDERFLOW_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO2_UNDERFLOW_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO3_UNDERFLOW_DISINTf, 1, 19, 0 },
    { XT_DATA_DESC_FIFO4_UNDERFLOW_DISINTf, 1, 20, 0 },
    { XT_DAT_FIFO0_UNDERFLOW_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO1_UNDERFLOW_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO2_UNDERFLOW_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO3_UNDERFLOW_DISINTf, 1, 14, 0 },
    { XT_DAT_FIFO4_UNDERFLOW_DISINTf, 1, 15, 0 },
    { XT_REQ_FIFO0_UNDERFLOW_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO1_UNDERFLOW_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO2_UNDERFLOW_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO3_UNDERFLOW_DISINTf, 1, 24, 0 },
    { XT_REQ_FIFO4_UNDERFLOW_DISINTf, 1, 25, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_HASH_ADJUST_LOW_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MEM_ECC_DEBUG_CONTROLr_fields[] = {
    { CMEM_DISABLE_ECCf, 1, 0, 0 },
    { CMEM_ECC_CORRUPTf, 2, 5, SOCF_LE },
    { DC_MEM_DISABLE_ECCf, 1, 3, 0 },
    { DC_MEM_ECC_CORRUPTf, 2, 11, SOCF_LE },
    { PMEM_DISABLE_ECCf, 1, 1, 0 },
    { PMEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { WB_MEM_DISABLE_ECCf, 1, 4, 0 },
    { WB_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MEM_TM_DEBUGr_fields[] = {
    { CPHMEM_TMf, 2, 0, SOCF_LE },
    { DC_MEM_TMf, 10, 2, SOCF_LE },
    { WB_MEM_TMf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MIN_DC_SPACEr_fields[] = {
    { MIN_DC_SPACEf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_NUM_TAGS_EMPTYr_fields[] = {
    { MIN_NUM_TAGS_EMPTYf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { NUM_TAGS_EMPTYf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_TRACE_STATUSr_fields[] = {
    { DS_QE_STATUSf, 1, 0, SOCF_W1TC },
    { QE_DS_STATUSf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_TRACE_STATUS_MASKr_fields[] = {
    { DS_QE_STATUS_DISINTf, 1, 0, 0 },
    { QE_DS_STATUS_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_DATA_118_96r_fields[] = {
    { DATA_118_96f, 23, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_DATA_95_64r_fields[] = {
    { DATA_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_KEY_126_96r_fields[] = {
    { KEY_126_96f, 31, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_TABr_fields[] = {
    { TABf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TM_RESEQMEMr_fields[] = {
    { TM0f, 2, 0, SOCF_LE|SOCF_RES },
    { TM1f, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TM_RESEQMEM_BCM56560_A0r_fields[] = {
    { TM0f, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TM_RESEQMEM_BCM56860_A0r_fields[] = {
    { TM0f, 12, 0, SOCF_LE|SOCF_RES },
    { TM1f, 12, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TNCLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TNCL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TNCL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TNCL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TNCL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TNCL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TNCL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TNCL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TNCL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TNCL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TNCL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOD_TIME_OFFSETr_fields[] = {
    { PERIODf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_ARS_WRAP_CLK_PMB_ENr_fields[] = {
    { EP1_PMB_ENf, 1, 13, 0 },
    { IP0_EP2_PMB_ENf, 1, 15, 0 },
    { IP1_EP0_PMB_ENf, 1, 14, 0 },
    { IP2_PMB_ENf, 1, 12, 0 },
    { IP3A_PMB_ENf, 1, 11, 0 },
    { IP3B_PMB_ENf, 1, 10, 0 },
    { IP4_PMB_ENf, 1, 9, 0 },
    { IP5_PMB_ENf, 1, 8, 0 },
    { IPROC_TOP_PMB_ENf, 1, 1, 0 },
    { MMU0_PMB_ENf, 1, 4, 0 },
    { MMU1_PMB_ENf, 1, 5, 0 },
    { MMU2_PMB_ENf, 1, 6, 0 },
    { MMU_MBX_PMB_ENf, 1, 7, 0 },
    { PGW0_PMB_ENf, 1, 2, 0 },
    { PGW1_PMB_ENf, 1, 3, 0 },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { TOP_PMB_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_ARS_WRAP_CLK_PMB_EN_BCM56260_A0r_fields[] = {
    { EP1f, 1, 5, 0 },
    { IP1_0f, 1, 1, 0 },
    { IP1_1f, 1, 2, 0 },
    { IP2_IP3_0f, 1, 3, 0 },
    { IP2_IP3_1f, 1, 4, 0 },
    { IPROC_TOPf, 2, 17, SOCF_LE },
    { IPROC_WRAPPERf, 1, 19, 0 },
    { MMU0_1_0f, 1, 6, 0 },
    { MMU0_1_1f, 1, 7, 0 },
    { MMU0_1_2f, 1, 8, 0 },
    { MMU2f, 1, 9, 0 },
    { MXQ_UC_WRAP_2INSTf, 1, 13, 0 },
    { MXQ_UC_WRAP_4INST_0f, 1, 14, 0 },
    { MXQ_UC_WRAP_4INST_1f, 1, 15, 0 },
    { PORTMACROf, 1, 16, 0 },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES },
    { RXLP_IP0_EP2_EP3f, 1, 0, 0 },
    { TOP_0f, 1, 10, 0 },
    { TOP_1f, 1, 11, 0 },
    { TOP_2f, 1, 12, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_ARS_WRAP_CLK_PMB_EN_BCM56270_A0r_fields[] = {
    { EP1f, 1, 5, 0 },
    { IP1_0f, 1, 1, 0 },
    { IP1_1f, 1, 2, 0 },
    { IP2_IP3_0f, 1, 3, 0 },
    { IP2_IP3_1f, 1, 4, 0 },
    { IPROC_TOPf, 2, 12, SOCF_LE },
    { MMU0f, 1, 6, 0 },
    { MMU1f, 1, 7, 0 },
    { PORTMACROf, 1, 11, 0 },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RES },
    { RXLP_IP0_EP2_EP3f, 1, 0, 0 },
    { TOP_0f, 1, 8, 0 },
    { TOP_1f, 1, 9, 0 },
    { TOP_2f, 1, 10, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_AVS_CONTROLr_fields[] = {
    { OVERRIDE_AVSf, 1, 0, 0 },
    { OVERRIDE_AVS_VALUEf, 3, 1, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_AVS_CTRLr_fields[] = {
    { AVS_DISABLEf, 1, 26, 0 },
    { AVS_INTR_STAT_CLEARf, 7, 0, SOCF_LE|SOCF_RES },
    { AVS_PVTMON_BGf, 3, 13, SOCF_LE },
    { AVS_PVTMON_REF_MAXf, 3, 16, SOCF_LE },
    { AVS_PVTMON_REF_MIN0f, 4, 19, SOCF_LE },
    { AVS_PVTMON_REF_MIN1f, 3, 23, SOCF_LE },
    { AVS_SRAM_MON_N_PROCESSf, 2, 7, SOCF_LE },
    { AVS_SRAM_MON_P_PROCESSf, 2, 9, SOCF_LE },
    { AVS_SRAM_MON_VALIDf, 1, 11, 0 },
    { AVS_TMON_BGf, 3, 28, SOCF_LE },
    { AVS_VTRAP_ENABLEf, 1, 12, 0 },
    { CPU2AVS_TAP_ENf, 1, 27, 0 },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_AVS_INTR_STATUSr_fields[] = {
    { AVS_PWDf, 1, 3, SOCF_RO },
    { AVS_ROSC_THRESHOLD1f, 1, 2, SOCF_RO },
    { AVS_ROSC_THRESHOLD2f, 1, 1, SOCF_RO },
    { AVS_SW_MDONEf, 1, 0, SOCF_RO },
    { AVS_TEMPERATURE_RESETf, 1, 6, SOCF_RO },
    { AVS_TEMP_HIGH_THRESHOLDf, 1, 8, SOCF_RO },
    { AVS_TEMP_LOW_THRESHOLDf, 1, 7, SOCF_RO },
    { AVS_VDDC_MON_WARNING0f, 1, 5, SOCF_RO },
    { AVS_VDDC_MON_WARNING1f, 1, 4, SOCF_RO },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_AVS_INTR_STATUS_BCM56970_A0r_fields[] = {
    { AVS_PWDf, 1, 3, SOCF_RO },
    { AVS_ROSC_THRESHOLD1f, 1, 2, SOCF_RO },
    { AVS_ROSC_THRESHOLD2f, 1, 1, SOCF_RO },
    { AVS_SW_MDONEf, 1, 0, SOCF_RO },
    { AVS_TEMPERATURE_RESETf, 1, 6, SOCF_RO },
    { AVS_TMON_OVERTEMP_RESETf, 1, 7, SOCF_RO },
    { AVS_TMON_THRESHOLD_INTERRUPTf, 1, 8, SOCF_RO },
    { AVS_VDDC_MON_MAX0_Nf, 1, 11, SOCF_RO },
    { AVS_VDDC_MON_MAX1_Nf, 1, 12, SOCF_RO },
    { AVS_VDDC_MON_MIN0_Nf, 1, 9, SOCF_RO },
    { AVS_VDDC_MON_MIN1_Nf, 1, 10, SOCF_RO },
    { AVS_VDDC_MON_WARNING0f, 1, 5, SOCF_RO },
    { AVS_VDDC_MON_WARNING1f, 1, 4, SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_AVS_SEL_REGr_fields[] = {
    { AVS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_AVS_SEL_REG_BCM53400_A0r_fields[] = {
    { AVS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_AVS_SEL_REG_BCM56960_A0r_fields[] = {
    { AVS_SELf, 4, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_AVS_TMON_RESULTr_fields[] = {
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO },
    { TMON_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields[] = {
    { PROG_DIV_CTRLf, 12, 0, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields[] = {
    { PROG_DIV_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields[] = {
    { PROG_DIV_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields[] = {
    { PROG_DIV_CTRLf, 12, 0, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 14, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 15, 0 },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { PWRDWNf, 1, 16, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_fields[] = {
    { CPf, 2, 2, SOCF_LE },
    { CP1f, 2, 0, SOCF_LE },
    { CZf, 2, 4, SOCF_LE },
    { HOLD_CH_ALLf, 1, 24, 0 },
    { ICPf, 6, 6, SOCF_LE },
    { PDIVf, 4, 25, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { RPf, 3, 12, SOCF_LE },
    { RZf, 5, 15, SOCF_LE },
    { VCO_GAINf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields[] = {
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 22, 0 }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56260_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 18, 0 },
    { CH0_MDELf, 1, 16, 0 },
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 19, 0 },
    { CH1_MDELf, 1, 17, 0 },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { HOLD_CHf, 6, 20, SOCF_LE },
    { PLL_PWRONf, 1, 26, 0 },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 18, 0 },
    { CH0_MDELf, 1, 16, 0 },
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 19, 0 },
    { CH1_MDELf, 1, 17, 0 },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { HOLD_CHf, 6, 20, SOCF_LE },
    { ISO_INf, 1, 28, 0 },
    { PWRON_LDOf, 1, 27, 0 },
    { PWR_ONf, 1, 26, 0 },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r_fields[] = {
    { LOWER_PLL_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56270_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE },
    { CODE_VCOCALf, 2, 15, SOCF_LE },
    { ENA_VCO_CLKf, 1, 5, 0 },
    { HOLD_DELAYf, 3, 17, SOCF_LE },
    { I_MAXf, 1, 31, 0 },
    { MANUAL_VCO_TUNING_ENABLEf, 1, 20, 0 },
    { MASH11_MODEf, 1, 13, 0 },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE },
    { RATE_MANAGER_MODEf, 1, 14, 0 },
    { REFCML_BUF_BIASf, 2, 7, SOCF_LE },
    { REFCML_BUF_SUPPLY_MODEf, 1, 9, 0 },
    { VCO_CONT_ENf, 1, 6, 0 },
    { VCO_CURf, 3, 2, SOCF_LE },
    { VC_HIGHf, 1, 10, 0 },
    { VC_LOWf, 1, 11, 0 },
    { VC_RANGE_ENf, 1, 12, 0 },
    { WDT_DISABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields[] = {
    { UPPER_PLL_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r_fields[] = {
    { UPPER_PLL_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56270_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56260_B0r_fields[] = {
    { CPf, 2, 2, SOCF_LE },
    { CP1f, 2, 0, SOCF_LE },
    { CZf, 2, 4, SOCF_LE },
    { HOLD_CH_ALLf, 1, 24, 0 },
    { ICPf, 6, 6, SOCF_LE },
    { PDIVf, 4, 25, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { RPf, 3, 12, SOCF_LE },
    { RZf, 5, 15, SOCF_LE },
    { VCO_GAINf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56270_A0r_fields[] = {
    { CPf, 2, 2, SOCF_LE },
    { CP1f, 2, 0, SOCF_LE },
    { CZf, 2, 4, SOCF_LE },
    { HOLD_CH_ALLf, 1, 24, 0 },
    { ICPf, 6, 6, SOCF_LE },
    { PDIVf, 4, 25, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { RPf, 3, 12, SOCF_LE },
    { RZf, 5, 15, SOCF_LE },
    { VCO_GAINf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56270_A0r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_STATUSr_fields[] = {
    { BROAD_SYNC0_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC0_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_STATUS_BCM56260_A0r_fields[] = {
    { BROAD_SYNC0_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC0_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_B0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 18, 0 },
    { CH0_MDELf, 1, 16, 0 },
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 19, 0 },
    { CH1_MDELf, 1, 17, 0 },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { HOLD_CHf, 6, 20, SOCF_LE },
    { PLL_PWRONf, 1, 26, 0 },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56260_B0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 18, 0 },
    { CH0_MDELf, 1, 16, 0 },
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 19, 0 },
    { CH1_MDELf, 1, 17, 0 },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { HOLD_CHf, 6, 20, SOCF_LE },
    { PLL_PWRONf, 1, 26, 0 },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 18, 0 },
    { CH0_MDELf, 1, 16, 0 },
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 19, 0 },
    { CH1_MDELf, 1, 17, 0 },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { HOLD_CHf, 6, 20, SOCF_LE },
    { ISO_INf, 1, 28, 0 },
    { PWRON_LDOf, 1, 27, 0 },
    { PWR_ONf, 1, 26, 0 },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_STATUSr_fields[] = {
    { BROAD_SYNC1_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC1_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_STATUS_BCM56260_A0r_fields[] = {
    { BROAD_SYNC1_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC1_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLYf, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields[] = {
    { KAf, 3, 29, SOCF_LE|SOCF_RES },
    { KIf, 3, 26, SOCF_LE|SOCF_RES },
    { KPf, 4, 22, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields[] = {
    { FB_OFFSETf, 12, 16, SOCF_LE|SOCF_RES },
    { FB_PHASE_ENf, 1, 28, SOCF_RES },
    { PDIVf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_STATUSr_fields[] = {
    { BROAD_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 4, 22, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_5r_fields[] = {
    { CPf, 2, 20, SOCF_LE },
    { CP1f, 2, 22, SOCF_LE },
    { CZf, 2, 18, SOCF_LE },
    { ICPf, 6, 12, SOCF_LE },
    { RPf, 3, 9, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { RZf, 5, 4, SOCF_LE },
    { VCO_GAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_6r_fields[] = {
    { LDO_CTRLf, 16, 16, SOCF_LE },
    { MSC_CTRLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { RSVD_1f, 2, 18, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_FB_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0_BCM56960_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 18, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_FB_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0_BCM56970_A0r_fields[] = {
    { CH0_MDELf, 1, 10, 0 },
    { CH0_MDIVf, 9, 0, SOCF_LE },
    { ENABLEB_CH0f, 1, 11, 0 },
    { HOLD_CH0f, 1, 12, 0 },
    { PWRON_LDO_CML2CMOS_AONf, 1, 31, 0 },
    { PWRON_LDO_DCORE_AONf, 1, 29, 0 },
    { PWRON_LDO_POSTDIV_AONf, 1, 30, 0 },
    { SSC_STEPf, 16, 13, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields[] = {
    { FREF_SELf, 1, 6, SOCF_RES },
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 25, 7, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_1_BCM56960_A0r_fields[] = {
    { FREF_SELf, 1, 6, SOCF_RES },
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 8, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 7, SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_1_BCM56970_A0r_fields[] = {
    { NDIV_INTf, 10, 4, SOCF_LE },
    { PDIVf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 28, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM56560_A0r_fields[] = {
    { ISO_INf, 1, 23, SOCF_RES },
    { ISO_OUTf, 1, 24, SOCF_RES },
    { POWER_ONf, 1, 25, SOCF_RES },
    { POWER_ON_LDOf, 1, 26, SOCF_RES },
    { RSVDf, 5, 27, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 1, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM56960_A0r_fields[] = {
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM56970_A0r_fields[] = {
    { NDIV_FRAC_MODE_SELf, 1, 24, 0 },
    { NDIV_Pf, 10, 0, SOCF_LE },
    { NDIV_Qf, 10, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM53400_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE },
    { BYPASS_MODEf, 1, 20, 0 },
    { CODE_VCOCALf, 2, 15, SOCF_LE },
    { ENA_VCO_CLKf, 1, 5, 0 },
    { HOLD_DELAYf, 3, 17, SOCF_LE },
    { I_MAXf, 1, 31, 0 },
    { MASH11_MODEf, 1, 13, 0 },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE },
    { RATE_MANAGER_MODEf, 1, 14, 0 },
    { VCO_CONT_ENf, 1, 6, 0 },
    { VCO_CURf, 3, 2, SOCF_LE },
    { VCO_FB_DIV2f, 1, 8, 0 },
    { VCO_POST_DIV2f, 1, 7, 0 },
    { VCO_SELf, 1, 9, 0 },
    { VC_HIGHf, 1, 10, 0 },
    { VC_LOWf, 1, 11, 0 },
    { VC_RANGE_ENf, 1, 12, 0 },
    { WDT_DISABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM56160_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE },
    { BYPASS_MODEf, 1, 20, 0 },
    { CODE_VCOCALf, 2, 15, SOCF_LE },
    { ENA_VCO_CLKf, 1, 5, 0 },
    { HOLD_DELAYf, 3, 17, SOCF_LE },
    { I_MAXf, 1, 31, 0 },
    { MASH11_MODEf, 1, 13, 0 },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE },
    { RATE_MANAGER_MODEf, 1, 14, 0 },
    { REFCML_BUF_BIASf, 2, 7, SOCF_LE },
    { REFCML_BUF_SUPPLY_MODEf, 1, 9, 0 },
    { VCO_CONT_ENf, 1, 6, 0 },
    { VCO_CURf, 3, 2, SOCF_LE },
    { VC_HIGHf, 1, 10, 0 },
    { VC_LOWf, 1, 11, 0 },
    { VC_RANGE_ENf, 1, 12, 0 },
    { WDT_DISABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM56560_A0r_fields[] = {
    { CH0_CLK_ENABLEBf, 1, 30, SOCF_RES },
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 31, SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM56960_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM56970_A0r_fields[] = {
    { ISO_INANDOUT_AONf, 1, 2, 0 },
    { LDO_ANALOGf, 2, 19, SOCF_LE },
    { LDO_DCOREf, 2, 21, SOCF_LE },
    { LDO_POSTDIVf, 2, 23, SOCF_LE },
    { LDO_STBf, 3, 25, SOCF_LE },
    { LOCK_COUNTS_CTRLf, 2, 17, SOCF_LE },
    { LOCK_LOST_CLRf, 1, 16, 0 },
    { LOCK_PHASE_DETECTORf, 2, 28, SOCF_LE },
    { OUTPUT_CML_ENf, 1, 4, 0 },
    { POR_ENABLEf, 1, 12, 0 },
    { POST_HOLD_ALLf, 1, 6, 0 },
    { POST_RST_HOLD_SELf, 2, 10, SOCF_LE },
    { PWRON_LDO_ANALOG_AONf, 1, 0, 0 },
    { PWRON_PLL_AONf, 1, 1, 0 },
    { RANGE_SELECTIONf, 1, 15, 0 },
    { REFCLK_SOURCE_SELf, 1, 14, 0 },
    { SEL_32K_REFCLOCKf, 1, 13, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 22, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4_BCM56560_A0r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4_BCM56960_A0r_fields[] = {
    { ISO_INf, 1, 0, SOCF_RES },
    { KAf, 3, 10, SOCF_LE|SOCF_RES },
    { KIf, 3, 7, SOCF_LE|SOCF_RES },
    { KPf, 4, 3, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 1, SOCF_RES },
    { PWR_ONf, 1, 2, SOCF_RES },
    { RSVDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4_BCM56970_A0r_fields[] = {
    { FB_ENf, 1, 24, 0 },
    { FREFEFF_INFOf, 6, 0, SOCF_LE },
    { KAf, 4, 12, SOCF_LE },
    { KIf, 3, 16, SOCF_LE },
    { KPf, 4, 20, SOCF_LE },
    { PWM_RATEf, 3, 8, SOCF_LE },
    { VCO_FB_DIV2f, 1, 6, 0 }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_5_BCM53570_A0r_fields[] = {
    { CPf, 2, 20, SOCF_LE },
    { CP1f, 2, 22, SOCF_LE },
    { CZf, 2, 18, SOCF_LE },
    { ICPf, 6, 12, SOCF_LE },
    { RPf, 3, 9, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { RZf, 5, 4, SOCF_LE },
    { VCO_GAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields[] = {
    { PLL_FBDIV_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_5_BCM56970_A0r_fields[] = {
    { DCO_BYPASSf, 12, 8, SOCF_LE },
    { DCO_BYPASS_ENf, 1, 7, 0 },
    { DISABLE_EXTRA_POSTDIVISIONf, 1, 24, 0 },
    { DISABLE_WDT_RESETf, 1, 27, 0 },
    { DOWNSHIFTDCOf, 1, 31, 0 },
    { EXTRA_SETTLINGf, 1, 22, 0 },
    { EXT_EXTRADIVf, 2, 25, SOCF_LE },
    { FAST_LOCKf, 1, 21, 0 },
    { INIT_WITH_BYPASSf, 1, 20, 0 },
    { NDIV_RELOCKf, 1, 23, 0 },
    { PROG_FBSLEW_CTRLf, 2, 28, SOCF_LE },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 3, 0 },
    { STAT_SELECTf, 3, 0, SOCF_LE },
    { STAT_UPDATEf, 1, 6, 0 },
    { UPSHIFTDCOf, 1, 30, 0 }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_6_BCM56160_A0r_fields[] = {
    { LDO_CTRLf, 16, 16, SOCF_LE },
    { MSC_CTRLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_6_BCM56560_A0r_fields[] = {
    { PLL_FBDIV_1f, 16, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_6_BCM56970_A0r_fields[] = {
    { D2C_GATE_BIASf, 2, 0, SOCF_LE },
    { D2C_TAIL_RESf, 3, 2, SOCF_LE },
    { D2C_TERM_ENf, 3, 5, SOCF_LE },
    { DISABLE_SMOOTHERf, 1, 24, 0 },
    { LDO_CML2CMOSf, 2, 27, SOCF_LE },
    { PROG_SMTH_ADD_SUBf, 2, 25, SOCF_LE },
    { RESERVEDf, 10, 12, SOCF_LE|SOCF_RES },
    { TBUF_LOWPWR_ENf, 1, 10, 0 },
    { TBUF_RESADJf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7_BCM53570_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7_BCM56160_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields[] = {
    { PROG_DIV_CTRLf, 12, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7_BCM56970_A0r_fields[] = {
    { AUTOCONFIGON_NDIVUPDATEf, 1, 27, 0 },
    { CTRL_DCPROBE_OUTf, 3, 24, SOCF_LE },
    { DIV2DIV4_ONf, 1, 28, 0 },
    { SSC_DOWNSPREADf, 1, 23, 0 },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 22, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL0_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_LOCK_LOSTf, 1, 12, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 18, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 11, SOCF_LE|SOCF_RES },
    { KIf, 3, 8, SOCF_LE|SOCF_RES },
    { KPf, 4, 4, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { REFCLK_SELf, 1, 3, SOCF_RES },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_5r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_0_BCM56850_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLY1f, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_0_BCM56860_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { POWER_ONf, 1, 18, SOCF_RES },
    { POWER_ON_LDOf, 1, 19, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_FB_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_1_BCM56850_A0r_fields[] = {
    { BYPASS_PORf, 1, 0, 0 },
    { D2C_HYST_ENf, 1, 1, 0 },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE },
    { SSC_MODEf, 1, 8, 0 },
    { TESTOUT_ENf, 1, 3, 0 },
    { TEST_SELf, 1, 2, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_1_BCM56860_A0r_fields[] = {
    { FREF_SELf, 1, 6, SOCF_RES },
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 25, 7, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, 0 },
    { LOAD_EN_CH0f, 1, 17, 0 },
    { PDIVf, 3, 18, SOCF_LE },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_2_BCM56860_A0r_fields[] = {
    { ISO_INf, 1, 23, SOCF_RES },
    { ISO_OUTf, 1, 24, SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 1, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_3_BCM56850_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_3_BCM56860_A0r_fields[] = {
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_4_BCM56850_A0r_fields[] = {
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, SOCF_RES },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_4_BCM56860_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_BS_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_CTRL_REGISTER_4r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 16, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_CTRL_REGISTER_5r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { PLL_TEST_ENf, 1, 3, SOCF_RES },
    { PWRDWNf, 1, 8, SOCF_RES },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_STATUSr_fields[] = {
    { CES_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CES_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CES_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CI_DDR_PHY_REG_CTRLr_fields[] = {
    { PHY_REG_ACKf, 1, 31, SOCF_W1TC },
    { PHY_REG_ADDRf, 13, 0, SOCF_LE },
    { PHY_REG_ERR_ACKf, 1, 28, SOCF_W1TC },
    { PHY_REG_RD_WR_Nf, 1, 29, 0 },
    { PHY_REG_REQf, 1, 30, SOCF_PUNCH },
    { RESERVEDf, 15, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CI_PHY_CONTROLr_fields[] = {
    { DDR_RESET_Nf, 1, 1, 0 },
    { FORCE_CKE_RST_Nf, 1, 4, 0 },
    { PHY_SW_INITf, 1, 0, 0 },
    { PLL_HOLD_CHf, 1, 3, 0 },
    { PLL_PWRDNf, 1, 2, 0 },
    { PLL_RESETBf, 1, 5, 0 },
    { UPD_VDLf, 1, 6, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CI_PHY_STATUSr_fields[] = {
    { EDC_DETECTOR_STATUSf, 1, 0, SOCF_RO|SOCF_RES },
    { PWRUP_RSBf, 1, 2, SOCF_RO|SOCF_RES },
    { READYf, 1, 3, SOCF_RO|SOCF_RES },
    { VDL_MONITOR_STATUSf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PCGr_fields[] = {
    { EDATABUF_PCGf, 1, 11, 0 },
    { EFPMOD_PCGf, 1, 13, 0 },
    { EFPPARS_PCGf, 1, 14, 0 },
    { EFP_PCGf, 1, 12, 0 },
    { EHCPM_PCGf, 1, 15, 0 },
    { EINITBUF_PCGf, 1, 16, 0 },
    { EIPT_PCGf, 1, 17, 0 },
    { EL3_PCGf, 1, 18, 0 },
    { EPMOD_PCGf, 1, 19, 0 },
    { ESW_PCGf, 1, 20, 0 },
    { EVLAN_PCGf, 1, 21, 0 },
    { ICFG_PCGf, 1, 1, 0 },
    { IDISC_PCGf, 1, 2, 0 },
    { IFP_PCGf, 1, 3, 0 },
    { IMPLS_PCGf, 1, 4, 0 },
    { IPARS_PCGf, 1, 5, 0 },
    { IRSEL1_PCGf, 1, 6, 0 },
    { IRSEL2_PCGf, 1, 7, 0 },
    { ISW1_PCGf, 1, 8, 0 },
    { IVP_PCGf, 1, 9, 0 },
    { IVXLT_PCGf, 1, 10, 0 },
    { L2L3_PCGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PCG_BCM56560_A0r_fields[] = {
    { EDATABUF_PCGf, 1, 11, 0 },
    { EFPMOD_PCGf, 1, 13, 0 },
    { EFPPARS_PCGf, 1, 14, 0 },
    { EFP_PCGf, 1, 12, 0 },
    { EHCPM_PCGf, 1, 15, 0 },
    { EINITBUF_PCGf, 1, 16, 0 },
    { EIPT_PCGf, 1, 17, 0 },
    { EL3_PCGf, 1, 18, 0 },
    { EPMOD_PCGf, 1, 19, 0 },
    { ESW_PCGf, 1, 20, 0 },
    { EVLAN_PCGf, 1, 21, 0 },
    { ICFG_PCGf, 1, 1, 0 },
    { IDISC_PCGf, 1, 2, 0 },
    { IFP_PCGf, 1, 3, 0 },
    { IMPLS_PCGf, 1, 4, 0 },
    { IPARS_PCGf, 1, 5, 0 },
    { IRSEL1_PCGf, 1, 6, 0 },
    { IRSEL2_PCGf, 1, 7, 0 },
    { ISW1_PCGf, 1, 8, 0 },
    { IVP_PCGf, 1, 9, 0 },
    { IVXLT_PCGf, 1, 10, 0 },
    { L2L3_PCGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PCG_BCM56960_A0r_fields[] = {
    { EFPMOD_PCGf, 1, 9, SOCF_RES },
    { EFPPARS_PCGf, 1, 10, SOCF_RES },
    { EFP_PCGf, 1, 8, SOCF_RES },
    { EHCPM_PCGf, 1, 11, SOCF_RES },
    { EIPT_PCGf, 1, 12, SOCF_RES },
    { EL3_PCGf, 1, 13, SOCF_RES },
    { EPMOD_PCGf, 1, 14, SOCF_RES },
    { ESW_PCGf, 1, 15, SOCF_RES },
    { EVLAN_PCGf, 1, 16, SOCF_RES },
    { ICFG_PCGf, 1, 0, SOCF_RES },
    { IFP_PCGf, 1, 1, SOCF_RES },
    { IFWD_PCGf, 1, 17, SOCF_RES },
    { IPARS_PCGf, 1, 2, SOCF_RES },
    { IRSEL1_PCGf, 1, 3, SOCF_RES },
    { IRSEL2_PCGf, 1, 4, SOCF_RES },
    { ISW1_PCGf, 1, 5, SOCF_RES },
    { ISW2_PCGf, 1, 18, SOCF_RES },
    { IVP_PCGf, 1, 6, SOCF_RES },
    { IVXLT_PCGf, 1, 7, SOCF_RES },
    { RESERVED_0f, 13, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSGr_fields[] = {
    { EDATABUF_PSGf, 1, 11, 0 },
    { EFPMOD_PSGf, 1, 13, 0 },
    { EFPPARS_PSGf, 1, 14, 0 },
    { EFP_PSGf, 1, 12, 0 },
    { EHCPM_PSGf, 1, 15, 0 },
    { EINITBUF_PSGf, 1, 16, 0 },
    { EIPT_PSGf, 1, 17, 0 },
    { EL3_PSGf, 1, 18, 0 },
    { EPMOD_PSGf, 1, 19, 0 },
    { ESW_PSGf, 1, 20, 0 },
    { EVLAN_PSGf, 1, 21, 0 },
    { ICFG_PSGf, 1, 1, 0 },
    { IDISC_PSGf, 1, 2, 0 },
    { IFP_PSGf, 1, 3, 0 },
    { IMPLS_PSGf, 1, 4, 0 },
    { IPARS_PSGf, 1, 5, 0 },
    { IRSEL1_PSGf, 1, 6, 0 },
    { IRSEL2_PSGf, 1, 7, 0 },
    { ISW1_PSGf, 1, 8, 0 },
    { IVP_PSGf, 1, 9, 0 },
    { IVXLT_PSGf, 1, 10, 0 },
    { L2L3_PSGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM53400_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 25, SOCF_RES },
    { ECFG_PSGf, 1, 9, SOCF_RES },
    { EFPMOD_PSGf, 1, 13, SOCF_RES },
    { EFPPARS_PSGf, 1, 14, SOCF_RES },
    { EFP_PSGf, 1, 12, SOCF_RES },
    { EHCPM_PSGf, 1, 15, SOCF_RES },
    { EINITBUF_PSGf, 1, 16, SOCF_RES },
    { EL3_PSGf, 1, 18, SOCF_RES },
    { EPARS_PSGf, 1, 11, SOCF_RES },
    { EPMOD_PSGf, 1, 19, SOCF_RES },
    { ESW_PSGf, 1, 20, SOCF_RES },
    { EVLAN_PSGf, 1, 21, SOCF_RES },
    { EVXLT_PSGf, 1, 17, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { IRSEL2_PSGf, 1, 7, SOCF_RES },
    { ISW1_PSGf, 1, 8, SOCF_RES },
    { IVLAN_PSGf, 1, 4, SOCF_RES },
    { IVXLT_PSGf, 1, 10, SOCF_RES },
    { L2LU_CLK_ENFORCEf, 1, 22, SOCF_RES },
    { L2MC_CLK_ENFORCEf, 1, 23, SOCF_RES },
    { L3LU_CLK_ENFORCEf, 1, 24, SOCF_RES },
    { L3MC_PSGf, 1, 0, SOCF_RES },
    { RSVD_26f, 6, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56150_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 25, SOCF_RES },
    { CLK_ENFORCE_GPORTf, 1, 26, SOCF_RES },
    { CLK_ENFORCE_XLPORTf, 1, 27, SOCF_RES },
    { ECFG_PSGf, 1, 9, SOCF_RES },
    { EFPMOD_PSGf, 1, 13, SOCF_RES },
    { EFPPARS_PSGf, 1, 14, SOCF_RES },
    { EFP_PSGf, 1, 12, SOCF_RES },
    { EHCPM_PSGf, 1, 15, SOCF_RES },
    { EINITBUF_PSGf, 1, 16, SOCF_RES },
    { EL3_PSGf, 1, 18, SOCF_RES },
    { EPARS_PSGf, 1, 11, SOCF_RES },
    { EPMOD_PSGf, 1, 19, SOCF_RES },
    { ESW_PSGf, 1, 20, SOCF_RES },
    { EVLAN_PSGf, 1, 21, SOCF_RES },
    { EVXLT_PSGf, 1, 17, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { IRSEL2_PSGf, 1, 7, SOCF_RES },
    { ISW1_PSGf, 1, 8, SOCF_RES },
    { IVLAN_PSGf, 1, 4, SOCF_RES },
    { IVXLT_PSGf, 1, 10, SOCF_RES },
    { L2LU_CLK_ENFORCEf, 1, 22, SOCF_RES },
    { L2MC_CLK_ENFORCEf, 1, 23, SOCF_RES },
    { L3LU_CLK_ENFORCEf, 1, 24, SOCF_RES },
    { L3MC_PSGf, 1, 0, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56340_A0r_fields[] = {
    { EDB_CLK_ENFORCEf, 1, 20, SOCF_RES },
    { EFPMOD_PSGf, 1, 10, SOCF_RES },
    { EFPPARS_PSGf, 1, 11, SOCF_RES },
    { EFP_PSGf, 1, 9, SOCF_RES },
    { EHCPM_PSGf, 1, 12, SOCF_RES },
    { EINITBUF_PSGf, 1, 13, SOCF_RES },
    { EIPT_PSGf, 1, 14, SOCF_RES },
    { EL3_PSGf, 1, 15, SOCF_RES },
    { EPMOD_PSGf, 1, 16, SOCF_RES },
    { ESW_PSGf, 1, 17, SOCF_RES },
    { EVLAN_PSGf, 1, 18, SOCF_RES },
    { IBOD_CLK_ENFORCEf, 1, 19, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IMPLS_PSGf, 1, 4, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { ISW1_PSGf, 1, 7, SOCF_RES },
    { IVXLT_PSGf, 1, 8, SOCF_RES },
    { L2L3_PSGf, 1, 0, SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56560_A0r_fields[] = {
    { EDATABUF_PSGf, 1, 11, 0 },
    { EFPMOD_PSGf, 1, 13, 0 },
    { EFPPARS_PSGf, 1, 14, 0 },
    { EFP_PSGf, 1, 12, 0 },
    { EHCPM_PSGf, 1, 15, 0 },
    { EINITBUF_PSGf, 1, 16, 0 },
    { EIPT_PSGf, 1, 17, 0 },
    { EL3_PSGf, 1, 18, 0 },
    { EPMOD_PSGf, 1, 19, 0 },
    { ESW_PSGf, 1, 20, 0 },
    { EVLAN_PSGf, 1, 21, 0 },
    { ICFG_PSGf, 1, 1, 0 },
    { IDISC_PSGf, 1, 2, 0 },
    { IFP_PSGf, 1, 3, 0 },
    { IMPLS_PSGf, 1, 4, 0 },
    { IPARS_PSGf, 1, 5, 0 },
    { IRSEL1_PSGf, 1, 6, 0 },
    { IRSEL2_PSGf, 1, 7, 0 },
    { ISW1_PSGf, 1, 8, 0 },
    { IVP_PSGf, 1, 9, 0 },
    { IVXLT_PSGf, 1, 10, 0 },
    { L2L3_PSGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56960_A0r_fields[] = {
    { EDATABUF_PSGf, 1, 19, SOCF_RES },
    { EFPMOD_PSGf, 1, 9, SOCF_RES },
    { EFPPARS_PSGf, 1, 10, SOCF_RES },
    { EFP_PSGf, 1, 8, SOCF_RES },
    { EHCPM_PSGf, 1, 11, SOCF_RES },
    { EINITBUF_PSGf, 1, 20, SOCF_RES },
    { EIPT_PSGf, 1, 12, SOCF_RES },
    { EL3_PSGf, 1, 13, SOCF_RES },
    { EPMOD_PSGf, 1, 14, SOCF_RES },
    { ESW_PSGf, 1, 15, SOCF_RES },
    { EVLAN_PSGf, 1, 16, SOCF_RES },
    { ICFG_PSGf, 1, 0, SOCF_RES },
    { IFP_PSGf, 1, 1, SOCF_RES },
    { IFWD_PSGf, 1, 17, SOCF_RES },
    { IPARS_PSGf, 1, 2, SOCF_RES },
    { IRSEL1_PSGf, 1, 3, SOCF_RES },
    { IRSEL2_PSGf, 1, 4, SOCF_RES },
    { ISW1_PSGf, 1, 5, SOCF_RES },
    { ISW2_PSGf, 1, 18, SOCF_RES },
    { IVP_PSGf, 1, 6, SOCF_RES },
    { IVXLT_PSGf, 1, 7, SOCF_RES },
    { RESERVED_0f, 11, 21, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CMICD_IOPAD_CTRL_0r_fields[] = {
    { IPROC_SPI2_MISO_DRIVEf, 3, 24, SOCF_LE },
    { IPROC_SPI2_MISO_HYSf, 1, 29, 0 },
    { IPROC_SPI2_MISO_INDf, 1, 30, 0 },
    { IPROC_SPI2_MISO_PULLf, 2, 27, SOCF_LE },
    { IPROC_SPI2_MISO_SRCf, 1, 31, 0 },
    { IPROC_SPI2_MOSI_DRIVEf, 3, 0, SOCF_LE },
    { IPROC_SPI2_MOSI_HYSf, 1, 5, 0 },
    { IPROC_SPI2_MOSI_INDf, 1, 6, 0 },
    { IPROC_SPI2_MOSI_PULLf, 2, 3, SOCF_LE },
    { IPROC_SPI2_MOSI_SRCf, 1, 7, 0 },
    { IPROC_SPI2_SCK_DRIVEf, 3, 8, SOCF_LE },
    { IPROC_SPI2_SCK_HYSf, 1, 13, 0 },
    { IPROC_SPI2_SCK_INDf, 1, 14, 0 },
    { IPROC_SPI2_SCK_PULLf, 2, 11, SOCF_LE },
    { IPROC_SPI2_SCK_SRCf, 1, 15, 0 },
    { IPROC_SPI2_SS_N_DRIVEf, 3, 16, SOCF_LE },
    { IPROC_SPI2_SS_N_HYSf, 1, 21, 0 },
    { IPROC_SPI2_SS_N_INDf, 1, 22, 0 },
    { IPROC_SPI2_SS_N_PULLf, 2, 19, SOCF_LE },
    { IPROC_SPI2_SS_N_SRCf, 1, 23, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CMICD_IOPAD_CTRL_1r_fields[] = {
    { IPROC_BS1_CLK_DRIVEf, 3, 8, SOCF_LE },
    { IPROC_BS1_CLK_HYSf, 1, 13, 0 },
    { IPROC_BS1_CLK_INDf, 1, 14, 0 },
    { IPROC_BS1_CLK_PULLf, 2, 11, SOCF_LE },
    { IPROC_BS1_CLK_SRCf, 1, 15, 0 },
    { IPROC_BS1_HB_DRIVEf, 3, 16, SOCF_LE },
    { IPROC_BS1_HB_HYSf, 1, 21, 0 },
    { IPROC_BS1_HB_INDf, 1, 22, 0 },
    { IPROC_BS1_HB_PULLf, 2, 19, SOCF_LE },
    { IPROC_BS1_HB_SRCf, 1, 23, 0 },
    { IPROC_BS1_TC_DRIVEf, 3, 24, SOCF_LE },
    { IPROC_BS1_TC_HYSf, 1, 29, 0 },
    { IPROC_BS1_TC_INDf, 1, 30, 0 },
    { IPROC_BS1_TC_PULLf, 2, 27, SOCF_LE },
    { IPROC_BS1_TC_SRCf, 1, 31, 0 },
    { IPROC_I2C_MODE_HVf, 1, 0, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CMICD_IOPAD_CTRL_2r_fields[] = {
    { IPROC_BS0_CLK_DRIVEf, 3, 24, SOCF_LE },
    { IPROC_BS0_CLK_HYSf, 1, 29, 0 },
    { IPROC_BS0_CLK_INDf, 1, 30, 0 },
    { IPROC_BS0_CLK_PULLf, 2, 27, SOCF_LE },
    { IPROC_BS0_CLK_SRCf, 1, 31, 0 },
    { IPROC_BS0_HB_DRIVEf, 3, 8, SOCF_LE },
    { IPROC_BS0_HB_HYSf, 1, 13, 0 },
    { IPROC_BS0_HB_INDf, 1, 14, 0 },
    { IPROC_BS0_HB_PULLf, 2, 11, SOCF_LE },
    { IPROC_BS0_HB_SRCf, 1, 15, 0 },
    { IPROC_BS0_TC_DRIVEf, 3, 0, SOCF_LE },
    { IPROC_BS0_TC_HYSf, 1, 5, 0 },
    { IPROC_BS0_TC_INDf, 1, 6, 0 },
    { IPROC_BS0_TC_PULLf, 2, 3, SOCF_LE },
    { IPROC_BS0_TC_SRCf, 1, 7, 0 },
    { IPROC_LED0_CLK_DRIVEf, 3, 16, SOCF_LE },
    { IPROC_LED0_CLK_HYSf, 1, 21, 0 },
    { IPROC_LED0_CLK_INDf, 1, 22, 0 },
    { IPROC_LED0_CLK_PULLf, 2, 19, SOCF_LE },
    { IPROC_LED0_CLK_SRCf, 1, 23, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CMICD_IOPAD_CTRL_3r_fields[] = {
    { IPROC_LED0_DATA_DRIVEf, 3, 0, SOCF_LE },
    { IPROC_LED0_DATA_HYSf, 1, 5, 0 },
    { IPROC_LED0_DATA_INDf, 1, 6, 0 },
    { IPROC_LED0_DATA_PULLf, 2, 3, SOCF_LE },
    { IPROC_LED0_DATA_SRCf, 1, 7, 0 },
    { IPROC_LED1_CLK_DRIVEf, 3, 8, SOCF_LE },
    { IPROC_LED1_CLK_HYSf, 1, 13, 0 },
    { IPROC_LED1_CLK_INDf, 1, 14, 0 },
    { IPROC_LED1_CLK_PULLf, 2, 11, SOCF_LE },
    { IPROC_LED1_CLK_SRCf, 1, 15, 0 },
    { IPROC_LED1_DATA_DRIVEf, 3, 16, SOCF_LE },
    { IPROC_LED1_DATA_HYSf, 1, 21, 0 },
    { IPROC_LED1_DATA_INDf, 1, 22, 0 },
    { IPROC_LED1_DATA_PULLf, 2, 19, SOCF_LE },
    { IPROC_LED1_DATA_SRCf, 1, 23, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SELr_fields[] = {
    { CORE_CLK_FREQ_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 1, 3, 0 },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RES },
    { SW_CORE_CLK_SEL_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SEL_BCM56560_A0r_fields[] = {
    { CORE_CLK_FREQ_SELf, 3, 0, SOCF_LE },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 3, SOCF_RES },
    { SW_CORE_CLK_SEL_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SEL_BCM56860_A0r_fields[] = {
    { CORE_CLK_FREQ_SELf, 3, 0, SOCF_LE },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 3, SOCF_RES },
    { SW_CORE_CLK_SEL_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SEL_BCM56960_A0r_fields[] = {
    { CORE_CLK_0_FREQ_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { CORE_CLK_1_FREQ_SELf, 3, 4, SOCF_LE|SOCF_RES },
    { COUNTER_THRESHOLDf, 16, 10, SOCF_LE|SOCF_RES },
    { HW_CTRL_ENf, 1, 9, SOCF_RES },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RES },
    { SW_CLK_MUX_SELf, 1, 8, SOCF_RES },
    { SW_CORE_CLK_0_SEL_ENf, 1, 3, SOCF_RES },
    { SW_CORE_CLK_1_SEL_ENf, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SEL_BCM56970_A0r_fields[] = {
    { CORE_CLK_0_FREQ_SELf, 4, 0, SOCF_LE|SOCF_RES },
    { DPP_CLK_RATIO_SELf, 2, 4, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RES },
    { SW_CORE_CLK_0_SEL_ENf, 1, 6, SOCF_RES },
    { SW_CORE_CLK_DFS_ENf, 1, 7, SOCF_RES },
    { SW_CORE_CLK_DFS_NDIV_TARGETf, 10, 16, SOCF_LE|SOCF_RES },
    { SW_CORE_CLK_DFS_STEP_SIZEf, 2, 14, SOCF_LE|SOCF_RES },
    { SW_CORE_CLK_DFS_WAIT_CYCLEf, 6, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_LDO_CTRLr_fields[] = {
    { BANDGAP_REF_VOLTAGE_TRIMMINGf, 4, 11, SOCF_LE|SOCF_RES },
    { BANDGAP_TEMP_COEF_TUNINGf, 4, 0, SOCF_LE|SOCF_RES },
    { CURRENT_LIMIT_ADJUSTMENTf, 1, 9, SOCF_RES },
    { INRUSH_CURRENT_ADJUSTMENTf, 1, 10, SOCF_RES },
    { LEAKAGE_SENSING_ADJUSTMENTf, 2, 15, SOCF_LE|SOCF_RES },
    { LEAKAGE_SENSING_CONTROLf, 1, 8, SOCF_RES },
    { OUTPUT_VOLTAGE_TUNINGf, 4, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 19, SOCF_RES },
    { RSVD2f, 2, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 11, 21, SOCF_LE|SOCF_RES },
    { VREGCNTL_ENf, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields[] = {
    { BANDGAP_REF_VOLTAGE_TRIMMINGf, 4, 11, SOCF_LE|SOCF_RES },
    { BANDGAP_TEMP_COEF_TUNINGf, 4, 0, SOCF_LE|SOCF_RES },
    { CURRENT_LIMIT_ADJUSTMENTf, 1, 9, SOCF_RES },
    { INRUSH_CURRENT_ADJUSTMENTf, 1, 10, SOCF_RES },
    { LEAKAGE_SENSING_ADJUSTMENTf, 2, 15, SOCF_LE|SOCF_RES },
    { LEAKAGE_SENSING_CONTROLf, 1, 8, SOCF_RES },
    { OUTPUT_VOLTAGE_TUNINGf, 4, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 19, SOCF_RES },
    { RSVD2f, 2, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 11, 21, SOCF_LE|SOCF_RES },
    { VREGCNTL_ENf, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_0r_fields[] = {
    { CH0_MDELf, 1, 8, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 1, 17, SOCF_RES },
    { CH5_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 18, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_1r_fields[] = {
    { CH1_MDELf, 1, 25, SOCF_RES },
    { CH1_MDIVf, 8, 17, SOCF_LE|SOCF_RES },
    { CH_HOLD_ALLf, 1, 12, SOCF_RES },
    { FB_PHASE_ENf, 1, 13, SOCF_RES },
    { HOLD_CH0f, 1, 0, SOCF_RES },
    { ISO_INf, 1, 16, SOCF_RES },
    { KIf, 3, 1, SOCF_LE|SOCF_RES },
    { KPf, 4, 4, SOCF_LE|SOCF_RES },
    { KPPf, 4, 8, SOCF_LE|SOCF_RES },
    { PWRONf, 1, 15, SOCF_RES },
    { PWRON_LDOf, 1, 14, SOCF_RES },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_2r_fields[] = {
    { CH2_MDELf, 1, 8, SOCF_RES },
    { CH2_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 1, 17, SOCF_RES },
    { CH3_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 1, 26, SOCF_RES },
    { CH4_MDIVf, 8, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_3r_fields[] = {
    { BYPASS_FINEf, 1, 17, SOCF_RES },
    { DCO_BYPASSf, 16, 0, SOCF_LE|SOCF_RES },
    { DCO_BYPASS_ENABLEf, 1, 16, SOCF_RES },
    { DIV4_DIV2Bf, 1, 28, SOCF_RES },
    { LC_BOOSTf, 1, 27, SOCF_RES },
    { MUX_OUT_SELf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 18, SOCF_RES },
    { STAT_SELECTf, 3, 19, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 24, SOCF_RES },
    { T2DCLK_ENf, 1, 25, SOCF_RES },
    { T2DCLK_SELf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_4r_fields[] = {
    { BANG_BANGf, 1, 15, SOCF_RES },
    { BIN_SELf, 4, 16, SOCF_LE|SOCF_RES },
    { CMLBUF0_PWRONf, 1, 1, SOCF_RES },
    { CMLBUF1_PWRONf, 1, 2, SOCF_RES },
    { EN_VCO_CLKf, 1, 0, SOCF_RES },
    { LDO_CTRLf, 6, 7, SOCF_LE|SOCF_RES },
    { MUX_TEST_SELf, 3, 3, SOCF_LE|SOCF_RES },
    { POST_RST_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 13, SOCF_LE|SOCF_RES },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { TESTBUF_PWRONf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_6r_fields[] = {
    { AUX_POST_DIFFCMOS_ENf, 1, 5, 0 },
    { ISO_INANDOUT_AONf, 1, 2, 0 },
    { LDO_ANALOGf, 2, 19, SOCF_LE },
    { LDO_DCOREf, 2, 21, SOCF_LE },
    { LDO_POSTDIVf, 2, 23, SOCF_LE },
    { LDO_STBf, 3, 25, SOCF_LE },
    { LOCK_COUNTS_CTRLf, 2, 17, SOCF_LE },
    { LOCK_LOST_CLRf, 1, 16, 0 },
    { LOCK_PHASE_DETECTORf, 2, 28, SOCF_LE },
    { OUTPUT_CML_ENf, 1, 4, 0 },
    { POR_ENABLEf, 1, 12, 0 },
    { POST_HOLD_ALLf, 1, 6, 0 },
    { POST_RST_HOLD_SELf, 2, 10, SOCF_LE },
    { PWRON_LDO_ANALOG_AONf, 1, 0, 0 },
    { PWRON_PLL_AONf, 1, 1, 0 },
    { RANGE_SELECTIONf, 1, 15, 0 },
    { REFCLK_SOURCE_SELf, 1, 14, 0 },
    { SEL_32K_REFCLOCKf, 1, 13, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_11r_fields[] = {
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_0_BCM56970_A0r_fields[] = {
    { BYP_ENf, 1, 9, 0 },
    { CH0_MDELf, 1, 10, 0 },
    { CH0_MDIVf, 9, 0, SOCF_LE },
    { CH1_MDELf, 1, 26, 0 },
    { CH1_MDIVf, 9, 16, SOCF_LE },
    { ENABLEB_CH0f, 1, 11, 0 },
    { ENABLEB_CH1f, 1, 27, 0 },
    { HOLD_CH0f, 1, 12, 0 },
    { HOLD_CH1f, 1, 28, 0 },
    { PWRON_LDO_CML2CMOS_AONf, 1, 31, 0 },
    { PWRON_LDO_DCORE_AONf, 1, 29, 0 },
    { PWRON_LDO_POSTDIV_AONf, 1, 30, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_1_BCM56970_A0r_fields[] = {
    { CH2_MDELf, 1, 10, 0 },
    { CH2_MDIVf, 9, 0, SOCF_LE },
    { CH3_MDELf, 1, 26, 0 },
    { CH3_MDIVf, 9, 16, SOCF_LE },
    { ENABLEB_CH2f, 1, 11, 0 },
    { ENABLEB_CH3f, 1, 27, 0 },
    { HOLD_CH2f, 1, 12, 0 },
    { HOLD_CH3f, 1, 28, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_2_BCM56970_A0r_fields[] = {
    { CH4_MDELf, 1, 10, 0 },
    { CH4_MDIVf, 9, 0, SOCF_LE },
    { ENABLEB_CH4f, 1, 11, 0 },
    { HOLD_CH4f, 1, 12, 0 },
    { I_RESERVEDf, 5, 13, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_3_BCM56970_A0r_fields[] = {
    { CH5_MDELf, 1, 10, 0 },
    { CH5_MDIVf, 9, 0, SOCF_LE },
    { ENABLEB_CH5f, 1, 11, 0 },
    { HOLD_CH5f, 1, 12, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_4_BCM56970_A0r_fields[] = {
    { AUX_POST_ENABLEBf, 1, 22, 0 },
    { AUX_POST_HOLDf, 1, 23, 0 },
    { AUX_POST_MDIVf, 2, 20, SOCF_LE },
    { NDIV_INTf, 10, 4, SOCF_LE },
    { PDIVf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_1r_fields[] = {
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 6, SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_2r_fields[] = {
    { KAf, 3, 27, SOCF_LE|SOCF_RES },
    { KIf, 3, 24, SOCF_LE|SOCF_RES },
    { KPf, 4, 20, SOCF_LE|SOCF_RES },
    { NDIV_FRACf, 20, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3r_fields[] = {
    { CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 10, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 16, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 28, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_4r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { NDIV_FRACf, 20, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 28, SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_6r_fields[] = {
    { CH1_CLK_ENABLEf, 1, 11, SOCF_RES },
    { CH2_CLK_ENABLEf, 1, 12, SOCF_RES },
    { CH3_CLK_ENABLEf, 1, 13, SOCF_RES },
    { CH4_CLK_ENABLEf, 1, 14, SOCF_RES },
    { CH4_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH5_CLK_ENABLEf, 1, 15, SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_1_BCM56270_A0r_fields[] = {
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 6, SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56260_A0r_fields[] = {
    { CH1_CLK_ENABLEf, 1, 30, SOCF_RES },
    { CH3_CLK_ENABLEf, 1, 31, SOCF_RES },
    { ISO_INf, 1, 18, SOCF_RES },
    { ISO_OUTf, 1, 17, SOCF_RES },
    { NDIV_INTf, 10, 20, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 16, SOCF_RES },
    { PWR_ONf, 1, 19, SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56270_A0r_fields[] = {
    { CH1_CLK_ENABLEf, 1, 30, SOCF_RES },
    { CH3_CLK_ENABLEf, 1, 31, SOCF_RES },
    { ISO_INf, 1, 18, SOCF_RES },
    { ISO_OUTf, 1, 17, SOCF_RES },
    { NDIV_INTf, 10, 20, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 16, SOCF_RES },
    { PWR_ONf, 1, 19, SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56450_A0r_fields[] = {
    { CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 10, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 16, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56260_A0r_fields[] = {
    { CH0_MDELf, 1, 6, SOCF_RES },
    { CH1_MDELf, 1, 7, SOCF_RES },
    { CH3_MDELf, 1, 8, SOCF_RES },
    { HOLDf, 6, 0, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56450_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 24, SOCF_LE|SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_B0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 24, SOCF_LE|SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56270_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 24, SOCF_LE|SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56450_A0r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { NDIV_FRACf, 20, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 28, SOCF_RES },
    { PLL_TEST_ENABLEf, 1, 23, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_STATUSr_fields[] = {
    { CORE_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CORE_PLL0_STATUS_BCM56260_A0r_fields[] = {
    { CORE_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_CORE_PLL0_STATUS_BCM56450_A0r_fields[] = {
    { CORE_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CORE_PLL1_CTRL_1r_fields[] = {
    { CH1_MDELf, 1, 25, SOCF_RES },
    { CH1_MDIVf, 8, 17, SOCF_LE|SOCF_RES },
    { CH_HOLD_ALLf, 1, 12, SOCF_RES },
    { FB_PHASE_ENf, 1, 13, SOCF_RES },
    { HOLD_CH0f, 1, 0, SOCF_RES },
    { ISO_INf, 1, 16, SOCF_RES },
    { KIf, 3, 1, SOCF_LE|SOCF_RES },
    { KPf, 4, 4, SOCF_LE|SOCF_RES },
    { KPPf, 4, 8, SOCF_LE|SOCF_RES },
    { PLL_BYPf, 1, 26, SOCF_RES },
    { PWRONf, 1, 15, SOCF_RES },
    { PWRON_LDOf, 1, 14, SOCF_RES },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL2r_fields[] = {
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH1f, 1, 17, SOCF_RES },
    { LOAD_EN_CH0f, 1, 18, SOCF_RES },
    { LOAD_EN_CH1f, 1, 19, SOCF_RES },
    { RSVDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5r_fields[] = {
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL6r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { SLV_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL7r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { SLV_CH1_MDIVf, 8, 11, SOCF_LE|SOCF_RES },
    { SLV_FB_PHASSE_ENf, 1, 29, SOCF_RES },
    { SLV_KAf, 3, 26, SOCF_LE|SOCF_RES },
    { SLV_KIf, 3, 23, SOCF_LE|SOCF_RES },
    { SLV_KPf, 4, 19, SOCF_LE|SOCF_RES },
    { SLV_PDIVf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL8r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV0_CH01_MDELf, 3, 0, SOCF_LE|SOCF_RES },
    { SLV0_FB_OFFSETf, 12, 3, SOCF_LE|SOCF_RES },
    { SLV1_CH01_MDELf, 3, 15, SOCF_LE|SOCF_RES },
    { SLV1_FB_OFFSETf, 12, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL9r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV2_CH01_MDELf, 3, 0, SOCF_LE|SOCF_RES },
    { SLV2_FB_OFFSETf, 12, 3, SOCF_LE|SOCF_RES },
    { SLV3_CH01_MDELf, 3, 15, SOCF_LE|SOCF_RES },
    { SLV3_FB_OFFSETf, 12, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0_BCM53400_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { RSVD_1f, 2, 18, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0_BCM56150_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL2_BCM53400_A0r_fields[] = {
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH1f, 1, 17, SOCF_RES },
    { HOLD_CH2f, 1, 18, SOCF_RES },
    { HOLD_CH3f, 1, 19, SOCF_RES },
    { LOAD_EN_CH0f, 1, 20, SOCF_RES },
    { LOAD_EN_CH1f, 1, 21, SOCF_RES },
    { RSVDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM53400_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM53570_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM56150_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM56340_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM53400_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 12, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 4, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 23, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 15, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM53570_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 12, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 4, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 23, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 15, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM56150_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM56340_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5_BCM53400_A0r_fields[] = {
    { FREF_SELf, 1, 10, SOCF_RES },
    { LDOf, 2, 15, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDIVf, 8, 17, SOCF_LE|SOCF_RES },
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTOUT_ENf, 1, 14, SOCF_RES },
    { TESTOUT_SELf, 3, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5_BCM53570_A0r_fields[] = {
    { FREF_SELf, 1, 10, SOCF_RES },
    { LDOf, 2, 15, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDIVf, 8, 17, SOCF_LE|SOCF_RES },
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTOUT_ENf, 1, 14, SOCF_RES },
    { TESTOUT_SELf, 3, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5_BCM56340_A0r_fields[] = {
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL6_BCM53400_A0r_fields[] = {
    { MSTR_CH3_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { MSTR_CH3_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL6_BCM53570_A0r_fields[] = {
    { MSTR_CH3_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { MSTR_CH3_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, 0 },
    { D2C_HYST_ENf, 1, 1, 0 },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE },
    { SSC_MODEf, 1, 8, 0 },
    { TESTOUT_ENf, 1, 3, 0 },
    { TEST_SELf, 1, 2, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_5r_fields[] = {
    { RSVDf, 9, 23, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 1, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_0_BCM56560_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_0_BCM56860_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_1_BCM56560_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { ISO_INf, 1, 23, SOCF_RES },
    { ISO_OUTf, 1, 26, SOCF_RES },
    { KAf, 4, 14, SOCF_LE|SOCF_RES },
    { KIf, 3, 7, SOCF_LE|SOCF_RES },
    { KPf, 4, 10, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRONf, 1, 25, SOCF_RES },
    { PWRON_LDOf, 1, 24, SOCF_RES },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 22, SOCF_RES },
    { RSVD_1f, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_1_BCM56860_A0r_fields[] = {
    { CH_HOLD_ALLf, 1, 6, SOCF_RES },
    { FB_PHASE_ENf, 1, 22, SOCF_RES },
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { ISO_INf, 1, 23, SOCF_RES },
    { ISO_OUTf, 1, 26, SOCF_RES },
    { KAf, 4, 14, SOCF_LE|SOCF_RES },
    { KIf, 3, 7, SOCF_LE|SOCF_RES },
    { KPf, 4, 10, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRONf, 1, 25, SOCF_RES },
    { PWRON_LDOf, 1, 24, SOCF_RES },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_2_BCM56560_A0r_fields[] = {
    { CH0_MDELf, 1, 10, SOCF_RES },
    { NDIV_FRACf, 20, 11, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVD_0f, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_2_BCM56860_A0r_fields[] = {
    { CH0_MDELf, 1, 10, SOCF_RES },
    { CH1_MDELf, 1, 11, SOCF_RES },
    { CH4_MDELf, 1, 12, SOCF_RES },
    { CH5_MDELf, 1, 13, SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVD_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_3_BCM56860_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { RSVD_1f, 2, 18, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_FB_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_CPU2TAP_MEM_TMr_fields[] = {
    { IF_MEM_TMf, 12, 12, SOCF_LE|SOCF_RES },
    { OTP_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_CPU2TAP_MEM_TM_BCM56270_A0r_fields[] = {
    { IF_MEM_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { OTP_MEM_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_CPU2TAP_MEM_TM_BCM56560_A0r_fields[] = {
    { IF_MEM_TMf, 12, 12, SOCF_LE|SOCF_RES },
    { OTP_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_CPU2TAP_MEM_TM_BCM56860_A0r_fields[] = {
    { IF_MEM_TMf, 12, 12, SOCF_LE|SOCF_RES },
    { OTP_MEM_TMf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_CPU2TAP_MEM_TM_BCM56970_A0r_fields[] = {
    { IF_MEM_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { OTP_MEM_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_ENf, 1, 23, SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_5r_fields[] = {
    { CH1_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_DDR_PLL0_STATUSr_fields[] = {
    { DDR_PLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { DDR_PLL0_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES },
    { DDR_PLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_DEV_REV_IDr_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM53400_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56260_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56270_A0r_fields[] = {
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56450_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56560_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEVICE_SKEWf, 4, 27, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56640_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56850_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEVICE_SKEWf, 4, 27, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56960_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { DEVICE_SKEWf, 4, 27, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_FREQUENCY_SWITCH_STATUSr_fields[] = {
    { DEBUG_HW_SM_STATEf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { DEBUG_STATf, 5, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_FREQUENCY_SWITCH_STATUS_BCM56970_A0r_fields[] = {
    { DEBUG_STATf, 22, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { DFS_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { DFS_INVALID_NDIVf, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_FUNC_DEBUG_STATUS_SELr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { STATUS_SELf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GMII_IO_CTRLr_fields[] = {
    { PAD_GMII_SELf, 3, 0, SOCF_LE },
    { RVDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPHY_ENERGY_DET_APDr_fields[] = {
    { STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPHY_INTR_ENr_fields[] = {
    { INTR_ENf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPHY_INTR_STSr_fields[] = {
    { INTR_STSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_HYS_EN_CTRLr_fields[] = {
    { PAD_GPIO_HYS_ENf, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_HYS_EN_CTRL_BCM56160_A0r_fields[] = {
    { PAD_GPIO_HYS_ENf, 16, 0, SOCF_LE },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_GPIO_PULL_CTRLr_fields[] = {
    { PDN_PAD_GPIO10f, 1, 12, SOCF_RES },
    { PDN_PAD_GPIO11f, 1, 14, SOCF_RES },
    { PDN_PAD_GPIO4f, 1, 0, SOCF_RES },
    { PDN_PAD_GPIO5f, 1, 2, SOCF_RES },
    { PDN_PAD_GPIO6f, 1, 4, SOCF_RES },
    { PDN_PAD_GPIO7f, 1, 6, SOCF_RES },
    { PDN_PAD_GPIO8f, 1, 8, SOCF_RES },
    { PDN_PAD_GPIO9f, 1, 10, SOCF_RES },
    { PUP_PAD_GPIO10f, 1, 13, SOCF_RES },
    { PUP_PAD_GPIO11f, 1, 15, SOCF_RES },
    { PUP_PAD_GPIO4f, 1, 1, SOCF_RES },
    { PUP_PAD_GPIO5f, 1, 3, SOCF_RES },
    { PUP_PAD_GPIO6f, 1, 5, SOCF_RES },
    { PUP_PAD_GPIO7f, 1, 7, SOCF_RES },
    { PUP_PAD_GPIO8f, 1, 9, SOCF_RES },
    { PUP_PAD_GPIO9f, 1, 11, SOCF_RES },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_PULL_CTRL_BCM53400_A0r_fields[] = {
    { PDN_PAD_GPIO0f, 1, 0, SOCF_RES },
    { PDN_PAD_GPIO1f, 1, 2, SOCF_RES },
    { PDN_PAD_GPIO10f, 1, 20, SOCF_RES },
    { PDN_PAD_GPIO11f, 1, 22, SOCF_RES },
    { PDN_PAD_GPIO12f, 1, 24, SOCF_RES },
    { PDN_PAD_GPIO13f, 1, 26, SOCF_RES },
    { PDN_PAD_GPIO14f, 1, 28, SOCF_RES },
    { PDN_PAD_GPIO15f, 1, 30, SOCF_RES },
    { PDN_PAD_GPIO2f, 1, 4, SOCF_RES },
    { PDN_PAD_GPIO3f, 1, 6, SOCF_RES },
    { PDN_PAD_GPIO4f, 1, 8, SOCF_RES },
    { PDN_PAD_GPIO5f, 1, 10, SOCF_RES },
    { PDN_PAD_GPIO6f, 1, 12, SOCF_RES },
    { PDN_PAD_GPIO7f, 1, 14, SOCF_RES },
    { PDN_PAD_GPIO8f, 1, 16, SOCF_RES },
    { PDN_PAD_GPIO9f, 1, 18, SOCF_RES },
    { PUP_PAD_GPIO0f, 1, 1, SOCF_RES },
    { PUP_PAD_GPIO1f, 1, 3, SOCF_RES },
    { PUP_PAD_GPIO10f, 1, 21, SOCF_RES },
    { PUP_PAD_GPIO11f, 1, 23, SOCF_RES },
    { PUP_PAD_GPIO12f, 1, 25, SOCF_RES },
    { PUP_PAD_GPIO13f, 1, 27, SOCF_RES },
    { PUP_PAD_GPIO14f, 1, 29, SOCF_RES },
    { PUP_PAD_GPIO15f, 1, 31, SOCF_RES },
    { PUP_PAD_GPIO2f, 1, 5, SOCF_RES },
    { PUP_PAD_GPIO3f, 1, 7, SOCF_RES },
    { PUP_PAD_GPIO4f, 1, 9, SOCF_RES },
    { PUP_PAD_GPIO5f, 1, 11, SOCF_RES },
    { PUP_PAD_GPIO6f, 1, 13, SOCF_RES },
    { PUP_PAD_GPIO7f, 1, 15, SOCF_RES },
    { PUP_PAD_GPIO8f, 1, 17, SOCF_RES },
    { PUP_PAD_GPIO9f, 1, 19, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_PULL_CTRL_BCM56160_A0r_fields[] = {
    { PDN_PAD_GPIO0f, 1, 0, 0 },
    { PDN_PAD_GPIO1f, 1, 2, 0 },
    { PDN_PAD_GPIO10f, 1, 20, 0 },
    { PDN_PAD_GPIO11f, 1, 22, 0 },
    { PDN_PAD_GPIO12f, 1, 24, 0 },
    { PDN_PAD_GPIO13f, 1, 26, 0 },
    { PDN_PAD_GPIO14f, 1, 28, 0 },
    { PDN_PAD_GPIO15f, 1, 30, 0 },
    { PDN_PAD_GPIO2f, 1, 4, 0 },
    { PDN_PAD_GPIO3f, 1, 6, 0 },
    { PDN_PAD_GPIO4f, 1, 8, 0 },
    { PDN_PAD_GPIO5f, 1, 10, 0 },
    { PDN_PAD_GPIO6f, 1, 12, 0 },
    { PDN_PAD_GPIO7f, 1, 14, 0 },
    { PDN_PAD_GPIO8f, 1, 16, 0 },
    { PDN_PAD_GPIO9f, 1, 18, 0 },
    { PUP_PAD_GPIO0f, 1, 1, 0 },
    { PUP_PAD_GPIO1f, 1, 3, 0 },
    { PUP_PAD_GPIO10f, 1, 21, 0 },
    { PUP_PAD_GPIO11f, 1, 23, 0 },
    { PUP_PAD_GPIO12f, 1, 25, 0 },
    { PUP_PAD_GPIO13f, 1, 27, 0 },
    { PUP_PAD_GPIO14f, 1, 29, 0 },
    { PUP_PAD_GPIO15f, 1, 31, 0 },
    { PUP_PAD_GPIO2f, 1, 5, 0 },
    { PUP_PAD_GPIO3f, 1, 7, 0 },
    { PUP_PAD_GPIO4f, 1, 9, 0 },
    { PUP_PAD_GPIO5f, 1, 11, 0 },
    { PUP_PAD_GPIO6f, 1, 13, 0 },
    { PUP_PAD_GPIO7f, 1, 15, 0 },
    { PUP_PAD_GPIO8f, 1, 17, 0 },
    { PUP_PAD_GPIO9f, 1, 19, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL0_CTRLr_fields[] = {
    { PAD_GPIO_SEL0f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_SEL0_CTRL_BCM56160_A0r_fields[] = {
    { PAD_GPIO_SEL0f, 16, 0, SOCF_LE },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL1_CTRLr_fields[] = {
    { PAD_GPIO_SEL1f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_SEL1_CTRL_BCM56160_A0r_fields[] = {
    { PAD_GPIO_SEL1f, 16, 0, SOCF_LE },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL2_CTRLr_fields[] = {
    { PAD_GPIO_SEL2f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_SEL2_CTRL_BCM56160_A0r_fields[] = {
    { PAD_GPIO_SEL2f, 16, 0, SOCF_LE },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SLEW_CTRLr_fields[] = {
    { PAD_GPIO_SRCf, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_GPIO_SLEW_CTRL_BCM56160_A0r_fields[] = {
    { PAD_GPIO_SRCf, 16, 0, SOCF_LE },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_CONTROLr_fields[] = {
    { BISR_LOAD_STARTf, 1, 3, 0 },
    { BISR_SHIFT_DONEf, 1, 30, SOCF_RO },
    { HW_BISR_LOAD_ENf, 1, 0, 0 },
    { MAX_BISR_LENGHTf, 11, 19, SOCF_LE },
    { MBIST_MODEf, 2, 1, SOCF_LE },
    { READ_ACK_TIMEf, 7, 12, SOCF_LE },
    { WRITE_DURATIONf, 7, 5, SOCF_LE },
    { WRITE_STARTf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { BISR_LOAD_STARTf, 1, 3, 0 },
    { BISR_SHIFT_DONEf, 1, 30, SOCF_RO },
    { HW_BISR_LOAD_ENf, 1, 0, 0 },
    { MAX_BISR_LENGHTf, 11, 19, SOCF_LE },
    { MBIST_MODEf, 2, 1, SOCF_LE },
    { READ_ACK_TIMEf, 7, 12, SOCF_LE },
    { WRITE_DURATIONf, 7, 5, SOCF_LE },
    { WRITE_STARTf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_DEBUGr_fields[] = {
    { CPU_MEM_ACCESSf, 1, 0, 0 },
    { CPU_MEM_ACCESS_IF_REBf, 1, 26, 0 },
    { CPU_MEM_ACCESS_IF_WEBf, 1, 24, 0 },
    { CPU_MEM_ACCESS_OTP_REBf, 1, 25, 0 },
    { CPU_MEM_ACCESS_OTP_WEBf, 1, 23, 0 },
    { CPU_MEM_ACCESS_RAf, 11, 12, SOCF_LE },
    { CPU_MEM_ACCESS_WAf, 11, 1, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields[] = {
    { CPU_MEM_ACCESSf, 1, 0, 0 },
    { CPU_MEM_ACCESS_IF_REBf, 1, 26, 0 },
    { CPU_MEM_ACCESS_IF_WEBf, 1, 24, 0 },
    { CPU_MEM_ACCESS_OTP_REBf, 1, 25, 0 },
    { CPU_MEM_ACCESS_OTP_WEBf, 1, 23, 0 },
    { CPU_MEM_ACCESS_RAf, 11, 12, SOCF_LE },
    { CPU_MEM_ACCESS_WAf, 11, 1, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRLr_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL1r_fields[] = {
    { IF_ECC_CORRUPTf, 2, 0, SOCF_LE },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_0r_fields[] = {
    { IF_ECCP_INf, 7, 1, SOCF_LE },
    { IF_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { IF_ECC_DISABLEf, 1, 0, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_1r_fields[] = {
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { OTP_ECC_DISABLEf, 1, 0, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_0_BCM56965_A0r_fields[] = {
    { IF_ECCP_INf, 7, 1, SOCF_LE },
    { IF_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { IF_ECC_DISABLEf, 1, 0, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_1_BCM56965_A0r_fields[] = {
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { OTP_ECC_DISABLEf, 1, 0, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM53400_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56260_A0r_fields[] = {
    { IF_ECCP_INf, 7, 18, SOCF_LE },
    { IF_ECCP_OUTf, 7, 25, SOCF_LE|SOCF_RO },
    { IF_ECC_DISABLEf, 1, 17, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56340_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE|SOCF_RES },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 1, 31, SOCF_RES },
    { IF_ECC_DISABLEf, 1, 16, SOCF_RES },
    { OTP_ECCP_INf, 7, 1, SOCF_LE|SOCF_RES },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 1, 15, SOCF_RES },
    { OTP_ECC_DISABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56450_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields[] = {
    { IF_ECC_CORRECTEDf, 1, 26, SOCF_RO },
    { IF_ECC_ERROR_ADDRf, 11, 14, SOCF_LE|SOCF_RO },
    { IF_ECC_ERROR_EVf, 1, 25, SOCF_RO },
    { IF_ECC_UNCORRECTABLEf, 1, 27, SOCF_RO },
    { OTP_ECC_CORRECTEDf, 1, 12, SOCF_RO },
    { OTP_ECC_ERROR_ADDRf, 11, 0, SOCF_LE|SOCF_RO },
    { OTP_ECC_ERROR_EVf, 1, 11, SOCF_RO },
    { OTP_ECC_UNCORRECTABLEf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields[] = {
    { IF_ECC_CORRECTEDf, 1, 26, SOCF_RO },
    { IF_ECC_ERROR_ADDRf, 11, 14, SOCF_LE|SOCF_RO },
    { IF_ECC_ERROR_EVf, 1, 25, SOCF_RO },
    { IF_ECC_UNCORRECTABLEf, 1, 27, SOCF_RO },
    { OTP_ECC_CORRECTEDf, 1, 12, SOCF_RO },
    { OTP_ECC_ERROR_ADDRf, 11, 0, SOCF_LE|SOCF_RO },
    { OTP_ECC_ERROR_EVf, 1, 11, SOCF_RO },
    { OTP_ECC_UNCORRECTABLEf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_IF_ECC_CTRLr_fields[] = {
    { IF_ECCP_INf, 7, 1, SOCF_LE|SOCF_RES },
    { IF_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 2, 15, SOCF_LE|SOCF_RES },
    { IF_ECC_DISABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_HW_TAP_MEM_IF_ECC_CTRL_BCM56560_A0r_fields[] = {
    { IF_ECCP_INf, 7, 1, SOCF_LE },
    { IF_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { IF_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_OTP_ECC_CTRLr_fields[] = {
    { OTP_ECCP_INf, 7, 1, SOCF_LE|SOCF_RES },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 2, 15, SOCF_LE|SOCF_RES },
    { OTP_ECC_DISABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_HW_TAP_MEM_OTP_ECC_CTRL_BCM56560_A0r_fields[] = {
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 2, 15, SOCF_LE },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields[] = {
    { MISS_VALID_ADDRESSf, 11, 0, SOCF_LE|SOCF_RO },
    { MISS_VALID_INTERRUPTf, 1, 11, SOCF_RO },
    { NON_REPAIRABLE_ADDRESSf, 11, 12, SOCF_LE|SOCF_RO },
    { NON_REPAIRABLE_INTERRUPTf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields[] = {
    { MISS_VALID_ADDRESSf, 11, 0, SOCF_LE|SOCF_RO },
    { MISS_VALID_INTERRUPTf, 1, 11, SOCF_RO },
    { NON_REPAIRABLE_ADDRESSf, 11, 12, SOCF_LE|SOCF_RO },
    { NON_REPAIRABLE_INTERRUPTf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_INTR_STATUSr_fields[] = {
    { AVS_PWDf, 1, 23, SOCF_RES },
    { AVS_ROSC_THRESHOLD1f, 1, 22, SOCF_RES },
    { AVS_ROSC_THRESHOLD2f, 1, 21, SOCF_RES },
    { AVS_SW_MDONEf, 1, 20, SOCF_RES },
    { AVS_TEMPERATURE_HIGH_THRESHOLDf, 1, 18, SOCF_RES },
    { AVS_TEMPERATURE_LOW_THRESHOLDf, 1, 19, SOCF_RES },
    { AVS_TEMPERATURE_RESETf, 1, 26, SOCF_RES },
    { AVS_VDDC_MON_WARNING0f, 1, 25, SOCF_RES },
    { AVS_VDDC_MON_WARNING1f, 1, 24, SOCF_RES },
    { PVTMON_0_MAX_INTR_STATUSf, 1, 0, SOCF_RES },
    { PVTMON_0_MIN_INTR_STATUSf, 1, 1, SOCF_RES },
    { PVTMON_1_MAX_INTR_STATUSf, 1, 2, SOCF_RES },
    { PVTMON_1_MIN_INTR_STATUSf, 1, 3, SOCF_RES },
    { PVTMON_2_MAX_INTR_STATUSf, 1, 4, SOCF_RES },
    { PVTMON_2_MIN_INTR_STATUSf, 1, 5, SOCF_RES },
    { PVTMON_3_MAX_INTR_STATUSf, 1, 6, SOCF_RES },
    { PVTMON_3_MIN_INTR_STATUSf, 1, 7, SOCF_RES },
    { PVTMON_4_MAX_INTR_STATUSf, 1, 8, SOCF_RES },
    { PVTMON_4_MIN_INTR_STATUSf, 1, 9, SOCF_RES },
    { PVTMON_5_MAX_INTR_STATUSf, 1, 10, SOCF_RES },
    { PVTMON_5_MIN_INTR_STATUSf, 1, 11, SOCF_RES },
    { PVTMON_6_MAX_INTR_STATUSf, 1, 12, SOCF_RES },
    { PVTMON_6_MIN_INTR_STATUSf, 1, 13, SOCF_RES },
    { PVTMON_7_MAX_INTR_STATUSf, 1, 14, SOCF_RES },
    { PVTMON_7_MIN_INTR_STATUSf, 1, 15, SOCF_RES },
    { PVTMON_8_MAX_INTR_STATUSf, 1, 16, SOCF_RES },
    { PVTMON_8_MIN_INTR_STATUSf, 1, 17, SOCF_RES },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_INTR_STATUS_BCM56560_A0r_fields[] = {
    { AVS_PWDf, 1, 23, SOCF_RES },
    { AVS_ROSC_THRESHOLD1f, 1, 22, SOCF_RES },
    { AVS_ROSC_THRESHOLD2f, 1, 21, SOCF_RES },
    { AVS_SW_MDONEf, 1, 20, SOCF_RES },
    { AVS_TEMPERATURE_HIGH_THRESHOLDf, 1, 18, SOCF_RES },
    { AVS_TEMPERATURE_LOW_THRESHOLDf, 1, 19, SOCF_RES },
    { AVS_TEMPERATURE_RESETf, 1, 26, SOCF_RES },
    { AVS_VDDC_MON_WARNING0f, 1, 25, SOCF_RES },
    { AVS_VDDC_MON_WARNING1f, 1, 24, SOCF_RES },
    { PVTMON_0_MAX_INTR_STATUSf, 1, 0, SOCF_RES },
    { PVTMON_0_MIN_INTR_STATUSf, 1, 1, SOCF_RES },
    { PVTMON_1_MAX_INTR_STATUSf, 1, 2, SOCF_RES },
    { PVTMON_1_MIN_INTR_STATUSf, 1, 3, SOCF_RES },
    { PVTMON_2_MAX_INTR_STATUSf, 1, 4, SOCF_RES },
    { PVTMON_2_MIN_INTR_STATUSf, 1, 5, SOCF_RES },
    { PVTMON_3_MAX_INTR_STATUSf, 1, 6, SOCF_RES },
    { PVTMON_3_MIN_INTR_STATUSf, 1, 7, SOCF_RES },
    { PVTMON_4_MAX_INTR_STATUSf, 1, 8, SOCF_RES },
    { PVTMON_4_MIN_INTR_STATUSf, 1, 9, SOCF_RES },
    { PVTMON_5_MAX_INTR_STATUSf, 1, 10, SOCF_RES },
    { PVTMON_5_MIN_INTR_STATUSf, 1, 11, SOCF_RES },
    { PVTMON_6_MAX_INTR_STATUSf, 1, 12, SOCF_RES },
    { PVTMON_6_MIN_INTR_STATUSf, 1, 13, SOCF_RES },
    { PVTMON_7_MAX_INTR_STATUSf, 1, 14, SOCF_RES },
    { PVTMON_7_MIN_INTR_STATUSf, 1, 15, SOCF_RES },
    { PVTMON_8_MAX_INTR_STATUSf, 1, 16, SOCF_RES },
    { PVTMON_8_MIN_INTR_STATUSf, 1, 17, SOCF_RES },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_INT_REV_ID_REGr_fields[] = {
    { INT_REV_IDf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_INT_REV_ID_REG_BCM56560_A0r_fields[] = {
    { INT_REV_IDf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_INT_REV_ID_REG_BCM56860_A0r_fields[] = {
    { INT_REV_IDf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_INT_REV_ID_REG_BCM56960_A0r_fields[] = {
    { INT_REV_IDf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_IPROC_GPIO_CONTROLr_fields[] = {
    { IPROC_GPIO_PD_ENABLEf, 4, 26, SOCF_LE },
    { IPROC_GPIO_PU_ENABLEf, 4, 10, SOCF_LE },
    { IPROC_G_GPIO_PD_ENABLEf, 10, 16, SOCF_LE },
    { IPROC_G_GPIO_PU_ENABLEf, 10, 0, SOCF_LE },
    { IPROC_TS_GPIO_PD_ENABLEf, 2, 30, SOCF_LE },
    { IPROC_TS_GPIO_PU_ENABLEf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 18, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_FB_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_1r_fields[] = {
    { AUX_POST_DIFFCMOS_ENf, 1, 5, SOCF_RES },
    { ISO_INANDOUT_AONf, 1, 2, SOCF_RES },
    { LDO_ANALOGf, 2, 19, SOCF_LE|SOCF_RES },
    { LDO_DCOREf, 2, 21, SOCF_LE|SOCF_RES },
    { LDO_POSTDIVf, 2, 23, SOCF_LE|SOCF_RES },
    { LDO_STBf, 3, 25, SOCF_LE|SOCF_RES },
    { LOCK_COUNTS_CTRLf, 2, 17, SOCF_LE|SOCF_RES },
    { LOCK_LOST_CLRf, 1, 16, SOCF_RES },
    { LOCK_PHASE_DETECTORf, 2, 28, SOCF_LE|SOCF_RES },
    { OUTPUT_CML_ENf, 1, 4, SOCF_RES },
    { POR_ENABLEf, 1, 12, SOCF_RES },
    { POST_HOLD_ALLf, 1, 6, SOCF_RES },
    { POST_RST_HOLD_SELf, 2, 10, SOCF_LE|SOCF_RES },
    { PWRON_LDO_ANALOG_AONf, 1, 0, SOCF_RES },
    { PWRON_PLL_AONf, 1, 1, SOCF_RES },
    { RANGE_SELECTIONf, 1, 15, SOCF_RES },
    { REFCLK_SOURCE_SELf, 1, 14, SOCF_RES },
    { SEL_32K_REFCLOCKf, 1, 13, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 1, 30, SOCF_RES },
    { CH0_MDIVf, 8, 22, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH1f, 1, 17, SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_4r_fields[] = {
    { CH1_MDELf, 1, 22, SOCF_RES },
    { CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { ISO_INf, 1, 0, SOCF_RES },
    { KAf, 3, 11, SOCF_LE|SOCF_RES },
    { KIf, 3, 8, SOCF_LE|SOCF_RES },
    { KPf, 4, 4, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 1, SOCF_RES },
    { PWR_ONf, 1, 2, SOCF_RES },
    { REFCLK_SELf, 1, 3, SOCF_RES },
    { RSVDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_5r_fields[] = {
    { CH0_CLK_ENABLEBf, 1, 0, SOCF_RES },
    { CH3_CLK_ENABLEBf, 1, 1, SOCF_RES },
    { CH3_MDELf, 1, 17, SOCF_RES },
    { CH3_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { CH4_CLK_ENABLEBf, 1, 2, SOCF_RES },
    { CH5_CLK_ENABLEBf, 1, 3, SOCF_RES },
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 5, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_6r_fields[] = {
    { CH4_MDELf, 1, 17, SOCF_RES },
    { CH4_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 1, 8, SOCF_RES },
    { CH5_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { HOLD_CH5f, 1, 31, SOCF_RES },
    { RSVD_0f, 13, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_7r_fields[] = {
    { AUTOCONFIGON_NDIVUPDATEf, 1, 27, SOCF_RES },
    { CTRL_DCPROBE_OUTf, 3, 24, SOCF_LE|SOCF_RES },
    { DIV2DIV4_ONf, 1, 28, SOCF_RES },
    { SSC_DOWNSPREADf, 1, 23, SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_8r_fields[] = {
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_9r_fields[] = {
    { CH2_MDELf, 1, 10, SOCF_RES },
    { CH2_MDIVf, 9, 0, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 1, 26, SOCF_RES },
    { CH3_MDIVf, 9, 16, SOCF_LE|SOCF_RES },
    { ENABLEB_CH2f, 1, 11, SOCF_RES },
    { ENABLEB_CH3f, 1, 27, SOCF_RES },
    { HOLD_CH2f, 1, 12, SOCF_RES },
    { HOLD_CH3f, 1, 28, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_10r_fields[] = {
    { CH4_MDELf, 1, 10, SOCF_RES },
    { CH4_MDIVf, 9, 0, SOCF_LE|SOCF_RES },
    { ENABLEB_CH4f, 1, 11, SOCF_RES },
    { HOLD_CH4f, 1, 12, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_11r_fields[] = {
    { CH5_MDELf, 1, 10, SOCF_RES },
    { CH5_MDIVf, 9, 0, SOCF_LE|SOCF_RES },
    { ENABLEB_CH5f, 1, 11, SOCF_RES },
    { HOLD_CH5f, 1, 12, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_0_BCM56970_A0r_fields[] = {
    { CH0_MDELf, 1, 10, SOCF_RES },
    { CH0_MDIVf, 9, 0, SOCF_LE|SOCF_RES },
    { CH1_MDELf, 1, 26, SOCF_RES },
    { CH1_MDIVf, 9, 16, SOCF_LE|SOCF_RES },
    { ENABLEB_CH0f, 1, 11, SOCF_RES },
    { ENABLEB_CH1f, 1, 27, SOCF_RES },
    { HOLD_CH0f, 1, 12, SOCF_RES },
    { HOLD_CH1f, 1, 28, SOCF_RES },
    { PWRON_LDO_CML2CMOS_AONf, 1, 31, SOCF_RES },
    { PWRON_LDO_DCORE_AONf, 1, 29, SOCF_RES },
    { PWRON_LDO_POSTDIV_AONf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_2_BCM56970_A0r_fields[] = {
    { FB_ENf, 1, 24, SOCF_RES },
    { FREFEFF_INFOf, 6, 0, SOCF_LE|SOCF_RES },
    { KAf, 4, 12, SOCF_LE|SOCF_RES },
    { KIf, 3, 16, SOCF_LE|SOCF_RES },
    { KPf, 4, 20, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 3, 8, SOCF_LE|SOCF_RES },
    { VCO_FB_DIV2f, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_3_BCM56560_A0r_fields[] = {
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH3f, 1, 30, SOCF_RES },
    { HOLD_CH4f, 1, 31, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_3_BCM56970_A0r_fields[] = {
    { AUX_POST_ENABLEBf, 1, 22, SOCF_RES },
    { AUX_POST_HOLDf, 1, 23, SOCF_RES },
    { AUX_POST_MDIVf, 2, 20, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 4, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_4_BCM56970_A0r_fields[] = {
    { NDIV_FRAC_MODE_SELf, 1, 24, SOCF_RES },
    { NDIV_Pf, 10, 0, SOCF_LE|SOCF_RES },
    { NDIV_Qf, 10, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_5_BCM56970_A0r_fields[] = {
    { DCO_BYPASSf, 12, 8, SOCF_LE|SOCF_RES },
    { DCO_BYPASS_ENf, 1, 7, SOCF_RES },
    { DISABLE_EXTRA_POSTDIVISIONf, 1, 24, SOCF_RES },
    { DISABLE_WDT_RESETf, 1, 27, SOCF_RES },
    { DOWNSHIFTDCOf, 1, 31, SOCF_RES },
    { EXTRA_SETTLINGf, 1, 22, SOCF_RES },
    { EXT_EXTRADIVf, 2, 25, SOCF_LE|SOCF_RES },
    { FAST_LOCKf, 1, 21, SOCF_RES },
    { INIT_WITH_BYPASSf, 1, 20, SOCF_RES },
    { NDIV_RELOCKf, 1, 23, SOCF_RES },
    { PROG_FBSLEW_CTRLf, 2, 28, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 3, SOCF_RES },
    { STAT_SELECTf, 3, 0, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 6, SOCF_RES },
    { UPSHIFTDCOf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_IPROC_PLL_CTRL_6_BCM56970_A0r_fields[] = {
    { D2C_GATE_BIASf, 2, 0, SOCF_LE|SOCF_RES },
    { D2C_TAIL_RESf, 3, 2, SOCF_LE|SOCF_RES },
    { D2C_TERM_ENf, 3, 5, SOCF_LE|SOCF_RES },
    { DISABLE_SMOOTHERf, 1, 24, SOCF_RES },
    { LDO_CML2CMOSf, 2, 27, SOCF_LE|SOCF_RES },
    { PROG_SMTH_ADD_SUBf, 2, 25, SOCF_LE|SOCF_RES },
    { RESERVEDf, 10, 12, SOCF_LE|SOCF_RES },
    { TBUF_LOWPWR_ENf, 1, 10, SOCF_RES },
    { TBUF_RESADJf, 2, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_BKUP_CTRLr_fields[] = {
    { SDM_DIVISORf, 16, 4, SOCF_LE },
    { STAGE0_MODEf, 2, 0, SOCF_LE },
    { STAGE1_MODEf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_BKUP_CTRL_BCM56560_A0r_fields[] = {
    { SDM_DIVISORf, 16, 4, SOCF_LE },
    { STAGE0_MODEf, 2, 0, SOCF_LE },
    { STAGE1_MODEf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_CONTROLr_fields[] = {
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 0, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 1, SOCF_RES },
    { RSVDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_CONTROL_BCM53570_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_SELf, 2, 4, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 0, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 1, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 2, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 7, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 8, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 6, SOCF_RES },
    { RSVDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0r_fields[] = {
    { UNICORE0_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE1_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE2_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE3_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE4_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE5_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE6_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE7_RCVRD_CLK_VALIDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1r_fields[] = {
    { UNICORE10_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE11_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE12_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE8_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE9_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE2_RCVRD_CLK_VALIDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2r_fields[] = {
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 16, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 17, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 18, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 19, SOCF_RO|SOCF_RES },
    { RSVDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE3_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE4_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE5_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE6_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_3r_fields[] = {
    { TSC_24_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_25_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_26_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_27_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_28_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_29_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_30_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_31_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_4r_fields[] = {
    { TSC_32_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_33_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_34_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_35_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_36_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_37_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_38_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_39_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_5r_fields[] = {
    { TSC_40_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_41_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_42_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_43_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_44_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_45_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_46_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_47_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_6r_fields[] = {
    { TSC_48_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_49_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_50_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_51_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_52_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_53_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_54_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_55_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_7r_fields[] = {
    { TSC_56_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_57_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_58_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_59_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_60_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_61_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_62_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_63_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53400_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 26, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 27, SOCF_RO|SOCF_RES },
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53570_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 26, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 27, SOCF_RO|SOCF_RES },
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { PGW_CL0_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_GE0_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_GE1_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 14, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56150_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 26, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 27, SOCF_RO|SOCF_RES },
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56340_A0r_fields[] = {
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { QC4_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC5_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE2_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56850_A0r_fields[] = {
    { TSC_0_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_1_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_2_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_3_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_4_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_5_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_6_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_7_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56960_A0r_fields[] = {
    { TSC_0_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_1_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_2_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_3_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_4_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_5_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_6_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_7_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53400_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53570_A0r_fields[] = {
    { PGW_GE8P_0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_GE8P_1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_GE8P_2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56150_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56160_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC3_RCVRD_CLK_VALIDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56340_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC3_RCVRD_CLK_VALIDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56850_A0r_fields[] = {
    { TSC_10_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_11_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_12_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_13_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_14_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_15_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO },
    { TSC_8_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_9_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56960_A0r_fields[] = {
    { TSC_10_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_11_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_12_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_13_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_14_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_15_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO },
    { TSC_8_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_9_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM53570_A0r_fields[] = {
    { PGW_XL0_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL1_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL2_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL3_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL4_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL5_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { PGW_XL6_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56560_A0r_fields[] = {
    { RSVDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_16_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_17_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56850_A0r_fields[] = {
    { TSC_16_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_17_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_18_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_19_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_20_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_21_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_22_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_23_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56960_A0r_fields[] = {
    { TSC_16_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_17_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_18_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_19_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_20_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_21_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_22_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_23_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56960_A0r_fields[] = {
    { TSC_24_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_25_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_26_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_27_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_28_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_29_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_30_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_31_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES },
    { SERDES0_PORT_1_TO_8_LINK_STATf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES1_PORT_9_TO_16_LINK_STATf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES2_PORT_17_TO_24_LINK_STATf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE0_PORT_25_LINK_STATf, 1, 24, SOCF_RO|SOCF_RES },
    { UNICORE1_PORT_26_LINK_STATf, 1, 25, SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_27_LINK_STATf, 1, 26, SOCF_RO|SOCF_RES },
    { UNICORE3_PORT_28_TO_31_LINK_STATf, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_fields[] = {
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 5, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 6, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES_LCPLL_LOCK_STATf, 1, 3, SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_32_TO_34_LINK_STATf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56260_A0r_fields[] = {
    { PM_PORT_21_TO_24_LINK_STATf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE0_PORT_1_TO_4_LINK_STATf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE1_PORT_5_TO_8_LINK_STATf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_9_TO_12_LINK_STATf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE3_PORT_13_TO_16_LINK_STATf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE4_PORT_17_TO_20_LINK_STATf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE5_PORT_21_TO_24_LINK_STATf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56270_A0r_fields[] = {
    { PM_PORT_5_TO_8_LINK_STATf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { PM_PORT_9_TO_12_LINK_STATf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { VIPERCORE_PORT_1_TO_4_LINK_STATf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56450_A0r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES },
    { UNICORE0_PORT_1_TO_4_LINK_STATf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE1_PORT_5_TO_8_LINK_STATf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_9_TO_12_LINK_STATf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE3_PORT_13_TO_16_LINK_STATf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE4_PORT_17_TO_20_LINK_STATf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE5_PORT_21_TO_24_LINK_STATf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE6_PORT_25_LINK_STATf, 1, 24, SOCF_RO|SOCF_RES },
    { UNICORE7_PORT_26_LINK_STATf, 1, 25, SOCF_RO|SOCF_RES },
    { WARPCORE8_PORT_27_LINK_STATf, 1, 26, SOCF_RO|SOCF_RES },
    { WARPCORE9_PORT_28_TO_31_LINK_STATf, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56260_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 2, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 3, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 4, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 5, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 0, SOCF_RO|SOCF_RES },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES_LCPLL_LOCK_STATf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56270_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 1, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 2, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 3, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 4, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 0, SOCF_RO|SOCF_RES },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56450_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 11, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 12, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 13, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 14, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 9, SOCF_RO|SOCF_RES },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES_LCPLL_LOCK_STATf, 1, 10, SOCF_RO|SOCF_RES },
    { UNICORE6_PORT_35_TO_37_LINK_STATf, 3, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE7_PORT_38_TO_40_LINK_STATf, 3, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE8_PORT_32_TO_34_LINK_STATf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_LCPLL_SOFT_RESET_REGr_fields[] = {
    { LCPLL_SOFT_RESETf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_LCPLL_SOFT_RESET_REG_BCM56260_A0r_fields[] = {
    { LCPLL_SOFT_RESETf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_LOS_SEL_REGr_fields[] = {
    { LOS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_LVM_CONTROLr_fields[] = {
    { OTP_LVM_OVERRIDEf, 1, 0, 0 },
    { OTP_LVM_OVERRIDE_SELECTf, 1, 1, 0 },
    { OTP_MLVM_OVERRIDEf, 1, 2, 0 },
    { OTP_MLVM_OVERRIDE_SELECTf, 1, 3, 0 },
    { OTP_MRDTEN_INVERSION_DISABLE_OVERRIDEf, 1, 4, 0 },
    { OTP_MRDTEN_INVERSION_DISABLE_OVERRIDE_SELECTf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { MASTER_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { MASTER_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0_BCM56260_A0r_fields[] = {
    { MASTER_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields[] = {
    { MASTER_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MBIST_MEM0_TM_CTRLr_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { TOP_MBIST_IF_MEM_TM0f, 6, 0, SOCF_LE },
    { TOP_MBIST_IF_MEM_TM1f, 6, 6, SOCF_LE },
    { TOP_MBIST_IF_MEM_TM2f, 6, 12, SOCF_LE },
    { TOP_MBIST_IF_MEM_TM3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_3r_fields[] = {
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH3f, 1, 30, SOCF_RES },
    { HOLD_CH4f, 1, 31, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_5r_fields[] = {
    { CH3_MDELf, 1, 17, SOCF_RES },
    { CH3_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_6r_fields[] = {
    { CH4_MDELf, 1, 17, SOCF_RES },
    { CH4_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { RSVD_0f, 14, 18, SOCF_LE|SOCF_RES },
    { RSVD_1f, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_0_BCM56850_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLY1f, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_4_BCM56850_A0r_fields[] = {
    { KAf, 3, 25, SOCF_LE },
    { KIf, 3, 22, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP0_STATUSr_fields[] = {
    { FP_SLICEf, 1, 15, SOCF_RO },
    { IPROC_INT_SRAMf, 1, 16, SOCF_RO },
    { IP_MPLS_ENTRYf, 1, 7, SOCF_RO },
    { IP_VLAN_XLATEf, 1, 6, SOCF_RO },
    { L2_ENTRYf, 1, 5, SOCF_RO },
    { L2_MC_ENBf, 1, 12, SOCF_RO },
    { L3_DEFIP_CAMf, 1, 14, SOCF_RO },
    { L3_ENTRYf, 1, 8, SOCF_RO },
    { L3_IIFf, 1, 11, SOCF_RO },
    { L3_MC_ENBf, 1, 13, SOCF_RO },
    { L3_NEXT_HOPf, 1, 9, SOCF_RO },
    { MMU_256K_MEMf, 1, 1, SOCF_RO },
    { MMU_EXT_BUFf, 1, 4, SOCF_RO },
    { MMU_INT_MEMf, 1, 0, SOCF_RO },
    { MMU_QENTRY_MEMf, 1, 2, SOCF_RO },
    { MMU_TM_QUEUE_MEMf, 1, 3, SOCF_RO },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOURCE_VPf, 1, 10, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_2TO5_ENf, 1, 17, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_6TO7_ENf, 1, 18, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_0_ENf, 1, 19, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_1_ENf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP0_STATUS_BCM56450_B0r_fields[] = {
    { FP_SLICEf, 1, 15, SOCF_RO },
    { IPROC_INT_SRAMf, 1, 16, SOCF_RO },
    { IP_MPLS_ENTRYf, 1, 7, SOCF_RO },
    { IP_VLAN_XLATEf, 1, 6, SOCF_RO },
    { L2_ENTRYf, 1, 5, SOCF_RO },
    { L2_MC_ENBf, 1, 13, SOCF_RO },
    { L3_DEFIP_CAMf, 1, 11, SOCF_RO },
    { L3_ENTRYf, 1, 8, SOCF_RO },
    { L3_IIFf, 1, 12, SOCF_RO },
    { L3_MC_ENBf, 1, 14, SOCF_RO },
    { L3_NEXT_HOPf, 1, 9, SOCF_RO },
    { MMU_256K_MEMf, 1, 1, SOCF_RO },
    { MMU_EXT_BUFf, 1, 4, SOCF_RO },
    { MMU_INT_MEMf, 1, 0, SOCF_RO },
    { MMU_QENTRY_MEMf, 1, 2, SOCF_RO },
    { MMU_TM_QUEUE_MEMf, 1, 3, SOCF_RO },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOURCE_VPf, 1, 10, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_2TO5_ENf, 1, 17, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_6TO7_ENf, 1, 18, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_0_ENf, 1, 19, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_1_ENf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP1_STATUSr_fields[] = {
    { MEM_PWR_SEQ_DONEf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MEM_PWR_DWN_CTRL_CONFIGr_fields[] = {
    { CLK_LOW_CNT_WIDTHf, 6, 1, SOCF_LE },
    { DAU_WKUP_CNT_WIDTHf, 10, 14, SOCF_LE },
    { INIT_MEM_CONFIGf, 1, 0, 0 },
    { MOM_WKUP_CNT_WIDTHf, 8, 24, SOCF_LE },
    { ONE_USEC_CNT_WIDTHf, 7, 7, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROLr_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 23, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 11, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 25, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 17, SOCF_LE },
    { MDIO_SELf, 1, 3, 0 },
    { MMU_CFAPE_1G_MODEf, 1, 31, 0 },
    { OSC_TEST_ENABLEf, 1, 4, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { S3MII_LOOPBACK_CTRLf, 3, 8, SOCF_LE },
    { S3MII_REMOTE_0_RST_Lf, 1, 5, 0 },
    { S3MII_REMOTE_1_RST_Lf, 1, 6, 0 },
    { S3MII_REMOTE_2_RST_Lf, 1, 7, 0 },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 27, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 28, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 29, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 30, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_0r_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 18, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 10, SOCF_LE },
    { MMU_CFAPE_1G_MODEf, 1, 24, 0 },
    { OSC_TEST_ENABLEf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 20, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 22, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 23, 0 },
    { TIMESTAMP_VAL_MODE_SELf, 1, 25, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_CONTROL_1r_fields[] = {
    { BS0_PLL_CLK_IN_SELf, 1, 2, 0 },
    { BS1_PLL_CLK_IN_SELf, 1, 1, 0 },
    { DDR3_PHY0_IDDQ_ENf, 1, 24, 0 },
    { DDR3_PHY1_IDDQ_ENf, 1, 25, 0 },
    { DDR3_PHY2_IDDQ_ENf, 1, 26, 0 },
    { DDR_PLL0_CLK_IN_SELf, 1, 3, 0 },
    { DDR_PLL0_CLK_OUT_ENf, 1, 5, 0 },
    { L1_RCVD_CLK0_SW_OVWR_VALIDf, 1, 22, 0 },
    { L1_RCVD_CLK1_SW_OVWR_VALIDf, 1, 23, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 21, 0 },
    { OOBFC_SELF_TEST_ENABLEf, 1, 29, 0 },
    { PCIE_SINGLE_DUAL_LINK_MODE_ENf, 1, 28, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 8, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 7, 0 },
    { PROG_THP_HYS_ENf, 1, 11, 0 },
    { PROG_THP_INDf, 1, 12, 0 },
    { PROG_THP_OEBf, 1, 13, 0 },
    { PROG_THP_PDNf, 1, 14, 0 },
    { PROG_THP_PUPf, 1, 15, 0 },
    { PROG_THP_SEL0f, 1, 16, 0 },
    { PROG_THP_SEL1f, 1, 17, 0 },
    { PROG_THP_SEL2f, 1, 18, 0 },
    { PROG_THP_SRCf, 1, 19, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 4, SOCF_RES },
    { RSVD1f, 1, 6, SOCF_RES },
    { SPI_MODE_ENf, 1, 27, 0 },
    { TOP_TO_CORE_PLL_LOADf, 1, 20, 0 },
    { TS_PLL_CLK_IN_SELf, 1, 0, 0 },
    { WC0_8_XFI_MODE_SELf, 1, 9, 0 },
    { WC1_8_XFI_MODE_SELf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2r_fields[] = {
    { BS_PLL_CLK_IN_SELf, 1, 4, 0 },
    { CES_PLL_CLK_IN_SELf, 1, 5, 0 },
    { DDR3_PLL_CLK_IN_SELf, 1, 6, 0 },
    { DDR3_PLL_CLK_OUT_ENf, 1, 7, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 9, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 8, 0 },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { S3MII_REMOTE_LOOPBACK_CTRLf, 3, 0, SOCF_LE },
    { TS_PLL_CLK_IN_SELf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_3r_fields[] = {
    { OSC_CNT_RSTBf, 1, 1, 0 },
    { OSC_CNT_STARTf, 1, 2, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_SELf, 2, 3, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_CONTROL_4r_fields[] = {
    { GPIO10_PULL_DNf, 1, 14, 0 },
    { GPIO10_PULL_UPf, 1, 6, 0 },
    { GPIO11_PULL_DNf, 1, 15, 0 },
    { GPIO11_PULL_UPf, 1, 7, 0 },
    { GPIO4_PULL_DNf, 1, 8, 0 },
    { GPIO4_PULL_UPf, 1, 0, 0 },
    { GPIO5_PULL_DNf, 1, 9, 0 },
    { GPIO5_PULL_UPf, 1, 1, 0 },
    { GPIO6_PULL_DNf, 1, 10, 0 },
    { GPIO6_PULL_UPf, 1, 2, 0 },
    { GPIO7_PULL_DNf, 1, 11, 0 },
    { GPIO7_PULL_UPf, 1, 3, 0 },
    { GPIO8_PULL_DNf, 1, 12, 0 },
    { GPIO8_PULL_UPf, 1, 4, 0 },
    { GPIO9_PULL_DNf, 1, 13, 0 },
    { GPIO9_PULL_UPf, 1, 5, 0 },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_0_BCM56260_A0r_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 14, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 5, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 5, 9, SOCF_LE },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 2, SOCF_RES },
    { RSVD1f, 1, 3, SOCF_RES },
    { RSVD2f, 1, 22, SOCF_RES },
    { RSVD3f, 1, 23, SOCF_RES },
    { THERMAL_PVTMON0_MAX_DATA_RST_Lf, 1, 19, 0 },
    { THERMAL_PVTMON0_MIN_DATA_RST_Lf, 1, 18, 0 },
    { THERMAL_PVTMON1_MAX_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON1_MIN_DATA_RST_Lf, 1, 20, 0 },
    { XGXS0_PLL_PWRONf, 1, 0, 0 },
    { XGXS1_PLL_PWRONf, 1, 1, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_0_BCM56270_A0r_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 3, 12, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 4, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 3, 15, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 4, 8, SOCF_LE },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { RESERVED0f, 4, 0, SOCF_LE|SOCF_RES },
    { THERMAL_PVTMON0_MAX_DATA_RST_Lf, 1, 19, 0 },
    { THERMAL_PVTMON0_MIN_DATA_RST_Lf, 1, 18, 0 },
    { THERMAL_PVTMON1_MAX_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON1_MIN_DATA_RST_Lf, 1, 20, 0 }
};

#endif
#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_CONTROL_0_BCM56450_B0r_fields[] = {
    { BYPASS_I2C_DEGLITCHf, 1, 26, 0 },
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 18, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 10, SOCF_LE },
    { MMU_CFAPE_1G_MODEf, 1, 24, 0 },
    { OSC_TEST_ENABLEf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 20, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 22, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 23, 0 },
    { TIMESTAMP_VAL_MODE_SELf, 1, 25, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM53400_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { GXPORT_EEE_POWERDOWN_ENf, 1, 4, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 5, 5, SOCF_LE|SOCF_RES },
    { XTAL_DRV_CURf, 2, 23, SOCF_LE|SOCF_RES },
    { XTAL_PD_DRVf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM53570_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { RSVDf, 6, 4, SOCF_LE|SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XTAL_DRV_CURf, 2, 23, SOCF_LE|SOCF_RES },
    { XTAL_PD_DRVf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56150_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { GIG_MDIO_CL_SELf, 1, 7, SOCF_RES },
    { GPORT_EEE_POWERDOWN_ENf, 1, 8, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { XG_MDIO_CL_SELf, 1, 5, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56160_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { GXPORT_EEE_POWERDOWN_ENf, 2, 4, SOCF_LE|SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 2, 6, SOCF_LE|SOCF_RES },
    { XTAL_DRV_CURf, 2, 23, SOCF_LE|SOCF_RES },
    { XTAL_PD_DRVf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56260_A0r_fields[] = {
    { BS0_PLL_CLK_IN_SELf, 1, 2, 0 },
    { BS1_PLL_CLK_IN_SELf, 1, 1, 0 },
    { DDR3_PHY0_IDDQ_ENf, 1, 22, 0 },
    { L1_RCVD_CLK0_SW_OVWR_VALIDf, 1, 20, 0 },
    { L1_RCVD_CLK1_SW_OVWR_VALIDf, 1, 21, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 19, 0 },
    { OOBFC_SELF_TEST_ENABLEf, 1, 25, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 8, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 7, 0 },
    { PROG_THP_HYS_ENf, 1, 9, 0 },
    { PROG_THP_INDf, 1, 10, 0 },
    { PROG_THP_OEBf, 1, 11, 0 },
    { PROG_THP_PDNf, 1, 12, 0 },
    { PROG_THP_PUPf, 1, 13, 0 },
    { PROG_THP_SEL0f, 1, 14, 0 },
    { PROG_THP_SEL1f, 1, 15, 0 },
    { PROG_THP_SEL2f, 1, 16, 0 },
    { PROG_THP_SRCf, 1, 17, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 4, SOCF_RES },
    { RSVD1f, 1, 6, SOCF_RES },
    { RSVD2f, 1, 23, SOCF_RES },
    { RSVD3f, 1, 24, SOCF_RES },
    { RSVD4f, 1, 5, SOCF_RES },
    { RSVD5f, 1, 3, SOCF_RES },
    { TOP_TO_CORE_PLL_LOADf, 1, 18, 0 },
    { TS_PLL_CLK_IN_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56260_B0r_fields[] = {
    { BS0_PLL_CLK_IN_SELf, 1, 2, 0 },
    { BS1_PLL_CLK_IN_SELf, 1, 1, 0 },
    { DDR3_PHY0_IDDQ_ENf, 1, 22, 0 },
    { DDR_PLL0_CLK_IN_SELf, 1, 3, 0 },
    { DDR_PLL0_CLK_OUT_ENf, 1, 5, 0 },
    { L1_RCVD_CLK0_SW_OVWR_VALIDf, 1, 20, 0 },
    { L1_RCVD_CLK1_SW_OVWR_VALIDf, 1, 21, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 19, 0 },
    { OOBFC_SELF_TEST_ENABLEf, 1, 25, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 8, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 7, 0 },
    { PROG_THP_HYS_ENf, 1, 9, 0 },
    { PROG_THP_INDf, 1, 10, 0 },
    { PROG_THP_OEBf, 1, 11, 0 },
    { PROG_THP_PDNf, 1, 12, 0 },
    { PROG_THP_PUPf, 1, 13, 0 },
    { PROG_THP_SEL0f, 1, 14, 0 },
    { PROG_THP_SEL1f, 1, 15, 0 },
    { PROG_THP_SEL2f, 1, 16, 0 },
    { PROG_THP_SRCf, 1, 17, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 4, SOCF_RES },
    { RSVD1f, 1, 6, SOCF_RES },
    { RSVD2f, 1, 23, SOCF_RES },
    { RSVD3f, 1, 24, SOCF_RES },
    { TOP_TO_CORE_PLL_LOADf, 1, 18, 0 },
    { TS_PLL_CLK_IN_SELf, 1, 0, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56270_A0r_fields[] = {
    { L1_RCVD_CLK0_SW_OVWR_VALIDf, 1, 13, 0 },
    { L1_RCVD_CLK1_SW_OVWR_VALIDf, 1, 14, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 12, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 1, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 0, 0 },
    { PROG_THP_HYS_ENf, 1, 2, 0 },
    { PROG_THP_INDf, 1, 3, 0 },
    { PROG_THP_OEBf, 1, 4, 0 },
    { PROG_THP_PDNf, 1, 5, 0 },
    { PROG_THP_PUPf, 1, 6, 0 },
    { PROG_THP_SEL0f, 1, 7, 0 },
    { PROG_THP_SEL1f, 1, 8, 0 },
    { PROG_THP_SEL2f, 1, 9, 0 },
    { PROG_THP_SRCf, 1, 10, 0 },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RES },
    { TOP_TO_CORE_PLL_LOADf, 1, 11, 0 }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56340_A0r_fields[] = {
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 16, SOCF_RES },
    { GIG_MDIO0_CL_SELf, 1, 7, SOCF_RES },
    { GIG_MDIO1_CL_SELf, 1, 8, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 22, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 24, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 19, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 17, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 18, SOCF_RES },
    { LINK40G_ENABLEf, 1, 12, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 9, SOCF_RES },
    { XG_MDIO0_CL_SELf, 1, 5, SOCF_RES },
    { XG_MDIO1_CL_SELf, 1, 6, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XG_PLL2_PWRDWNf, 1, 2, SOCF_RES },
    { XG_PLL3_PWRDWNf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM53400_A0r_fields[] = {
    { L1_RCVD_BKUP_CLK_PORT_SELf, 5, 5, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 25, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_LNKSTS_PORT_SELf, 5, 0, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 27, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 28, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 23, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_CLK_PORT_SELf, 5, 15, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_LNKSTS_PORT_SELf, 5, 10, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 22, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 20, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 21, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM53570_A0r_fields[] = {
    { L1_RCVD_BKUP_CLK_PORT_SELf, 7, 7, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_LNKSTS_PORT_SELf, 7, 0, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_CLK_PORT_SELf, 7, 21, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_LNKSTS_PORT_SELf, 7, 14, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56150_A0r_fields[] = {
    { GPORT_MIRRORf, 2, 1, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 22, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_PORT_SELf, 5, 7, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 24, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_PORT_SELf, 5, 12, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 19, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 17, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 18, SOCF_RES },
    { RSRV_1f, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SW_TAP_DISf, 1, 0, SOCF_RES },
    { XGXS_MODE_SELf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56160_A0r_fields[] = {
    { L1_RCVD_BKUP_CLK_PORT_SELf, 6, 6, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 29, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_LNKSTS_PORT_SELf, 6, 0, SOCF_LE|SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 27, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_CLK_PORT_SELf, 6, 18, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_LNKSTS_PORT_SELf, 6, 12, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 26, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 24, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 25, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56260_B0r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56340_A0r_fields[] = {
    { RSVDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TAP_SELf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56440_B0r_fields[] = {
    { BOND_CES_ENABLE_OVERRIDEf, 1, 10, 0 },
    { BOND_CES_FRM_BYP_OVERRIDEf, 1, 11, 0 },
    { BS_PLL_CLK_IN_SELf, 1, 4, 0 },
    { CES_PLL_CLK_IN_SELf, 1, 5, 0 },
    { DDR3_PLL_CLK_IN_SELf, 1, 6, 0 },
    { DDR3_PLL_CLK_OUT_ENf, 1, 7, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 9, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 8, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { S3MII_REMOTE_LOOPBACK_CTRLf, 3, 0, SOCF_LE },
    { TS_PLL_CLK_IN_SELf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56450_A0r_fields[] = {
    { IROSC_0_SELf, 1, 7, 0 },
    { IROSC_1_SELf, 1, 8, 0 },
    { IROSC_ENf, 1, 6, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE },
    { OSC_1_SELf, 2, 3, SOCF_LE },
    { OSC_CNT_RSTBf, 1, 9, 0 },
    { OSC_CNT_STARTf, 1, 10, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, 0 },
    { OSC_SELf, 2, 11, SOCF_LE },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 15, 0 },
    { SRAM_OSC_0_NENf, 1, 14, 0 },
    { SRAM_OSC_0_PENf, 1, 13, 0 },
    { SRAM_OSC_1_BURNINf, 1, 18, 0 },
    { SRAM_OSC_1_NENf, 1, 17, 0 },
    { SRAM_OSC_1_PENf, 1, 16, 0 },
    { SRAM_OSC_SELf, 2, 19, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56560_A0r_fields[] = {
    { BS_PLL0_HO_BYP_ENABLEf, 1, 16, 0 },
    { BS_PLL1_HO_BYP_ENABLEf, 1, 17, 0 },
    { L1_RCVD_BKUP_FREQ_DIV_SELf, 1, 11, 0 },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_FREQ_DIV_SELf, 1, 10, 0 },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE },
    { XG_PLL0_HO_BYP_ENABLEf, 1, 12, 0 },
    { XG_PLL1_HO_BYP_ENABLEf, 1, 13, 0 },
    { XG_PLL2_HO_BYP_ENABLEf, 1, 14, 0 },
    { XG_PLL3_HO_BYP_ENABLEf, 1, 15, 0 },
    { XG_RCVD_BKUP_SELf, 3, 7, SOCF_LE },
    { XG_RCVD_PRI_SELf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56850_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56860_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_DIV_SELf, 1, 11, 0 },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_FREQ_DIV_SELf, 1, 10, 0 },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE },
    { XG_RCVD_BKUP_SELf, 3, 7, SOCF_LE },
    { XG_RCVD_PRI_SELf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56960_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_BKUP_PORT_SELf, 8, 18, SOCF_LE },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE },
    { L1_RCVD_PORT_SELf, 8, 10, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { XG_RCVD_BKUP_SELf, 3, 7, SOCF_LE },
    { XG_RCVD_SELf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56970_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_BKUP_PORT_SELf, 8, 14, SOCF_LE },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE },
    { L1_RCVD_PORT_SELf, 8, 6, SOCF_LE },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { XG_RCVD_BKUP_SELf, 1, 5, 0 },
    { XG_RCVD_SELf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, SOCF_RES },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, SOCF_RES },
    { GPIO_FOR_LOS_ENf, 6, 22, SOCF_LE|SOCF_RES },
    { GPORT_MIRRORf, 2, 8, SOCF_LE|SOCF_RES },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SW_TAP_DISf, 1, 7, SOCF_RES },
    { TSC0_LOS_PORT_SELf, 2, 10, SOCF_LE|SOCF_RES },
    { TSC1_LOS_PORT_SELf, 2, 12, SOCF_LE|SOCF_RES },
    { TSC2_LOS_PORT_SELf, 2, 14, SOCF_LE|SOCF_RES },
    { TSC3_LOS_PORT_SELf, 2, 16, SOCF_LE|SOCF_RES },
    { TSC4_LOS_PORT_SELf, 2, 18, SOCF_LE|SOCF_RES },
    { TSC5_LOS_PORT_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, SOCF_RES },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM53570_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, SOCF_RES },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, SOCF_RES },
    { CLPORT_EEE_POWERDOWN_ENf, 1, 19, SOCF_RES },
    { GEPORT_EEE_POWERDOWN_ENf, 2, 10, SOCF_LE|SOCF_RES },
    { GPIO_FOR_UPI_ENf, 1, 29, SOCF_RES },
    { GPORT_MIRRORf, 2, 8, SOCF_LE|SOCF_RES },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { MDIO_SLAVE_MODE_ENf, 1, 30, SOCF_RES },
    { RSVDf, 9, 20, SOCF_LE|SOCF_RES },
    { RVDf, 1, 31, SOCF_RO|SOCF_RES },
    { SW_TAP_DISf, 1, 7, SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, SOCF_RES },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 7, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56150_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56160_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, SOCF_RES },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, SOCF_RES },
    { GPIO_FOR_UPI_ENf, 1, 29, SOCF_RES },
    { GPORT_MIRRORf, 2, 8, SOCF_LE|SOCF_RES },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_SEL0_CTRLf, 1, 25, SOCF_RES },
    { SDIO_SEL1_CTRLf, 1, 26, SOCF_RES },
    { SDIO_SEL2_CTRLf, 1, 27, SOCF_RES },
    { SDIO_SRC_CTRLf, 1, 28, SOCF_RES },
    { SDIO_VOL_CTRLf, 1, 24, SOCF_RES },
    { SW_TAP_DISf, 1, 7, SOCF_RES },
    { TSC0_LOS_PORT_SELf, 2, 10, SOCF_LE|SOCF_RES },
    { TSC1_LOS_PORT_SELf, 2, 12, SOCF_LE|SOCF_RES },
    { TSC2_LOS_PORT_SELf, 2, 14, SOCF_LE|SOCF_RES },
    { TSC3_LOS_PORT_SELf, 2, 16, SOCF_LE|SOCF_RES },
    { TSC4_LOS_PORT_SELf, 2, 18, SOCF_LE|SOCF_RES },
    { TSC5_LOS_PORT_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { TSC6_LOS_PORT_SELf, 2, 22, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, SOCF_RES },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56260_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { MII_DRIVE_STRENGTH_SEL0f, 1, 8, 0 },
    { MII_DRIVE_STRENGTH_SEL1f, 1, 9, 0 },
    { MII_DRIVE_STRENGTH_SEL2f, 1, 10, 0 },
    { MII_SLEW_RATE_CNTRLf, 1, 11, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { XG_MDIO0_CL_OVERIDEf, 1, 4, 0 },
    { XG_MDIO0_CL_SELf, 1, 6, 0 },
    { XG_MDIO1_CL_OVERIDEf, 1, 5, 0 },
    { XG_MDIO1_CL_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56270_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56450_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { XG_MDIO0_CL_OVERIDEf, 1, 4, 0 },
    { XG_MDIO0_CL_SELf, 1, 6, 0 },
    { XG_MDIO1_CL_OVERIDEf, 1, 5, 0 },
    { XG_MDIO1_CL_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56450_B0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { L1_WC0_RECOVERY_CLK0_MUX_SELf, 2, 8, SOCF_LE },
    { L1_WC0_RECOVERY_CLK1_MUX_SELf, 2, 12, SOCF_LE },
    { L1_WC1_RECOVERY_CLK0_MUX_SELf, 2, 10, SOCF_LE },
    { L1_WC1_RECOVERY_CLK1_MUX_SELf, 2, 14, SOCF_LE },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { XG_MDIO0_CL_OVERIDEf, 1, 4, 0 },
    { XG_MDIO0_CL_SELf, 1, 6, 0 },
    { XG_MDIO1_CL_OVERIDEf, 1, 5, 0 },
    { XG_MDIO1_CL_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56970_A0r_fields[] = {
    { BYP_TO_HOLD_CYCLEf, 6, 6, SOCF_LE|SOCF_RES },
    { HOLD_TO_BYP_CYCLEf, 6, 0, SOCF_LE|SOCF_RES },
    { RSVD_0f, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_4_BCM53570_A0r_fields[] = {
    { GPIO_FOR_LOS_ENf, 10, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 20, SOCF_LE|SOCF_RES },
    { TSCE0_LOS_PORT_SELf, 2, 4, SOCF_LE|SOCF_RES },
    { TSCE1_LOS_PORT_SELf, 2, 6, SOCF_LE|SOCF_RES },
    { TSCE2_LOS_PORT_SELf, 2, 8, SOCF_LE|SOCF_RES },
    { TSCE3_LOS_PORT_SELf, 2, 10, SOCF_LE|SOCF_RES },
    { TSCE4_LOS_PORT_SELf, 2, 12, SOCF_LE|SOCF_RES },
    { TSCE5_LOS_PORT_SELf, 2, 14, SOCF_LE|SOCF_RES },
    { TSCE6_LOS_PORT_SELf, 2, 16, SOCF_LE|SOCF_RES },
    { TSCF0_LOS_PORT_SELf, 2, 18, SOCF_LE|SOCF_RES },
    { TSCQ0_LOS_PORT_SELf, 2, 0, SOCF_LE|SOCF_RES },
    { TSCQ1_LOS_PORT_SELf, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_4_BCM56260_A0r_fields[] = {
    { GPIO0_PULL_DNf, 1, 16, 0 },
    { GPIO0_PULL_UPf, 1, 0, 0 },
    { GPIO10_PULL_DNf, 1, 26, 0 },
    { GPIO10_PULL_UPf, 1, 10, 0 },
    { GPIO11_PULL_DNf, 1, 27, 0 },
    { GPIO11_PULL_UPf, 1, 11, 0 },
    { GPIO12_PULL_DNf, 1, 28, 0 },
    { GPIO12_PULL_UPf, 1, 12, 0 },
    { GPIO13_PULL_DNf, 1, 29, 0 },
    { GPIO13_PULL_UPf, 1, 13, 0 },
    { GPIO14_PULL_DNf, 1, 30, 0 },
    { GPIO14_PULL_UPf, 1, 14, 0 },
    { GPIO15_PULL_DNf, 1, 31, 0 },
    { GPIO15_PULL_UPf, 1, 15, 0 },
    { GPIO1_PULL_DNf, 1, 17, 0 },
    { GPIO1_PULL_UPf, 1, 1, 0 },
    { GPIO2_PULL_DNf, 1, 18, 0 },
    { GPIO2_PULL_UPf, 1, 2, 0 },
    { GPIO3_PULL_DNf, 1, 19, 0 },
    { GPIO3_PULL_UPf, 1, 3, 0 },
    { GPIO4_PULL_DNf, 1, 20, 0 },
    { GPIO4_PULL_UPf, 1, 4, 0 },
    { GPIO5_PULL_DNf, 1, 21, 0 },
    { GPIO5_PULL_UPf, 1, 5, 0 },
    { GPIO6_PULL_DNf, 1, 22, 0 },
    { GPIO6_PULL_UPf, 1, 6, 0 },
    { GPIO7_PULL_DNf, 1, 23, 0 },
    { GPIO7_PULL_UPf, 1, 7, 0 },
    { GPIO8_PULL_DNf, 1, 24, 0 },
    { GPIO8_PULL_UPf, 1, 8, 0 },
    { GPIO9_PULL_DNf, 1, 25, 0 },
    { GPIO9_PULL_UPf, 1, 9, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_4_BCM56270_A0r_fields[] = {
    { GPIO0_PULL_DNf, 1, 10, 0 },
    { GPIO0_PULL_UPf, 1, 0, 0 },
    { GPIO1_PULL_DNf, 1, 11, 0 },
    { GPIO1_PULL_UPf, 1, 1, 0 },
    { GPIO2_PULL_DNf, 1, 12, 0 },
    { GPIO2_PULL_UPf, 1, 2, 0 },
    { GPIO3_PULL_DNf, 1, 13, 0 },
    { GPIO3_PULL_UPf, 1, 3, 0 },
    { GPIO4_PULL_DNf, 1, 14, 0 },
    { GPIO4_PULL_UPf, 1, 4, 0 },
    { GPIO5_PULL_DNf, 1, 15, 0 },
    { GPIO5_PULL_UPf, 1, 5, 0 },
    { GPIO6_PULL_DNf, 1, 16, 0 },
    { GPIO6_PULL_UPf, 1, 6, 0 },
    { GPIO7_PULL_DNf, 1, 17, 0 },
    { GPIO7_PULL_UPf, 1, 7, 0 },
    { GPIO8_PULL_DNf, 1, 18, 0 },
    { GPIO8_PULL_UPf, 1, 8, 0 },
    { GPIO9_PULL_DNf, 1, 19, 0 },
    { GPIO9_PULL_UPf, 1, 9, 0 },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56560_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 20, 0 },
    { CMIC_TO_CORE_PLL_LOADf, 1, 10, 0 },
    { FALCON_TX_DRV_HV_DISABLEf, 1, 22, 0 },
    { IO_CTRL_ENABLEf, 1, 11, 0 },
    { IO_DOUT_VALf, 1, 12, 0 },
    { IO_HYS_EN_CTRLf, 1, 28, 0 },
    { IO_IND_CTRLf, 1, 27, 0 },
    { IO_OEB_CTRLf, 1, 29, 0 },
    { IO_PDN_CTRLf, 1, 14, 0 },
    { IO_PUP_CTRLf, 1, 15, 0 },
    { IO_SEL0_CTRLf, 1, 23, 0 },
    { IO_SEL1_CTRLf, 1, 24, 0 },
    { IO_SEL2_CTRLf, 1, 25, 0 },
    { IO_SRC_CTRLf, 1, 26, 0 },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 6, 0 },
    { L1_RCVD_CLK_RSTNf, 1, 7, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 18, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 16, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 17, 0 },
    { LINK40G_ENABLEf, 1, 19, 0 },
    { OSC_TEST_ENABLEf, 1, 9, 0 },
    { PCIE_INTR_ENABLEf, 1, 31, 0 },
    { PCIE_REFCLK_OUT_ENf, 1, 13, 0 },
    { PORT_EEE_POWERDOWN_ENf, 1, 21, 0 },
    { RSVD_3f, 1, 8, SOCF_RES },
    { RSVD_5f, 2, 4, SOCF_LE|SOCF_RES },
    { TDP_OOBFC_ENABLEf, 1, 30, 0 },
    { XG_PLL0_PWRDWNf, 1, 0, 0 },
    { XG_PLL1_PWRDWNf, 1, 1, 0 },
    { XG_PLL2_PWRDWNf, 1, 2, 0 },
    { XG_PLL3_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56640_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 28, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_MCS_PLL_LOADf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 17, SOCF_RES },
    { ETU_CLK_DISABLEf, 1, 29, SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 23, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 26, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 21, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 20, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 18, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 19, SOCF_RES },
    { LINK40G_ENABLEf, 1, 27, SOCF_RES },
    { MISC_PCIE_PARITY_MODEf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 11, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 30, SOCF_RES },
    { TCAM_MDIO_CL_SELf, 1, 9, SOCF_RES },
    { TCAM_MDIO_V3P3_SELf, 1, 10, SOCF_RES },
    { UART1_ENABLEf, 1, 31, SOCF_RES },
    { XG_MDIO0_CL_SELf, 1, 5, SOCF_RES },
    { XG_MDIO0_V3P3_SELf, 1, 6, SOCF_RES },
    { XG_MDIO1_CL_SELf, 1, 7, SOCF_RES },
    { XG_MDIO1_V3P3_SELf, 1, 8, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XG_PLL2_PWRDWNf, 1, 2, SOCF_RES },
    { XG_PLL3_PWRDWNf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56850_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 20, 0 },
    { CMIC_TO_CORE_PLL_LOADf, 1, 10, 0 },
    { CMIC_TO_MCS_PLL_LOADf, 1, 11, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 15, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 28, 0 },
    { IO_IND_CTRLf, 1, 27, 0 },
    { IO_SEL0_CTRLf, 1, 23, 0 },
    { IO_SEL1_CTRLf, 1, 24, 0 },
    { IO_SEL2_CTRLf, 1, 25, 0 },
    { IO_SRC_CTRLf, 1, 26, 0 },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 6, 0 },
    { L1_RCVD_CLK_RSTNf, 1, 7, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 18, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 16, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 17, 0 },
    { LINK40G_ENABLEf, 1, 19, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { OOBFC_TEST_ENf, 1, 22, 0 },
    { OSC_TEST_ENABLEf, 1, 9, 0 },
    { PORT_EEE_POWERDOWN_ENf, 1, 21, 0 },
    { XG_MDIO0_CL_SELf, 1, 5, 0 },
    { XG_MDIO1_V3P3_SELf, 1, 8, 0 },
    { XG_PLL0_PWRDWNf, 1, 0, 0 },
    { XG_PLL1_PWRDWNf, 1, 1, 0 },
    { XG_PLL2_PWRDWNf, 1, 2, 0 },
    { XG_PLL3_PWRDWNf, 1, 3, 0 },
    { XG_RCVD_SELf, 3, 29, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56860_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 20, 0 },
    { CMIC_TO_CORE_PLL_LOADf, 1, 10, 0 },
    { CMIC_TO_MCS_PLL_LOADf, 1, 11, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 12, 0 },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 13, 0 },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 14, 0 },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 15, 0 },
    { IO_HYS_EN_CTRLf, 1, 28, 0 },
    { IO_IND_CTRLf, 1, 27, 0 },
    { IO_SEL0_CTRLf, 1, 23, 0 },
    { IO_SEL1_CTRLf, 1, 24, 0 },
    { IO_SEL2_CTRLf, 1, 25, 0 },
    { IO_SRC_CTRLf, 1, 26, 0 },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 6, 0 },
    { L1_RCVD_CLK_RSTNf, 1, 7, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 18, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 16, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 17, 0 },
    { LINK40G_ENABLEf, 1, 19, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { OSC_TEST_ENABLEf, 1, 9, 0 },
    { PORT_EEE_POWERDOWN_ENf, 1, 21, 0 },
    { RSVD_0f, 3, 29, SOCF_LE|SOCF_RES },
    { RSVD_1f, 1, 22, SOCF_RES },
    { XG_MDIO0_CL_SELf, 1, 5, 0 },
    { XG_MDIO1_V3P3_SELf, 1, 8, 0 },
    { XG_PLL0_PWRDWNf, 1, 0, 0 },
    { XG_PLL1_PWRDWNf, 1, 1, 0 },
    { XG_PLL2_PWRDWNf, 1, 2, 0 },
    { XG_PLL3_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56960_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 15, SOCF_RES },
    { CMIC_TO_CORE_PLL0_LOADf, 1, 9, SOCF_RES },
    { CMIC_TO_CORE_PLL1_LOADf, 1, 10, SOCF_RES },
    { CMIC_TO_IPROC_PLL_LOADf, 1, 11, SOCF_RES },
    { FUNC_DEBUG_MODE_ENf, 1, 8, SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 4, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 5, SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 14, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 12, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 13, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 17, SOCF_RES },
    { OOB_IO_HYS_EN_CTRLf, 1, 23, SOCF_RES },
    { OOB_IO_IND_CTRLf, 1, 22, SOCF_RES },
    { OOB_IO_SEL0_CTRLf, 1, 18, SOCF_RES },
    { OOB_IO_SEL1_CTRLf, 1, 19, SOCF_RES },
    { OOB_IO_SEL2_CTRLf, 1, 20, SOCF_RES },
    { OOB_IO_SRC_CTRLf, 1, 21, SOCF_RES },
    { OSC_TEST_MODE_ENf, 1, 6, SOCF_RES },
    { PCIE_REFCLK_OUT_ENf, 1, 28, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 16, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SYNCE_IO_SEL0_CTRLf, 1, 24, SOCF_RES },
    { SYNCE_IO_SEL1_CTRLf, 1, 25, SOCF_RES },
    { SYNCE_IO_SEL2_CTRLf, 1, 26, SOCF_RES },
    { SYNCE_IO_SRC_CTRLf, 1, 27, SOCF_RES },
    { XGXS_TEST_MODE_ENf, 1, 7, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XG_PLL2_PWRDWNf, 1, 2, SOCF_RES },
    { XG_PLL3_PWRDWNf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56970_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 8, SOCF_RES },
    { CMIC_TO_CORE_PLL0_LOADf, 1, 3, SOCF_RES },
    { CMIC_TO_IPROC_PLL_LOADf, 1, 4, SOCF_RES },
    { CORE_PLL_GLITCH_FREE_CTRLf, 1, 23, SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 0, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 1, SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 7, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 5, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 6, SOCF_RES },
    { MDIO_FUNC_CTRLf, 1, 22, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 10, SOCF_RES },
    { OOB_IO_HYS_EN_CTRLf, 1, 16, SOCF_RES },
    { OOB_IO_IND_CTRLf, 1, 15, SOCF_RES },
    { OOB_IO_SEL0_CTRLf, 1, 11, SOCF_RES },
    { OOB_IO_SEL1_CTRLf, 1, 12, SOCF_RES },
    { OOB_IO_SEL2_CTRLf, 1, 13, SOCF_RES },
    { OOB_IO_SRC_CTRLf, 1, 14, SOCF_RES },
    { PCIE_REFCLK_OUT_ENf, 1, 21, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 9, SOCF_RES },
    { SYNCE_IO_SEL0_CTRLf, 1, 17, SOCF_RES },
    { SYNCE_IO_SEL1_CTRLf, 1, 18, SOCF_RES },
    { SYNCE_IO_SEL2_CTRLf, 1, 19, SOCF_RES },
    { SYNCE_IO_SRC_CTRLf, 1, 20, SOCF_RES },
    { XGXS_TEST_MODE_ENf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_MISC_GENERIC_CONTROLr_fields[] = {
    { GENERIC_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_STATUSr_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_LINK_IN_L23f, 1, 1, SOCF_RO },
    { PCIE_LINK_UPf, 1, 0, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_STATUS_0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSEVEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_STATUS_1r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_STATUS_2r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_STATUS_0_BCM56260_A0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 1, SOCF_RO },
    { IPROC_DDR_PHY_PLL_LOCKf, 1, 3, SOCF_RO },
    { MMU_DDR_PHY_PLL_LOCKf, 1, 2, SOCF_RO },
    { PCIE_PLL_LOCKf, 1, 0, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_STATUS_0_BCM56270_A0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 1, SOCF_RO },
    { PCIE_PLL_LOCKf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MISC_STATUS_0_BCM56450_B0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSEVEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAP_USB_DEV_MODEf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MISC_STATUS_1_BCM56260_A0r_fields[] = {
    { CHIP_PWRUP_RSB_FRM_ALL_SEGSf, 13, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { IPROC_PWRUP_RSB_FRM_ALL_SEGSf, 8, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_MISC_STATUS_1_BCM56270_A0r_fields[] = {
    { CHIP_PWRUP_RSB_FRM_ALL_SEGSf, 1, 0, SOCF_RO|SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_MISC_STATUS_1_BCM56960_A0r_fields[] = {
    { TSC_0_DISABLE_STATUSf, 1, 0, SOCF_RO },
    { TSC_10_DISABLE_STATUSf, 1, 10, SOCF_RO },
    { TSC_11_DISABLE_STATUSf, 1, 11, SOCF_RO },
    { TSC_12_DISABLE_STATUSf, 1, 12, SOCF_RO },
    { TSC_13_DISABLE_STATUSf, 1, 13, SOCF_RO },
    { TSC_14_DISABLE_STATUSf, 1, 14, SOCF_RO },
    { TSC_15_DISABLE_STATUSf, 1, 15, SOCF_RO },
    { TSC_16_DISABLE_STATUSf, 1, 16, SOCF_RO },
    { TSC_17_DISABLE_STATUSf, 1, 17, SOCF_RO },
    { TSC_18_DISABLE_STATUSf, 1, 18, SOCF_RO },
    { TSC_19_DISABLE_STATUSf, 1, 19, SOCF_RO },
    { TSC_1_DISABLE_STATUSf, 1, 1, SOCF_RO },
    { TSC_20_DISABLE_STATUSf, 1, 20, SOCF_RO },
    { TSC_21_DISABLE_STATUSf, 1, 21, SOCF_RO },
    { TSC_22_DISABLE_STATUSf, 1, 22, SOCF_RO },
    { TSC_23_DISABLE_STATUSf, 1, 23, SOCF_RO },
    { TSC_24_DISABLE_STATUSf, 1, 24, SOCF_RO },
    { TSC_25_DISABLE_STATUSf, 1, 25, SOCF_RO },
    { TSC_26_DISABLE_STATUSf, 1, 26, SOCF_RO },
    { TSC_27_DISABLE_STATUSf, 1, 27, SOCF_RO },
    { TSC_28_DISABLE_STATUSf, 1, 28, SOCF_RO },
    { TSC_29_DISABLE_STATUSf, 1, 29, SOCF_RO },
    { TSC_2_DISABLE_STATUSf, 1, 2, SOCF_RO },
    { TSC_30_DISABLE_STATUSf, 1, 30, SOCF_RO },
    { TSC_31_DISABLE_STATUSf, 1, 31, SOCF_RO },
    { TSC_3_DISABLE_STATUSf, 1, 3, SOCF_RO },
    { TSC_4_DISABLE_STATUSf, 1, 4, SOCF_RO },
    { TSC_5_DISABLE_STATUSf, 1, 5, SOCF_RO },
    { TSC_6_DISABLE_STATUSf, 1, 6, SOCF_RO },
    { TSC_7_DISABLE_STATUSf, 1, 7, SOCF_RO },
    { TSC_8_DISABLE_STATUSf, 1, 8, SOCF_RO },
    { TSC_9_DISABLE_STATUSf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_STATUS_1_BCM56970_A0r_fields[] = {
    { TSC_0_DISABLE_STATUSf, 1, 0, SOCF_RO|SOCF_RES },
    { TSC_10_DISABLE_STATUSf, 1, 10, SOCF_RO|SOCF_RES },
    { TSC_11_DISABLE_STATUSf, 1, 11, SOCF_RO|SOCF_RES },
    { TSC_12_DISABLE_STATUSf, 1, 12, SOCF_RO|SOCF_RES },
    { TSC_13_DISABLE_STATUSf, 1, 13, SOCF_RO|SOCF_RES },
    { TSC_14_DISABLE_STATUSf, 1, 14, SOCF_RO|SOCF_RES },
    { TSC_15_DISABLE_STATUSf, 1, 15, SOCF_RO|SOCF_RES },
    { TSC_16_DISABLE_STATUSf, 1, 16, SOCF_RO|SOCF_RES },
    { TSC_17_DISABLE_STATUSf, 1, 17, SOCF_RO|SOCF_RES },
    { TSC_18_DISABLE_STATUSf, 1, 18, SOCF_RO|SOCF_RES },
    { TSC_19_DISABLE_STATUSf, 1, 19, SOCF_RO|SOCF_RES },
    { TSC_1_DISABLE_STATUSf, 1, 1, SOCF_RO|SOCF_RES },
    { TSC_20_DISABLE_STATUSf, 1, 20, SOCF_RO|SOCF_RES },
    { TSC_21_DISABLE_STATUSf, 1, 21, SOCF_RO|SOCF_RES },
    { TSC_22_DISABLE_STATUSf, 1, 22, SOCF_RO|SOCF_RES },
    { TSC_23_DISABLE_STATUSf, 1, 23, SOCF_RO|SOCF_RES },
    { TSC_24_DISABLE_STATUSf, 1, 24, SOCF_RO|SOCF_RES },
    { TSC_25_DISABLE_STATUSf, 1, 25, SOCF_RO|SOCF_RES },
    { TSC_26_DISABLE_STATUSf, 1, 26, SOCF_RO|SOCF_RES },
    { TSC_27_DISABLE_STATUSf, 1, 27, SOCF_RO|SOCF_RES },
    { TSC_28_DISABLE_STATUSf, 1, 28, SOCF_RO|SOCF_RES },
    { TSC_29_DISABLE_STATUSf, 1, 29, SOCF_RO|SOCF_RES },
    { TSC_2_DISABLE_STATUSf, 1, 2, SOCF_RO|SOCF_RES },
    { TSC_30_DISABLE_STATUSf, 1, 30, SOCF_RO|SOCF_RES },
    { TSC_31_DISABLE_STATUSf, 1, 31, SOCF_RO|SOCF_RES },
    { TSC_3_DISABLE_STATUSf, 1, 3, SOCF_RO|SOCF_RES },
    { TSC_4_DISABLE_STATUSf, 1, 4, SOCF_RO|SOCF_RES },
    { TSC_5_DISABLE_STATUSf, 1, 5, SOCF_RO|SOCF_RES },
    { TSC_6_DISABLE_STATUSf, 1, 6, SOCF_RO|SOCF_RES },
    { TSC_7_DISABLE_STATUSf, 1, 7, SOCF_RO|SOCF_RES },
    { TSC_8_DISABLE_STATUSf, 1, 8, SOCF_RO|SOCF_RES },
    { TSC_9_DISABLE_STATUSf, 1, 9, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_STATUS_2_BCM56970_A0r_fields[] = {
    { TSC_32_DISABLE_STATUSf, 1, 0, SOCF_RO|SOCF_RES },
    { TSC_33_DISABLE_STATUSf, 1, 1, SOCF_RO|SOCF_RES },
    { TSC_34_DISABLE_STATUSf, 1, 2, SOCF_RO|SOCF_RES },
    { TSC_35_DISABLE_STATUSf, 1, 3, SOCF_RO|SOCF_RES },
    { TSC_36_DISABLE_STATUSf, 1, 4, SOCF_RO|SOCF_RES },
    { TSC_37_DISABLE_STATUSf, 1, 5, SOCF_RO|SOCF_RES },
    { TSC_38_DISABLE_STATUSf, 1, 6, SOCF_RO|SOCF_RES },
    { TSC_39_DISABLE_STATUSf, 1, 7, SOCF_RO|SOCF_RES },
    { TSC_40_DISABLE_STATUSf, 1, 8, SOCF_RO|SOCF_RES },
    { TSC_41_DISABLE_STATUSf, 1, 9, SOCF_RO|SOCF_RES },
    { TSC_42_DISABLE_STATUSf, 1, 10, SOCF_RO|SOCF_RES },
    { TSC_43_DISABLE_STATUSf, 1, 11, SOCF_RO|SOCF_RES },
    { TSC_44_DISABLE_STATUSf, 1, 12, SOCF_RO|SOCF_RES },
    { TSC_45_DISABLE_STATUSf, 1, 13, SOCF_RO|SOCF_RES },
    { TSC_46_DISABLE_STATUSf, 1, 14, SOCF_RO|SOCF_RES },
    { TSC_47_DISABLE_STATUSf, 1, 15, SOCF_RO|SOCF_RES },
    { TSC_48_DISABLE_STATUSf, 1, 16, SOCF_RO|SOCF_RES },
    { TSC_49_DISABLE_STATUSf, 1, 17, SOCF_RO|SOCF_RES },
    { TSC_50_DISABLE_STATUSf, 1, 18, SOCF_RO|SOCF_RES },
    { TSC_51_DISABLE_STATUSf, 1, 19, SOCF_RO|SOCF_RES },
    { TSC_52_DISABLE_STATUSf, 1, 20, SOCF_RO|SOCF_RES },
    { TSC_53_DISABLE_STATUSf, 1, 21, SOCF_RO|SOCF_RES },
    { TSC_54_DISABLE_STATUSf, 1, 22, SOCF_RO|SOCF_RES },
    { TSC_55_DISABLE_STATUSf, 1, 23, SOCF_RO|SOCF_RES },
    { TSC_56_DISABLE_STATUSf, 1, 24, SOCF_RO|SOCF_RES },
    { TSC_57_DISABLE_STATUSf, 1, 25, SOCF_RO|SOCF_RES },
    { TSC_58_DISABLE_STATUSf, 1, 26, SOCF_RO|SOCF_RES },
    { TSC_59_DISABLE_STATUSf, 1, 27, SOCF_RO|SOCF_RES },
    { TSC_60_DISABLE_STATUSf, 1, 28, SOCF_RO|SOCF_RES },
    { TSC_61_DISABLE_STATUSf, 1, 29, SOCF_RO|SOCF_RES },
    { TSC_62_DISABLE_STATUSf, 1, 30, SOCF_RO|SOCF_RES },
    { TSC_63_DISABLE_STATUSf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM53400_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSRV_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM53570_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56150_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSRV_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56160_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56340_A0r_fields[] = {
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56560_A0r_fields[] = {
    { AVS_STATUSf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { AVS_VDDC_MON_MAX0_Nf, 1, 3, SOCF_RO|SOCF_RES },
    { AVS_VDDC_MON_MAX1_Nf, 1, 4, SOCF_RO|SOCF_RES },
    { AVS_VDDC_MON_MIN0_Nf, 1, 5, SOCF_RO|SOCF_RES },
    { AVS_VDDC_MON_MIN1_Nf, 1, 6, SOCF_RO|SOCF_RES },
    { IO_DIN_VALf, 1, 31, SOCF_RO|SOCF_RES },
    { RSRV_0f, 24, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56640_A0r_fields[] = {
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56850_A0r_fields[] = {
    { AVS_STATUSf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56960_A0r_fields[] = {
    { BOND_CORE_PLL0_FREQ_SELf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_CORE_PLL1_FREQ_SELf, 3, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_PCIE_MAX_LINK_SPEEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_PCIE_MAX_LINK_WIDTHf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_PIPE2_PIPE3_ENABLEf, 1, 4, SOCF_RO|SOCF_RES },
    { RSVDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56970_A0r_fields[] = {
    { BOND_CORE_PLL0_FREQ_SELf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { BOND_PIPE2_PIPE3_ENABLEf, 1, 0, SOCF_RO|SOCF_RES },
    { GLITCH_FREE_DEBUG_STATUSf, 14, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_64_DISABLE_STATUSf, 1, 5, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_MMU_DDR_PHY_CTRLr_fields[] = {
    { I_ISO_PHY_DFIf, 1, 2, 0 },
    { I_ISO_PHY_PLLf, 1, 4, 0 },
    { I_ISO_PHY_REGSf, 1, 3, 0 },
    { I_PWROKIN_PHYf, 1, 0, 0 },
    { I_PWRONIN_PHYf, 1, 1, 0 },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL0r_fields[] = {
    { FB_PHASE_ENf, 1, 30, 0 },
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL1r_fields[] = {
    { FB_OFFSETf, 12, 0, SOCF_LE },
    { HOLD_CH0f, 1, 12, 0 },
    { HOLD_CH1f, 1, 13, 0 },
    { HOLD_CH2f, 1, 14, 0 },
    { KAf, 3, 18, SOCF_LE },
    { KIf, 3, 21, SOCF_LE },
    { KPf, 4, 24, SOCF_LE },
    { LOAD_EN_CH0f, 1, 15, 0 },
    { LOAD_EN_CH1f, 1, 16, 0 },
    { LOAD_EN_CH2f, 1, 17, 0 },
    { PDIVf, 3, 29, SOCF_LE },
    { PWRDWNf, 1, 28, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL2r_fields[] = {
    { MDIV_CH0f, 8, 0, SOCF_LE },
    { MDIV_CH1f, 8, 8, SOCF_LE },
    { MDIV_CH2f, 8, 16, SOCF_LE },
    { SSC_STEP_UPPERf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL3r_fields[] = {
    { PLL_CTRL_AUXCTRLf, 1, 19, 0 },
    { PLL_CTRL_DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { PLL_CTRL_DCO_CTRL_BYPASS_ENf, 1, 12, 0 },
    { PLL_CTRL_FAST_LOCKf, 1, 28, 0 },
    { PLL_CTRL_NDIV_RELOCKf, 1, 29, 0 },
    { PLL_CTRL_PWM_RATEf, 2, 23, SOCF_LE },
    { PLL_CTRL_REFCLKOUTf, 1, 18, 0 },
    { PLL_CTRL_STAT_MODEf, 2, 21, SOCF_LE },
    { PLL_CTRL_STAT_RESETf, 1, 13, 0 },
    { PLL_CTRL_STAT_SELECTf, 3, 14, SOCF_LE },
    { PLL_CTRL_STAT_UPDATEf, 1, 17, 0 },
    { PLL_CTRL_VCO_DIV2f, 1, 27, 0 },
    { PLL_CTRL_VCO_DIV2_POSTf, 1, 20, 0 },
    { PLL_CTRL_VCO_DLYf, 2, 25, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL0_BCM56450_A0r_fields[] = {
    { FB_PHASE_ENf, 1, 30, 0 },
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL1_BCM56450_A0r_fields[] = {
    { FB_OFFSETf, 12, 0, SOCF_LE },
    { HOLD_CH0f, 1, 12, 0 },
    { HOLD_CH1f, 1, 13, 0 },
    { HOLD_CH2f, 1, 14, 0 },
    { KAf, 3, 18, SOCF_LE },
    { KIf, 3, 21, SOCF_LE },
    { KPf, 4, 24, SOCF_LE },
    { LOAD_EN_CH0f, 1, 15, 0 },
    { LOAD_EN_CH1f, 1, 16, 0 },
    { LOAD_EN_CH2f, 1, 17, 0 },
    { PDIVf, 3, 29, SOCF_LE },
    { PWRDWNf, 1, 28, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL2_BCM56450_A0r_fields[] = {
    { MDIV_CH0f, 8, 0, SOCF_LE },
    { MDIV_CH1f, 8, 8, SOCF_LE },
    { MDIV_CH2f, 8, 16, SOCF_LE },
    { SSC_STEP_UPPERf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL3_BCM56450_A0r_fields[] = {
    { PLL_CTRL_AUXCTRLf, 1, 19, 0 },
    { PLL_CTRL_DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { PLL_CTRL_DCO_CTRL_BYPASS_ENf, 1, 12, 0 },
    { PLL_CTRL_FAST_LOCKf, 1, 28, 0 },
    { PLL_CTRL_NDIV_RELOCKf, 1, 29, 0 },
    { PLL_CTRL_PWM_RATEf, 2, 23, SOCF_LE },
    { PLL_CTRL_REFCLKOUTf, 1, 18, 0 },
    { PLL_CTRL_STAT_MODEf, 2, 21, SOCF_LE },
    { PLL_CTRL_STAT_RESETf, 1, 13, 0 },
    { PLL_CTRL_STAT_SELECTf, 3, 14, SOCF_LE },
    { PLL_CTRL_STAT_UPDATEf, 1, 17, 0 },
    { PLL_CTRL_VCO_DIV2f, 1, 27, 0 },
    { PLL_CTRL_VCO_DIV2_POSTf, 1, 20, 0 },
    { PLL_CTRL_VCO_DLYf, 2, 25, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_SSC_CTRLr_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 30, 0 },
    { SSC_STEP_LOWERf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 30, 0 },
    { SSC_STEP_LOWERf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_INITr_fields[] = {
    { PLL1_POST_RESETBf, 1, 1, 0 },
    { PLL1_RESETBf, 1, 0, 0 },
    { PLL2_POST_RESETBf, 1, 3, 0 },
    { PLL2_RESETBf, 1, 2, 0 },
    { PLL3_POST_RESETBf, 1, 5, 0 },
    { PLL3_RESETBf, 1, 4, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL_INIT_BCM56450_A0r_fields[] = {
    { PLL1_POST_RESETBf, 1, 1, 0 },
    { PLL1_RESETBf, 1, 0, 0 },
    { PLL2_POST_RESETBf, 1, 3, 0 },
    { PLL2_RESETBf, 1, 2, 0 },
    { PLL3_POST_RESETBf, 1, 5, 0 },
    { PLL3_RESETBf, 1, 4, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS0r_fields[] = {
    { MMU_PLL1_LOCKf, 1, 12, SOCF_RO },
    { MMU_PLL2_LOCKf, 1, 25, SOCF_RO },
    { PLL1_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { PLL2_STAT_OUTf, 12, 13, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS1r_fields[] = {
    { MMU_PLL3_LOCKf, 1, 12, SOCF_RO },
    { PLL3_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL_STATUS0_BCM56450_A0r_fields[] = {
    { MMU_PLL1_LOCKf, 1, 12, SOCF_RO },
    { MMU_PLL2_LOCKf, 1, 25, SOCF_RO },
    { PLL1_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { PLL2_STAT_OUTf, 12, 13, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_MMU_PLL_STATUS1_BCM56450_A0r_fields[] = {
    { MMU_PLL3_LOCKf, 1, 12, SOCF_RO },
    { PLL3_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_OOBFC_CONTROLr_fields[] = {
    { OOBFC_TEST_ENf, 1, 8, 0 },
    { RX_OOBFC_CLK_INV_SELf, 4, 0, SOCF_LE },
    { TX_OOBFC_CLK_INV_SELf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_OOBFC_CONTROL_BCM56560_A0r_fields[] = {
    { OOBFC_TEST_ENf, 1, 8, 0 },
    { RX_OOBFC_CLK_INV_SELf, 4, 0, SOCF_LE },
    { TX_OOBFC_CLK_INV_SELf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_OSC_COUNT_STATr_fields[] = {
    { OSC_CNT_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { OSC_CNT_VALUEf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_OSC_COUNT_STAT_BCM53400_A0r_fields[] = {
    { OSC_CNT_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { OSC_CNT_VALUEf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_CTRLr_fields[] = {
    { LED_BIAS_PWRDWN0f, 1, 4, SOCF_RES },
    { LED_BIAS_PWRDWN1f, 1, 5, SOCF_RES },
    { LED_BIAS_PWRDWN2f, 2, 6, SOCF_LE|SOCF_RES },
    { LED_BIAS_TRIMf, 4, 0, SOCF_LE|SOCF_RES },
    { LED_CURRENT_SELf, 3, 8, SOCF_LE|SOCF_RES },
    { LED_FAULTDET_PDWN_Lf, 6, 11, SOCF_LE|SOCF_RES },
    { LED_SER2PAR_SELf, 1, 17, SOCF_RES },
    { LED_SER2PAR_SWAPf, 1, 18, SOCF_RES },
    { RSVDf, 13, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_CTRL_BCM56160_A0r_fields[] = {
    { LED_BIAS_PWRDWN0f, 1, 4, SOCF_RES },
    { LED_BIAS_PWRDWN1f, 1, 5, SOCF_RES },
    { LED_BIAS_PWRDWN2f, 2, 6, SOCF_LE|SOCF_RES },
    { LED_BIAS_TRIMf, 4, 0, SOCF_LE|SOCF_RES },
    { LED_CURRENT_SELf, 3, 8, SOCF_LE|SOCF_RES },
    { LED_FAULTDET_PDWN_Lf, 6, 11, SOCF_LE|SOCF_RES },
    { LED_GPHY_LED_POLARITYf, 1, 19, SOCF_RES },
    { LED_SER2PAR_SELf, 1, 17, SOCF_RES },
    { LED_SER2PAR_SWAPf, 1, 18, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_0r_fields[] = {
    { LED_0_DETECTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_0_BCM56160_A0r_fields[] = {
    { LED_0_DETECTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_MIXr_fields[] = {
    { LED_0_DETECT_2f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { LED_1_DETECT_2f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_MIX_BCM56160_A0r_fields[] = {
    { LED_0_DETECT_2f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { LED_1_DETECT_2f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PLL_BYP_AND_REFCLK_CONTROLr_fields[] = {
    { BS_PLL0_BYPf, 1, 6, SOCF_RES },
    { BS_PLL0_REFCLK_SELf, 1, 11, SOCF_RES },
    { BS_PLL1_BYPf, 1, 7, SOCF_RES },
    { BS_PLL1_REFCLK_SELf, 1, 12, SOCF_RES },
    { CORE_PLL_BYPf, 1, 0, SOCF_RES },
    { GEN_PLL_BYPf, 1, 3, SOCF_RES },
    { IPROC_XGPLL_BYPf, 1, 2, SOCF_RES },
    { IPROC_XGPLL_REFCLK_SELf, 1, 13, SOCF_RES },
    { LC_PLL0_BYPf, 1, 4, SOCF_RES },
    { LC_PLL0_REFCLK_SELf, 1, 9, SOCF_RES },
    { LC_PLL1_BYPf, 1, 5, SOCF_RES },
    { LC_PLL1_REFCLK_SELf, 1, 10, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { TS_PLL_BYPf, 1, 1, SOCF_RES },
    { TS_PLL_REFCLK_SELf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PLL_BYP_AND_REFCLK_CONTROL_BCM53400_A0r_fields[] = {
    { BS_PLL0_BYPf, 1, 6, SOCF_RES },
    { BS_PLL0_REFCLK2_SELf, 1, 12, SOCF_RES },
    { BS_PLL0_REFCLK_SELf, 1, 11, SOCF_RES },
    { BS_PLL1_BYPf, 1, 7, SOCF_RES },
    { BS_PLL1_REFCLK2_SELf, 1, 14, SOCF_RES },
    { BS_PLL1_REFCLK_SELf, 1, 13, SOCF_RES },
    { CORE_PLL_BYPf, 1, 0, SOCF_RES },
    { GEN_PLL_BYPf, 1, 3, SOCF_RES },
    { IPROC_XGPLL_BYPf, 1, 2, SOCF_RES },
    { LC_PLL0_BYPf, 1, 4, SOCF_RES },
    { LC_PLL0_REFCLK_SELf, 1, 9, SOCF_RES },
    { LC_PLL1_BYPf, 1, 5, SOCF_RES },
    { LC_PLL1_REFCLK_SELf, 1, 10, SOCF_RES },
    { RSVDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { TS_PLL_BYPf, 1, 1, SOCF_RES },
    { TS_PLL_REFCLK_SELf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PM_PORT_EN_STATUS_0r_fields[] = {
    { PORT_ENf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PM_PORT_EN_STATUS_4r_fields[] = {
    { PORT_ENf, 2, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields[] = {
    { MAX_THRESHOLDf, 10, 0, SOCF_LE|SOCF_RES },
    { MIN_THRESHOLDf, 10, 10, SOCF_LE|SOCF_RES },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields[] = {
    { MAX_THRESHOLDf, 10, 0, SOCF_LE },
    { MIN_THRESHOLDf, 10, 10, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields[] = {
    { MAX_THRESHOLDf, 10, 0, SOCF_LE },
    { MIN_THRESHOLDf, 10, 10, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields[] = {
    { MAX_THRESHOLDf, 10, 0, SOCF_LE|SOCF_RES },
    { MIN_THRESHOLDf, 10, 10, SOCF_LE|SOCF_RES },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_2_1_0_DAC_DATAr_fields[] = {
    { PVTMON_0_DAC_DATAf, 10, 0, SOCF_LE },
    { PVTMON_1_DAC_DATAf, 10, 10, SOCF_LE },
    { PVTMON_2_DAC_DATAf, 10, 20, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_5_4_3_DAC_DATAr_fields[] = {
    { PVTMON_3_DAC_DATAf, 10, 0, SOCF_LE },
    { PVTMON_4_DAC_DATAf, 10, 10, SOCF_LE },
    { PVTMON_5_DAC_DATAf, 10, 20, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_7_6_DAC_DATAr_fields[] = {
    { PVTMON_6_DAC_DATAf, 10, 0, SOCF_LE },
    { PVTMON_7_DAC_DATAf, 10, 10, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_PVTMON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_PVTMON_CALIBRATION_BCM56260_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { D2F_PWR_DOWNf, 1, 11, SOCF_RES },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { INT_R_SELf, 3, 12, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { PROG_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { RSVD2f, 1, 15, SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1r_fields[] = {
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM53400_A0r_fields[] = {
    { ADC_IN_SELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 25, SOCF_RES },
    { DAC_SETf, 1, 26, SOCF_RES },
    { FUNC_MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDDCMON_REFADJ_MAXf, 3, 27, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MIN0f, 4, 18, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MIN1f, 3, 22, SOCF_LE|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56150_A0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { D2F_PWR_DOWNf, 1, 11, SOCF_RES },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { INT_R_SELf, 3, 12, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { PROG_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { RSVD2f, 1, 15, SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56160_A0r_fields[] = {
    { ADC_IN_SELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 27, SOCF_RES },
    { DAC_SETf, 1, 28, SOCF_RES },
    { FUNC_MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 18, SOCF_RO|SOCF_RES },
    { VDDCMON_REFADJ_MAXf, 3, 29, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MAX1f, 1, 19, SOCF_RES },
    { VDDCMON_REFADJ_MIN0f, 4, 20, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MIN1f, 3, 24, SOCF_LE|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56260_A0r_fields[] = {
    { ADC_INPUT_SELf, 2, 13, SOCF_LE },
    { BG_ADJf, 3, 0, SOCF_LE },
    { BURNIN_ENf, 1, 17, 0 },
    { CON_PADf, 1, 16, 0 },
    { DAC_ENf, 1, 15, 0 },
    { DAC_RESETf, 1, 27, 0 },
    { DAC_SETf, 1, 28, 0 },
    { MODEf, 3, 10, SOCF_LE },
    { RESERVED2f, 1, 18, SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE },
    { VDDCMON_MAX0_REFADJf, 3, 29, SOCF_LE },
    { VDDCMON_MAX1_REFADJf, 1, 19, 0 },
    { VDDCMON_MIN0_REFADJf, 4, 20, SOCF_LE },
    { VDDCMON_MIN1_REFADJf, 3, 24, SOCF_LE },
    { VTEST_SELf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0) || defined(BCM_56270_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56260_B0r_fields[] = {
    { ADC_INPUT_SELf, 2, 13, SOCF_LE },
    { BG_ADJf, 3, 0, SOCF_LE },
    { BURNIN_ENf, 1, 17, 0 },
    { CON_PADf, 1, 16, 0 },
    { DAC_ENf, 1, 15, 0 },
    { DAC_RESETf, 1, 27, 0 },
    { DAC_SETf, 1, 28, 0 },
    { MODEf, 3, 10, SOCF_LE },
    { RESERVED2f, 1, 18, SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE },
    { VDDCMON_MAX0_REFADJf, 3, 29, SOCF_LE },
    { VDDCMON_MAX1_REFADJf, 1, 19, 0 },
    { VDDCMON_MIN0_REFADJf, 4, 20, SOCF_LE },
    { VDDCMON_MIN1_REFADJf, 3, 24, SOCF_LE },
    { VTEST_SELf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56450_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { D2F_PWR_DOWNf, 1, 11, 0 },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE },
    { OUTPUT_CODEf, 4, 3, SOCF_LE },
    { PROG_RESISTERf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES },
    { RESISTER_SELf, 3, 12, SOCF_LE },
    { RSVD2f, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56560_A0r_fields[] = {
    { ADC_INSELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 27, SOCF_RES },
    { DAC_SETf, 1, 28, SOCF_RES },
    { MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { REFADJ_MAXf, 3, 29, SOCF_LE|SOCF_RES },
    { REFADJ_MIN0f, 4, 20, SOCF_LE|SOCF_RES },
    { REFADJ_MIN1f, 3, 24, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56850_A0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { FUNC_MODE_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { HIGH_IMPEDANCEf, 1, 11, SOCF_RES },
    { INT_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { RSVD2f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDAC_PWR_UPf, 1, 10, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56860_A0r_fields[] = {
    { ADC_INSELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 27, SOCF_RES },
    { DAC_SETf, 1, 28, SOCF_RES },
    { MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { REFADJ_MAXf, 3, 29, SOCF_LE|SOCF_RES },
    { REFADJ_MIN0f, 4, 20, SOCF_LE|SOCF_RES },
    { REFADJ_MIN1f, 3, 24, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56960_A0r_fields[] = {
    { ADC_INSELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 27, SOCF_RES },
    { DAC_SETf, 1, 28, SOCF_RES },
    { MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { REFADJ_MAXf, 3, 29, SOCF_LE|SOCF_RES },
    { REFADJ_MIN0f, 4, 20, SOCF_LE|SOCF_RES },
    { REFADJ_MIN1f, 3, 24, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56970_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { DAC_RESETf, 1, 27, SOCF_RES },
    { DAC_SETf, 1, 28, SOCF_RES },
    { EXPERT_MODE_CTRLf, 5, 13, SOCF_LE|SOCF_RES },
    { MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { REFADJ_MAX0f, 3, 29, SOCF_LE|SOCF_RES },
    { REFADJ_MAX1f, 1, 19, SOCF_RES },
    { REFADJ_MIN0f, 4, 20, SOCF_LE|SOCF_RES },
    { REFADJ_MIN1f, 3, 24, SOCF_LE|SOCF_RES },
    { RSVD_0f, 3, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 1, 18, SOCF_RO|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM53400_A0r_fields[] = {
    { DAC_DATAf, 10, 0, SOCF_LE|SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 16, 10, SOCF_LE|SOCF_RES },
    { VAVSMON_POWREDOWNf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM53570_A0r_fields[] = {
    { DAC_DATAf, 10, 0, SOCF_LE|SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 6, 10, SOCF_LE|SOCF_RES },
    { RSVD_1f, 7, 19, SOCF_LE|SOCF_RES },
    { TMON_BG_ADJf, 3, 16, SOCF_LE|SOCF_RES },
    { VAVSMON_POWREDOWNf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56150_A0r_fields[] = {
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56160_A0r_fields[] = {
    { DAC_DATAf, 10, 0, SOCF_LE|SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 6, 10, SOCF_LE|SOCF_RES },
    { RSVD_1f, 7, 19, SOCF_LE|SOCF_RES },
    { TMON_BG_ADJf, 3, 16, SOCF_LE|SOCF_RES },
    { VAVSMON_POWREDOWNf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56260_A0r_fields[] = {
    { PVTMON_POWER_DOWNf, 1, 4, 0 },
    { PVTMON_RSTBf, 1, 3, 0 },
    { PVTMON_SELECTf, 3, 0, SOCF_LE },
    { PVTMON_VDDCMON_POWER_DOWNf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56450_A0r_fields[] = {
    { PVTMON_POWER_DOWNf, 1, 4, 0 },
    { PVTMON_RSTBf, 1, 3, 0 },
    { PVTMON_SELECTf, 3, 0, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56560_A0r_fields[] = {
    { PVTMON_ADC_RESETBf, 1, 31, SOCF_RES },
    { PVTMON_PWRDNf, 1, 30, SOCF_RES },
    { PVTMON_SELECTf, 3, 26, SOCF_LE|SOCF_RES },
    { PVTMON_VDDCMON_PWRDNf, 1, 29, SOCF_RES },
    { RSVDf, 26, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56860_A0r_fields[] = {
    { PVTMON_ADC_RESETBf, 1, 31, SOCF_RES },
    { PVTMON_PWRDNf, 1, 30, SOCF_RES },
    { PVTMON_SELECTf, 3, 26, SOCF_LE|SOCF_RES },
    { PVTMON_VDDCMON_PWRDNf, 1, 29, SOCF_RES },
    { RSVDf, 26, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56960_A0r_fields[] = {
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56970_A0r_fields[] = {
    { PVTMON0_HIGHTEMP_CTRL_ENf, 1, 0, SOCF_RES },
    { PVTMON1_HIGHTEMP_CTRL_ENf, 1, 1, SOCF_RES },
    { PVTMON2_HIGHTEMP_CTRL_ENf, 1, 2, SOCF_RES },
    { PVTMON3_HIGHTEMP_CTRL_ENf, 1, 3, SOCF_RES },
    { PVTMON4_HIGHTEMP_CTRL_ENf, 1, 4, SOCF_RES },
    { PVTMON5_HIGHTEMP_CTRL_ENf, 1, 5, SOCF_RES },
    { PVTMON6_HIGHTEMP_CTRL_ENf, 1, 6, SOCF_RES },
    { PVTMON7_HIGHTEMP_CTRL_ENf, 1, 7, SOCF_RES },
    { PVTMON_HIGHTEMP_STAT_CLEARf, 1, 8, SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 18, 9, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_INTR_MASKr_fields[] = {
    { PVTMON_0_MAX_INTR_MASKf, 1, 0, SOCF_RES },
    { PVTMON_0_MIN_INTR_MASKf, 1, 1, SOCF_RES },
    { PVTMON_1_MAX_INTR_MASKf, 1, 2, SOCF_RES },
    { PVTMON_1_MIN_INTR_MASKf, 1, 3, SOCF_RES },
    { PVTMON_2_MAX_INTR_MASKf, 1, 4, SOCF_RES },
    { PVTMON_2_MIN_INTR_MASKf, 1, 5, SOCF_RES },
    { PVTMON_3_MAX_INTR_MASKf, 1, 6, SOCF_RES },
    { PVTMON_3_MIN_INTR_MASKf, 1, 7, SOCF_RES },
    { PVTMON_4_MAX_INTR_MASKf, 1, 8, SOCF_RES },
    { PVTMON_4_MIN_INTR_MASKf, 1, 9, SOCF_RES },
    { PVTMON_5_MAX_INTR_MASKf, 1, 10, SOCF_RES },
    { PVTMON_5_MIN_INTR_MASKf, 1, 11, SOCF_RES },
    { PVTMON_6_MAX_INTR_MASKf, 1, 12, SOCF_RES },
    { PVTMON_6_MIN_INTR_MASKf, 1, 13, SOCF_RES },
    { PVTMON_7_MAX_INTR_MASKf, 1, 14, SOCF_RES },
    { PVTMON_7_MIN_INTR_MASKf, 1, 15, SOCF_RES },
    { PVTMON_8_MAX_INTR_MASKf, 1, 16, SOCF_RES },
    { PVTMON_8_MIN_INTR_MASKf, 1, 17, SOCF_RES },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_INTR_STATUSr_fields[] = {
    { PVTMON_0_MAX_INTR_STATUSf, 1, 0, SOCF_RES },
    { PVTMON_0_MIN_INTR_STATUSf, 1, 1, SOCF_RES },
    { PVTMON_1_MAX_INTR_STATUSf, 1, 2, SOCF_RES },
    { PVTMON_1_MIN_INTR_STATUSf, 1, 3, SOCF_RES },
    { PVTMON_2_MAX_INTR_STATUSf, 1, 4, SOCF_RES },
    { PVTMON_2_MIN_INTR_STATUSf, 1, 5, SOCF_RES },
    { PVTMON_3_MAX_INTR_STATUSf, 1, 6, SOCF_RES },
    { PVTMON_3_MIN_INTR_STATUSf, 1, 7, SOCF_RES },
    { PVTMON_4_MAX_INTR_STATUSf, 1, 8, SOCF_RES },
    { PVTMON_4_MIN_INTR_STATUSf, 1, 9, SOCF_RES },
    { PVTMON_5_MAX_INTR_STATUSf, 1, 10, SOCF_RES },
    { PVTMON_5_MIN_INTR_STATUSf, 1, 11, SOCF_RES },
    { PVTMON_6_MAX_INTR_STATUSf, 1, 12, SOCF_RES },
    { PVTMON_6_MIN_INTR_STATUSf, 1, 13, SOCF_RES },
    { PVTMON_7_MAX_INTR_STATUSf, 1, 14, SOCF_RES },
    { PVTMON_7_MIN_INTR_STATUSf, 1, 15, SOCF_RES },
    { PVTMON_8_MAX_INTR_STATUSf, 1, 16, SOCF_RES },
    { PVTMON_8_MIN_INTR_STATUSf, 1, 17, SOCF_RES },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_PVTMON_MASKr_fields[] = {
    { AVS_PWD_MASKf, 1, 21, 0 },
    { AVS_ROSC_THRESHOLD1_MASKf, 1, 20, 0 },
    { AVS_ROSC_THRESHOLD2_MASKf, 1, 19, 0 },
    { AVS_SW_MDONE_MASKf, 1, 18, 0 },
    { AVS_TEMPERATURE_RESET_MASKf, 1, 24, 0 },
    { AVS_VDDC_MON_WARNING0_MASKf, 1, 23, 0 },
    { AVS_VDDC_MON_WARNING1_MASKf, 1, 22, 0 },
    { PVTMON_0_MAX_INTR_MASKf, 1, 0, 0 },
    { PVTMON_0_MIN_INTR_MASKf, 1, 1, 0 },
    { PVTMON_1_MAX_INTR_MASKf, 1, 2, 0 },
    { PVTMON_1_MIN_INTR_MASKf, 1, 3, 0 },
    { PVTMON_2_MAX_INTR_MASKf, 1, 4, 0 },
    { PVTMON_2_MIN_INTR_MASKf, 1, 5, 0 },
    { PVTMON_3_MAX_INTR_MASKf, 1, 6, 0 },
    { PVTMON_3_MIN_INTR_MASKf, 1, 7, 0 },
    { PVTMON_4_MAX_INTR_MASKf, 1, 8, 0 },
    { PVTMON_4_MIN_INTR_MASKf, 1, 9, 0 },
    { PVTMON_5_MAX_INTR_MASKf, 1, 10, 0 },
    { PVTMON_5_MIN_INTR_MASKf, 1, 11, 0 },
    { PVTMON_6_MAX_INTR_MASKf, 1, 12, 0 },
    { PVTMON_6_MIN_INTR_MASKf, 1, 13, 0 },
    { PVTMON_7_MAX_INTR_MASKf, 1, 14, 0 },
    { PVTMON_7_MIN_INTR_MASKf, 1, 15, 0 },
    { PVTMON_8_MAX_INTR_MASKf, 1, 16, 0 },
    { PVTMON_8_MIN_INTR_MASKf, 1, 17, 0 },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_MASK_BCM56560_A0r_fields[] = {
    { AVS_PWD_MASKf, 1, 21, 0 },
    { AVS_ROSC_THRESHOLD1_MASKf, 1, 20, 0 },
    { AVS_ROSC_THRESHOLD2_MASKf, 1, 19, 0 },
    { AVS_SW_MDONE_MASKf, 1, 18, 0 },
    { AVS_TEMPERATURE_RESET_MASKf, 1, 24, 0 },
    { AVS_VDDC_MON_WARNING0_MASKf, 1, 23, 0 },
    { AVS_VDDC_MON_WARNING1_MASKf, 1, 22, 0 },
    { PVTMON_0_MAX_INTR_MASKf, 1, 0, 0 },
    { PVTMON_0_MIN_INTR_MASKf, 1, 1, 0 },
    { PVTMON_1_MAX_INTR_MASKf, 1, 2, 0 },
    { PVTMON_1_MIN_INTR_MASKf, 1, 3, 0 },
    { PVTMON_2_MAX_INTR_MASKf, 1, 4, 0 },
    { PVTMON_2_MIN_INTR_MASKf, 1, 5, 0 },
    { PVTMON_3_MAX_INTR_MASKf, 1, 6, 0 },
    { PVTMON_3_MIN_INTR_MASKf, 1, 7, 0 },
    { PVTMON_4_MAX_INTR_MASKf, 1, 8, 0 },
    { PVTMON_4_MIN_INTR_MASKf, 1, 9, 0 },
    { PVTMON_5_MAX_INTR_MASKf, 1, 10, 0 },
    { PVTMON_5_MIN_INTR_MASKf, 1, 11, 0 },
    { PVTMON_6_MAX_INTR_MASKf, 1, 12, 0 },
    { PVTMON_6_MIN_INTR_MASKf, 1, 13, 0 },
    { PVTMON_7_MAX_INTR_MASKf, 1, 14, 0 },
    { PVTMON_7_MIN_INTR_MASKf, 1, 15, 0 },
    { PVTMON_8_MAX_INTR_MASKf, 1, 16, 0 },
    { PVTMON_8_MIN_INTR_MASKf, 1, 17, 0 },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM53400_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 6, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VAVS_MAXB0f, 1, 14, SOCF_RO|SOCF_RES },
    { VAVS_MAXB1f, 1, 15, SOCF_RO|SOCF_RES },
    { VAVS_MINB0f, 1, 10, SOCF_RO|SOCF_RES },
    { VAVS_MINB1f, 1, 12, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB0f, 1, 11, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB1f, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM53570_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 6, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VAVS_MAXB0f, 1, 14, SOCF_RO|SOCF_RES },
    { VAVS_MAXB1f, 1, 15, SOCF_RO|SOCF_RES },
    { VAVS_MINB0f, 1, 10, SOCF_RO|SOCF_RES },
    { VAVS_MINB1f, 1, 12, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB0f, 1, 11, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB1f, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56150_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56260_A0r_fields[] = {
    { MIN_TEMP_DATAf, 10, 12, SOCF_LE|SOCF_RO },
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56270_A0r_fields[] = {
    { MIN_TEMP_DATAf, 10, 10, SOCF_LE|SOCF_RO },
    { PEAK_TEMP_DATAf, 10, 20, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields[] = {
    { MAX_PVT_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { MIN_PVT_DATAf, 10, 12, SOCF_LE|SOCF_RO },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 2, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields[] = {
    { MAX_PVT_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { MIN_PVT_DATAf, 10, 12, SOCF_LE|SOCF_RO },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 2, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields[] = {
    { MAX_PVT_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { MIN_PVT_DATAf, 10, 12, SOCF_LE|SOCF_RO },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56970_A0r_fields[] = {
    { MAX_PVT_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { MIN_PVT_DATAf, 10, 12, SOCF_LE|SOCF_RO },
    { PVTMON_HIGHTEMP_STATUSf, 1, 10, SOCF_RO },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 1, 11, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_PVTMON_VDAC_DATAr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES },
    { VDAC_DATAf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_PVTMON_VDAC_DATA_BCM56260_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES },
    { VDAC_DATAf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_0r_fields[] = {
    { CK25_DISABLEf, 4, 24, SOCF_LE|SOCF_RES },
    { EXT_PWRDOWNf, 16, 0, SOCF_LE|SOCF_RES },
    { FORCE_DLL_ENf, 4, 20, SOCF_LE|SOCF_RES },
    { IDDQ_BIASf, 4, 16, SOCF_LE|SOCF_RES },
    { PLL_SEL_DIV5f, 1, 28, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_1r_fields[] = {
    { EEE_1000BASE_T_DEFf, 4, 0, SOCF_LE|SOCF_RES },
    { EEE_100BASE_TX_DEFf, 4, 4, SOCF_LE|SOCF_RES },
    { EEE_10BASE_TE_DEFf, 4, 8, SOCF_LE|SOCF_RES },
    { EEE_PCS_1000BASE_T_DEFf, 4, 12, SOCF_LE|SOCF_RES },
    { EEE_PCS_100BASE_TX_DEFf, 4, 16, SOCF_LE|SOCF_RES },
    { EEE_PCS_10BASE_TE_DEFf, 4, 20, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_0_BCM56160_A0r_fields[] = {
    { CK25_DISABLEf, 4, 24, SOCF_LE },
    { EXT_PWRDOWNf, 16, 0, SOCF_LE },
    { FORCE_DLL_ENf, 4, 20, SOCF_LE },
    { IDDQ_BIASf, 4, 16, SOCF_LE },
    { PLL_SEL_DIV5f, 1, 28, 0 },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_1_BCM56160_A0r_fields[] = {
    { EEE_1000BASE_T_DEFf, 4, 0, SOCF_LE },
    { EEE_100BASE_TX_DEFf, 4, 4, SOCF_LE },
    { EEE_10BASE_TE_DEFf, 4, 8, SOCF_LE },
    { EEE_PCS_1000BASE_T_DEFf, 4, 12, SOCF_LE },
    { EEE_PCS_100BASE_TX_DEFf, 4, 16, SOCF_LE },
    { EEE_PCS_10BASE_TE_DEFf, 4, 20, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QSGMII2X_CTRLr_fields[] = {
    { IDDQf, 3, 6, SOCF_LE|SOCF_RES },
    { INT_REFCLK_ENf, 3, 9, SOCF_LE|SOCF_RES },
    { PWRDWNf, 3, 3, SOCF_LE|SOCF_RES },
    { QSGMII_DEFf, 6, 12, SOCF_LE|SOCF_RES },
    { REFCLK_PDf, 3, 0, SOCF_LE|SOCF_RES },
    { REF_CLKFREQ_SELf, 3, 18, SOCF_LE|SOCF_RES },
    { RSVDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_RESCAL0_CTRLr_fields[] = {
    { DIAG_ONf, 1, 0, SOCF_RES },
    { INVERT_COMPCRRADJf, 2, 13, SOCF_LE|SOCF_RES },
    { INVERT_VREFSf, 1, 12, SOCF_RES },
    { OVERRIDE_ANALOGf, 1, 2, SOCF_RES },
    { OVERRIDE_RESISTORf, 4, 3, SOCF_LE|SOCF_RES },
    { POWER_UP_TIMEf, 2, 9, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 1, SOCF_RES },
    { RESISTOR_COMP_TIMEf, 2, 7, SOCF_LE|SOCF_RES },
    { RSTBf, 1, 15, SOCF_RES },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RES },
    { WAIT_TIMEf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_RESCAL0_CTRL_BCM56560_A0r_fields[] = {
    { DIAG_ONf, 1, 0, SOCF_RES },
    { INVERT_COMPCRRADJf, 2, 13, SOCF_LE|SOCF_RES },
    { INVERT_VREFSf, 1, 12, SOCF_RES },
    { OVERRIDE_ANALOGf, 1, 2, SOCF_RES },
    { OVERRIDE_RESISTORf, 4, 3, SOCF_LE|SOCF_RES },
    { POWER_UP_TIMEf, 2, 9, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 1, SOCF_RES },
    { RESISTOR_COMP_TIMEf, 2, 7, SOCF_LE|SOCF_RES },
    { RSTBf, 1, 15, SOCF_RES },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RES },
    { WAIT_TIMEf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_RESCAL0_RESULT_0r_fields[] = {
    { CURR_COMP_CNTf, 6, 4, SOCF_LE|SOCF_RO },
    { PONf, 4, 0, SOCF_LE|SOCF_RO },
    { PREV_COMP_CNTf, 4, 10, SOCF_LE|SOCF_RO },
    { RESCALCOMPf, 1, 14, SOCF_RO },
    { RESCAL_CTRL_DFSf, 13, 18, SOCF_LE|SOCF_RO },
    { RESCAL_STATEf, 3, 15, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_RESCAL0_RESULT_1r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { RSVDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_RESCAL0_RESULT_0_BCM56560_A0r_fields[] = {
    { CURR_COMP_CNTf, 6, 4, SOCF_LE|SOCF_RO },
    { PONf, 4, 0, SOCF_LE|SOCF_RO },
    { PREV_COMP_CNTf, 4, 10, SOCF_LE|SOCF_RO },
    { RESCALCOMPf, 1, 14, SOCF_RO },
    { RESCAL_CTRL_DFSf, 13, 18, SOCF_LE|SOCF_RO },
    { RESCAL_STATEf, 3, 15, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_RESCAL0_RESULT_1_BCM56560_A0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { RSVDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_RESCAL_0_CONTROLr_fields[] = {
    { DIAG_ONf, 1, 0, 0 },
    { PWRDNf, 1, 1, 0 },
    { RESCAL_CTRLf, 13, 3, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 2, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_RESCAL_0_CONTROL_BCM56970_A0r_fields[] = {
    { DIAG_ONf, 1, 0, 0 },
    { PWRDNBf, 1, 1, 0 },
    { RESCAL_CTRLf, 26, 3, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 2, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_RESCAL_0_STATUS_0r_fields[] = {
    { CURR_COMP_CNTf, 6, 10, SOCF_LE|SOCF_RO },
    { DONEf, 1, 0, SOCF_RO },
    { PONf, 4, 16, SOCF_LE|SOCF_RO },
    { PREV_COMP_CNTf, 4, 6, SOCF_LE|SOCF_RO },
    { RESCALCOMPf, 1, 5, SOCF_RO },
    { RESCAL_STATEf, 3, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_RESCAL_0_STATUS_1r_fields[] = {
    { RESCAL_CTRL_DFSf, 13, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_RESCAL_0_STATUS_1_BCM56970_A0r_fields[] = {
    { RESCAL_CTRL_DFSf, 26, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRLr_fields[] = {
    { IROSC_ENf, 1, 6, SOCF_RES },
    { IROSC_SELf, 1, 7, SOCF_RES },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, SOCF_RES },
    { OSC_CNT_STARTf, 1, 9, SOCF_RES },
    { OSC_ENABLEf, 1, 0, SOCF_RES },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE|SOCF_RES },
    { RSRV_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM53400_A0r_fields[] = {
    { OSC_CNT_RSTBf, 1, 4, SOCF_RES },
    { OSC_CNT_STARTf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 0, SOCF_LE|SOCF_RES },
    { RING_OSC_DEVICE_TYPE_SELf, 12, 8, SOCF_LE|SOCF_RES },
    { RING_OSC_ENf, 1, 20, SOCF_RES },
    { RSVDf, 2, 21, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 6, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 25, SOCF_RES },
    { SRAM_OSC_0_NENf, 1, 24, SOCF_RES },
    { SRAM_OSC_0_PENf, 1, 23, SOCF_RES },
    { SRAM_OSC_1_BURNINf, 1, 28, SOCF_RES },
    { SRAM_OSC_1_NENf, 1, 27, SOCF_RES },
    { SRAM_OSC_1_PENf, 1, 26, SOCF_RES },
    { SRAM_OSC_2_BURNINf, 1, 31, SOCF_RES },
    { SRAM_OSC_2_NENf, 1, 30, SOCF_RES },
    { SRAM_OSC_2_PENf, 1, 29, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56340_A0r_fields[] = {
    { IROSC_ENf, 1, 6, SOCF_RES },
    { IROSC_SELf, 1, 7, SOCF_RES },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, SOCF_RES },
    { OSC_CNT_STARTf, 1, 9, SOCF_RES },
    { OSC_ENABLEf, 1, 0, SOCF_RES },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, SOCF_RES },
    { SRAM_OSC_0_NENf, 1, 15, SOCF_RES },
    { SRAM_OSC_0_PENf, 1, 14, SOCF_RES },
    { SRAM_OSC_1_BURNINf, 1, 19, SOCF_RES },
    { SRAM_OSC_1_NENf, 1, 18, SOCF_RES },
    { SRAM_OSC_1_PENf, 1, 17, SOCF_RES },
    { SRAM_OSC_2_BURNINf, 1, 22, SOCF_RES },
    { SRAM_OSC_2_NENf, 1, 21, SOCF_RES },
    { SRAM_OSC_2_PENf, 1, 20, SOCF_RES },
    { SRAM_OSC_3_BURNINf, 1, 25, SOCF_RES },
    { SRAM_OSC_3_NENf, 1, 24, SOCF_RES },
    { SRAM_OSC_3_PENf, 1, 23, SOCF_RES },
    { SRAM_OSC_4_BURNINf, 1, 28, SOCF_RES },
    { SRAM_OSC_4_NENf, 1, 27, SOCF_RES },
    { SRAM_OSC_4_PENf, 1, 26, SOCF_RES },
    { SRAM_OSC_5_BURNINf, 1, 31, SOCF_RES },
    { SRAM_OSC_5_NENf, 1, 30, SOCF_RES },
    { SRAM_OSC_5_PENf, 1, 29, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56560_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_SELf, 4, 10, SOCF_LE },
    { RSVDf, 5, 1, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_1_BURNINf, 1, 19, 0 },
    { SRAM_OSC_1_NENf, 1, 18, 0 },
    { SRAM_OSC_1_PENf, 1, 17, 0 },
    { SRAM_OSC_2_BURNINf, 1, 22, 0 },
    { SRAM_OSC_2_NENf, 1, 21, 0 },
    { SRAM_OSC_2_PENf, 1, 20, 0 },
    { SRAM_OSC_3_BURNINf, 1, 25, 0 },
    { SRAM_OSC_3_NENf, 1, 24, 0 },
    { SRAM_OSC_3_PENf, 1, 23, 0 },
    { SRAM_OSC_4_BURNINf, 1, 28, 0 },
    { SRAM_OSC_4_NENf, 1, 27, 0 },
    { SRAM_OSC_4_PENf, 1, 26, 0 },
    { SRAM_OSC_5_BURNINf, 1, 31, 0 },
    { SRAM_OSC_5_NENf, 1, 30, 0 },
    { SRAM_OSC_5_PENf, 1, 29, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56850_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE },
    { OSC_1_SELf, 2, 3, SOCF_LE },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, 0 },
    { OSC_SELf, 4, 10, SOCF_LE },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_1_BURNINf, 1, 19, 0 },
    { SRAM_OSC_1_NENf, 1, 18, 0 },
    { SRAM_OSC_1_PENf, 1, 17, 0 },
    { SRAM_OSC_2_BURNINf, 1, 22, 0 },
    { SRAM_OSC_2_NENf, 1, 21, 0 },
    { SRAM_OSC_2_PENf, 1, 20, 0 },
    { SRAM_OSC_3_BURNINf, 1, 25, 0 },
    { SRAM_OSC_3_NENf, 1, 24, 0 },
    { SRAM_OSC_3_PENf, 1, 23, 0 },
    { SRAM_OSC_4_BURNINf, 1, 28, 0 },
    { SRAM_OSC_4_NENf, 1, 27, 0 },
    { SRAM_OSC_4_PENf, 1, 26, 0 },
    { SRAM_OSC_5_BURNINf, 1, 31, 0 },
    { SRAM_OSC_5_NENf, 1, 30, 0 },
    { SRAM_OSC_5_PENf, 1, 29, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56860_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_SELf, 4, 10, SOCF_LE },
    { RSVDf, 5, 1, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_1_BURNINf, 1, 19, 0 },
    { SRAM_OSC_1_NENf, 1, 18, 0 },
    { SRAM_OSC_1_PENf, 1, 17, 0 },
    { SRAM_OSC_2_BURNINf, 1, 22, 0 },
    { SRAM_OSC_2_NENf, 1, 21, 0 },
    { SRAM_OSC_2_PENf, 1, 20, 0 },
    { SRAM_OSC_3_BURNINf, 1, 25, 0 },
    { SRAM_OSC_3_NENf, 1, 24, 0 },
    { SRAM_OSC_3_PENf, 1, 23, 0 },
    { SRAM_OSC_4_BURNINf, 1, 28, 0 },
    { SRAM_OSC_4_NENf, 1, 27, 0 },
    { SRAM_OSC_4_PENf, 1, 26, 0 },
    { SRAM_OSC_5_BURNINf, 1, 31, 0 },
    { SRAM_OSC_5_NENf, 1, 30, 0 },
    { SRAM_OSC_5_PENf, 1, 29, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56960_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_1_BURNINf, 1, 19, 0 },
    { SRAM_OSC_1_NENf, 1, 18, 0 },
    { SRAM_OSC_1_PENf, 1, 17, 0 },
    { SRAM_OSC_2_BURNINf, 1, 22, 0 },
    { SRAM_OSC_2_NENf, 1, 21, 0 },
    { SRAM_OSC_2_PENf, 1, 20, 0 },
    { SRAM_OSC_3_BURNINf, 1, 25, 0 },
    { SRAM_OSC_3_NENf, 1, 24, 0 },
    { SRAM_OSC_3_PENf, 1, 23, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56970_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_0_TRACKf, 1, 17, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_RING_OSC_V1P8_CTRLr_fields[] = {
    { OSC_ENABLEf, 12, 0, SOCF_LE },
    { OSC_SELf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_RING_OSC_V1P8_CTRL_BCM56560_A0r_fields[] = {
    { OSC_ENABLEf, 12, 0, SOCF_LE },
    { OSC_SELf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_SDIO_MISC_CONTROLr_fields[] = {
    { TOP_SDIO_8B_INFf, 1, 4, 0 },
    { TOP_SDIO_DRV_FSELf, 1, 5, 0 },
    { TOP_SDIO_GPIO_INF_SELf, 4, 0, SOCF_LE },
    { TOP_SDIO_VSTATEf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { SERDES_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_0_BCM56260_A0r_fields[] = {
    { SERDES_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REGr_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES },
    { TOP_CES_RST_Lf, 1, 7, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 6, SOCF_RES },
    { TOP_GP0_RST_Lf, 1, 8, SOCF_RES },
    { TOP_GP1_RST_Lf, 1, 9, SOCF_RES },
    { TOP_GP2_RST_Lf, 1, 10, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 5, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ0_HOTSWAP_RST_Lf, 1, 12, SOCF_RES },
    { TOP_MXQ0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MXQ1_HOTSWAP_RST_Lf, 1, 13, SOCF_RES },
    { TOP_MXQ1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_MXQ2_HOTSWAP_RST_Lf, 1, 14, SOCF_RES },
    { TOP_MXQ2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_MXQ3_HOTSWAP_RST_Lf, 1, 15, SOCF_RES },
    { TOP_MXQ3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 11, SOCF_RES },
    { TOP_OOBFC0_RST_Lf, 1, 16, SOCF_RES },
    { TOP_OOBFC1_RST_Lf, 1, 17, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2r_fields[] = {
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_BS_PLL_RST_Lf, 1, 3, SOCF_RES },
    { TOP_CES_PLL_POST_RST_Lf, 1, 10, SOCF_RES },
    { TOP_CES_PLL_RST_Lf, 1, 4, SOCF_RES },
    { TOP_DDR3_PLL_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_DDR3_PLL_RST_Lf, 1, 5, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 8, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG1_PLL_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG1_PLL_RST_Lf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RES },
    { TOP_BS0_PLL_POST_RST_Lf, 1, 6, SOCF_RES },
    { TOP_BS0_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_BS1_PLL_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_BS1_PLL_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG1_PLL_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG1_PLL_RST_Lf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_4r_fields[] = {
    { TOP_PM32_RST_Lf, 1, 0, SOCF_RES },
    { TOP_PM33_RST_Lf, 1, 1, SOCF_RES },
    { TOP_PM34_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PM35_RST_Lf, 1, 3, SOCF_RES },
    { TOP_PM36_RST_Lf, 1, 4, SOCF_RES },
    { TOP_PM37_RST_Lf, 1, 5, SOCF_RES },
    { TOP_PM38_RST_Lf, 1, 6, SOCF_RES },
    { TOP_PM39_RST_Lf, 1, 7, SOCF_RES },
    { TOP_PM40_RST_Lf, 1, 8, SOCF_RES },
    { TOP_PM41_RST_Lf, 1, 9, SOCF_RES },
    { TOP_PM42_RST_Lf, 1, 10, SOCF_RES },
    { TOP_PM43_RST_Lf, 1, 11, SOCF_RES },
    { TOP_PM44_RST_Lf, 1, 12, SOCF_RES },
    { TOP_PM45_RST_Lf, 1, 13, SOCF_RES },
    { TOP_PM46_RST_Lf, 1, 14, SOCF_RES },
    { TOP_PM47_RST_Lf, 1, 15, SOCF_RES },
    { TOP_PM48_RST_Lf, 1, 16, SOCF_RES },
    { TOP_PM49_RST_Lf, 1, 17, SOCF_RES },
    { TOP_PM50_RST_Lf, 1, 18, SOCF_RES },
    { TOP_PM51_RST_Lf, 1, 19, SOCF_RES },
    { TOP_PM52_RST_Lf, 1, 20, SOCF_RES },
    { TOP_PM53_RST_Lf, 1, 21, SOCF_RES },
    { TOP_PM54_RST_Lf, 1, 22, SOCF_RES },
    { TOP_PM55_RST_Lf, 1, 23, SOCF_RES },
    { TOP_PM56_RST_Lf, 1, 24, SOCF_RES },
    { TOP_PM57_RST_Lf, 1, 25, SOCF_RES },
    { TOP_PM58_RST_Lf, 1, 26, SOCF_RES },
    { TOP_PM59_RST_Lf, 1, 27, SOCF_RES },
    { TOP_PM60_RST_Lf, 1, 28, SOCF_RES },
    { TOP_PM61_RST_Lf, 1, 29, SOCF_RES },
    { TOP_PM62_RST_Lf, 1, 30, SOCF_RES },
    { TOP_PM63_RST_Lf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM53400_A0r_fields[] = {
    { RSVD_0f, 4, 4, SOCF_LE|SOCF_RES },
    { RSVD_14f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_17f, 15, 17, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM53570_A0r_fields[] = {
    { RSVD_14f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_17f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_6f, 4, 4, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56150_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56260_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 1, SOCF_RES },
    { RSVD1f, 1, 3, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56270_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56340_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56450_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES },
    { TOP_DDR_PLL0_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_DDR_PLL0_RST_Lf, 1, 1, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56560_A0r_fields[] = {
    { RSVD_0f, 8, 24, SOCF_LE|SOCF_RES },
    { RSVD_1f, 1, 21, SOCF_RES },
    { TOP_ARS_RST_Lf, 1, 20, SOCF_RES },
    { TOP_AVS_PMB_RST_Lf, 1, 19, SOCF_RES },
    { TOP_AVS_PVTMON_RST_Lf, 1, 18, SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_CORE_PLL_POST_RST_Lf, 1, 15, SOCF_RES },
    { TOP_CORE_PLL_RST_Lf, 1, 14, SOCF_RES },
    { TOP_IPROC_PLL_POST_RST_Lf, 1, 23, SOCF_RES },
    { TOP_IPROC_PLL_RST_Lf, 1, 22, SOCF_RES },
    { TOP_PVT_MON_MAX_RST_Lf, 1, 17, SOCF_RES },
    { TOP_PVT_MON_MIN_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56640_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 4, 12, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL_RST_Lf, 1, 10, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56860_A0r_fields[] = {
    { RSVD_0f, 10, 22, SOCF_LE|SOCF_RES },
    { RSVD_1f, 4, 12, SOCF_LE|SOCF_RES },
    { TOP_ARS_PMB_CLK_ENf, 1, 21, SOCF_RES },
    { TOP_ARS_RST_Lf, 1, 20, SOCF_RES },
    { TOP_AVS_PMB_RST_Lf, 1, 19, SOCF_RES },
    { TOP_AVS_PVTMON_RST_Lf, 1, 18, SOCF_RES },
    { TOP_BS_PLL_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL_RST_Lf, 1, 10, SOCF_RES },
    { TOP_PVT_MON_MAX_RST_Lf, 1, 17, SOCF_RES },
    { TOP_PVT_MON_MIN_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56960_A0r_fields[] = {
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RES },
    { TOP_AVS_RST_Lf, 1, 20, SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_CORE_PLL0_POST_RST_Lf, 1, 15, SOCF_RES },
    { TOP_CORE_PLL0_RST_Lf, 1, 14, SOCF_RES },
    { TOP_CORE_PLL1_POST_RST_Lf, 1, 17, SOCF_RES },
    { TOP_CORE_PLL1_RST_Lf, 1, 16, SOCF_RES },
    { TOP_PVT_MON_MAX_RST_Lf, 1, 19, SOCF_RES },
    { TOP_PVT_MON_MIN_RST_Lf, 1, 18, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56970_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { TOP_AVS_RST_Lf, 1, 16, SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_PVT_MON_MAX_RST_Lf, 1, 15, SOCF_RES },
    { TOP_PVT_MON_MIN_RST_Lf, 1, 14, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3_BCM56260_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RES },
    { TOP_BS0_PLL_POST_RST_Lf, 1, 6, SOCF_RES },
    { TOP_BS0_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_BS1_PLL_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_BS1_PLL_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG1_PLL_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG1_PLL_RST_Lf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3_BCM56270_A0r_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES },
    { TOP_BS0_PLL_POST_RST_Lf, 1, 4, SOCF_RES },
    { TOP_BS0_PLL_RST_Lf, 1, 1, SOCF_RES },
    { TOP_BS1_PLL_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_BS1_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3_BCM56560_A0r_fields[] = {
    { RSVD_0f, 18, 14, SOCF_LE|SOCF_RES },
    { TOP_PM0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_PM10_RST_Lf, 1, 10, SOCF_RES },
    { TOP_PM11_RST_Lf, 1, 11, SOCF_RES },
    { TOP_PM12_RST_Lf, 1, 12, SOCF_RES },
    { TOP_PM13_RST_Lf, 1, 13, SOCF_RES },
    { TOP_PM1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_PM2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PM3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_PM4_RST_Lf, 1, 4, SOCF_RES },
    { TOP_PM5_RST_Lf, 1, 5, SOCF_RES },
    { TOP_PM6_RST_Lf, 1, 6, SOCF_RES },
    { TOP_PM7_RST_Lf, 1, 7, SOCF_RES },
    { TOP_PM8_RST_Lf, 1, 8, SOCF_RES },
    { TOP_PM9_RST_Lf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3_BCM56960_A0r_fields[] = {
    { TOP_PM0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_PM10_RST_Lf, 1, 10, SOCF_RES },
    { TOP_PM11_RST_Lf, 1, 11, SOCF_RES },
    { TOP_PM12_RST_Lf, 1, 12, SOCF_RES },
    { TOP_PM13_RST_Lf, 1, 13, SOCF_RES },
    { TOP_PM14_RST_Lf, 1, 14, SOCF_RES },
    { TOP_PM15_RST_Lf, 1, 15, SOCF_RES },
    { TOP_PM16_RST_Lf, 1, 16, SOCF_RES },
    { TOP_PM17_RST_Lf, 1, 17, SOCF_RES },
    { TOP_PM18_RST_Lf, 1, 18, SOCF_RES },
    { TOP_PM19_RST_Lf, 1, 19, SOCF_RES },
    { TOP_PM1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_PM20_RST_Lf, 1, 20, SOCF_RES },
    { TOP_PM21_RST_Lf, 1, 21, SOCF_RES },
    { TOP_PM22_RST_Lf, 1, 22, SOCF_RES },
    { TOP_PM23_RST_Lf, 1, 23, SOCF_RES },
    { TOP_PM24_RST_Lf, 1, 24, SOCF_RES },
    { TOP_PM25_RST_Lf, 1, 25, SOCF_RES },
    { TOP_PM26_RST_Lf, 1, 26, SOCF_RES },
    { TOP_PM27_RST_Lf, 1, 27, SOCF_RES },
    { TOP_PM28_RST_Lf, 1, 28, SOCF_RES },
    { TOP_PM29_RST_Lf, 1, 29, SOCF_RES },
    { TOP_PM2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PM30_RST_Lf, 1, 30, SOCF_RES },
    { TOP_PM31_RST_Lf, 1, 31, SOCF_RES },
    { TOP_PM3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_PM4_RST_Lf, 1, 4, SOCF_RES },
    { TOP_PM5_RST_Lf, 1, 5, SOCF_RES },
    { TOP_PM6_RST_Lf, 1, 6, SOCF_RES },
    { TOP_PM7_RST_Lf, 1, 7, SOCF_RES },
    { TOP_PM8_RST_Lf, 1, 8, SOCF_RES },
    { TOP_PM9_RST_Lf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM53400_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { RSVD_10f, 5, 10, SOCF_LE|SOCF_RES },
    { RSVD_16f, 4, 16, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GXP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XLP2_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XLP3_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XLP4_RST_Lf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM53570_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { RSVD_19f, 1, 19, SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 12, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GE8P_RST_Lf, 3, 16, SOCF_LE|SOCF_RES },
    { TOP_GEP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_GEP1_RST_Lf, 1, 4, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_SPARE_RST_Lf, 2, 13, SOCF_LE|SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XLP2_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XLP3_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XLP4_RST_Lf, 1, 9, SOCF_RES },
    { TOP_XLP5_RST_Lf, 1, 10, SOCF_RES },
    { TOP_XLP6_RST_Lf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56150_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_GP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_GP2_RST_Lf, 1, 8, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_QGPHY_RST_Lf, 4, 16, SOCF_LE|SOCF_RES },
    { TOP_QSGMII2X0_FIFO_RST_Lf, 1, 12, SOCF_RES },
    { TOP_QSGMII2X0_RST_Lf, 1, 9, SOCF_RES },
    { TOP_QSGMII2X1_FIFO_RST_Lf, 1, 13, SOCF_RES },
    { TOP_QSGMII2X1_RST_Lf, 1, 10, SOCF_RES },
    { TOP_QSGMII2X2_FIFO_RST_Lf, 1, 14, SOCF_RES },
    { TOP_QSGMII2X2_RST_Lf, 1, 11, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 5, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56160_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { RSVD_10f, 5, 10, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GXP0_RST_Lf, 1, 5, SOCF_RES },
    { TOP_GXP1_RST_Lf, 1, 6, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_QGPHY_RST_Lf, 4, 16, SOCF_LE|SOCF_RES },
    { TOP_SPARE_RST_Lf, 3, 7, SOCF_LE|SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56260_A0r_fields[] = {
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RES },
    { TOP_AVS_RST_Lf, 1, 20, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 16, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 15, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 14, SOCF_RES },
    { TOP_MXQ0_HOTSWAP_RST_Lf, 1, 7, SOCF_RES },
    { TOP_MXQ0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MXQ1_HOTSWAP_RST_Lf, 1, 8, SOCF_RES },
    { TOP_MXQ1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_MXQ2_HOTSWAP_RST_Lf, 1, 9, SOCF_RES },
    { TOP_MXQ2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_MXQ3_HOTSWAP_RST_Lf, 1, 10, SOCF_RES },
    { TOP_MXQ3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_MXQ4_HOTSWAP_RST_Lf, 1, 11, SOCF_RES },
    { TOP_MXQ4_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ5_HOTSWAP_RST_Lf, 1, 12, SOCF_RES },
    { TOP_MXQ5_RST_Lf, 1, 5, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 17, SOCF_RES },
    { TOP_OOBFC0_RST_Lf, 1, 18, SOCF_RES },
    { TOP_OOBFC1_RST_Lf, 1, 19, SOCF_RES },
    { TOP_PM_HOTSWAP_RST_Lf, 1, 13, SOCF_RES },
    { TOP_PM_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56270_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES },
    { TOP_ARS_RST_Lf, 1, 8, SOCF_RES },
    { TOP_AVS_RST_Lf, 1, 9, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 6, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 5, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ_HOTSWAP_RST_Lf, 1, 3, SOCF_RES },
    { TOP_MXQ_RST_Lf, 1, 0, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 7, SOCF_RES },
    { TOP_PM0_RST_Lf, 1, 1, SOCF_RES },
    { TOP_PM1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56340_A0r_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RES },
    { TOP_AXP_RST_Lf, 1, 3, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_ISM_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 14, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 9, SOCF_RES },
    { TOP_XTP0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_XTP1_RST_Lf, 1, 11, SOCF_RES },
    { TOP_XTP2_RST_Lf, 1, 12, SOCF_RES },
    { TOP_XTP3_RST_Lf, 1, 13, SOCF_RES },
    { TOP_XWP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XWP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XWP2_RST_Lf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56450_A0r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 22, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 21, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 20, SOCF_RES },
    { TOP_MXQ0_HOTSWAP_RST_Lf, 1, 10, SOCF_RES },
    { TOP_MXQ0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MXQ10_HOTSWAP_RST_Lf, 1, 27, SOCF_RES },
    { TOP_MXQ10_RST_Lf, 1, 26, SOCF_RES },
    { TOP_MXQ1_HOTSWAP_RST_Lf, 1, 11, SOCF_RES },
    { TOP_MXQ1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_MXQ2_HOTSWAP_RST_Lf, 1, 12, SOCF_RES },
    { TOP_MXQ2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_MXQ3_HOTSWAP_RST_Lf, 1, 13, SOCF_RES },
    { TOP_MXQ3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_MXQ4_HOTSWAP_RST_Lf, 1, 14, SOCF_RES },
    { TOP_MXQ4_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ5_HOTSWAP_RST_Lf, 1, 15, SOCF_RES },
    { TOP_MXQ5_RST_Lf, 1, 5, SOCF_RES },
    { TOP_MXQ6_HOTSWAP_RST_Lf, 1, 16, SOCF_RES },
    { TOP_MXQ6_RST_Lf, 1, 6, SOCF_RES },
    { TOP_MXQ7_HOTSWAP_RST_Lf, 1, 17, SOCF_RES },
    { TOP_MXQ7_RST_Lf, 1, 7, SOCF_RES },
    { TOP_MXQ8_HOTSWAP_RST_Lf, 1, 18, SOCF_RES },
    { TOP_MXQ8_RST_Lf, 1, 8, SOCF_RES },
    { TOP_MXQ9_HOTSWAP_RST_Lf, 1, 19, SOCF_RES },
    { TOP_MXQ9_RST_Lf, 1, 9, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 23, SOCF_RES },
    { TOP_OOBFC0_RST_Lf, 1, 24, SOCF_RES },
    { TOP_OOBFC1_RST_Lf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56560_A0r_fields[] = {
    { RSVDf, 25, 7, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PGW0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_PGW1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_RDB_RST_Lf, 1, 6, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56640_A0r_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RES },
    { TOP_AXP_RST_Lf, 1, 3, SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_CLP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_ETU_RST_Lf, 1, 5, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_ISM_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 14, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 9, SOCF_RES },
    { TOP_XTP0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_XTP1_RST_Lf, 1, 11, SOCF_RES },
    { TOP_XTP2_RST_Lf, 1, 12, SOCF_RES },
    { TOP_XTP3_RST_Lf, 1, 13, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56850_A0r_fields[] = {
    { RSVDf, 19, 13, SOCF_LE|SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_CLP1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_CLP2_RST_Lf, 1, 6, SOCF_RES },
    { TOP_CLP3_RST_Lf, 1, 7, SOCF_RES },
    { TOP_CLP4_RST_Lf, 1, 8, SOCF_RES },
    { TOP_CLP5_RST_Lf, 1, 9, SOCF_RES },
    { TOP_CLP6_RST_Lf, 1, 10, SOCF_RES },
    { TOP_CLP7_RST_Lf, 1, 11, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56860_A0r_fields[] = {
    { RSVDf, 20, 12, SOCF_LE|SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_CLP1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_CLP2_RST_Lf, 1, 6, SOCF_RES },
    { TOP_CLP3_RST_Lf, 1, 7, SOCF_RES },
    { TOP_CLP4_RST_Lf, 1, 8, SOCF_RES },
    { TOP_CLP5_RST_Lf, 1, 9, SOCF_RES },
    { TOP_CLP6_RST_Lf, 1, 10, SOCF_RES },
    { TOP_CLP7_RST_Lf, 1, 11, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56960_A0r_fields[] = {
    { RSVDf, 27, 5, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PM32_RST_Lf, 1, 4, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56970_A0r_fields[] = {
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_PM64_RST_Lf, 1, 4, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_SPARE_CTRL0r_fields[] = {
    { CNTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_SPARE_CTRL1r_fields[] = {
    { CNTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_SPARE_CTRL0_BCM56560_A0r_fields[] = {
    { CNTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_SPARE_CTRL1_BCM56560_A0r_fields[] = {
    { CNTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SRAM_VTMON_CTRLr_fields[] = {
    { RSVDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRMLLVT_ENf, 1, 1, SOCF_RES },
    { SRMLLVT_ODf, 1, 0, SOCF_RES },
    { SRMLLVT_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_STRAP_STATUSr_fields[] = {
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAP_ALL_PLL_BYPASSf, 1, 19, SOCF_RO },
    { STRAP_BOOT_DEVf, 3, 0, SOCF_LE|SOCF_RO },
    { STRAP_BURN_INf, 1, 26, SOCF_RO },
    { STRAP_BYPASS_AUTOLOADf, 1, 20, SOCF_RO },
    { STRAP_CMICD_I2C_SA0f, 1, 12, SOCF_RO },
    { STRAP_CMICD_I2C_SA1f, 1, 13, SOCF_RO },
    { STRAP_DDR_TYPEf, 1, 21, SOCF_RO },
    { STRAP_DIS_LVMf, 1, 10, SOCF_RO },
    { STRAP_IPROC_DISABLE_IHOSTf, 1, 28, SOCF_RO },
    { STRAP_IPROC_DISABLE_MHOST0f, 1, 27, SOCF_RO },
    { STRAP_IPROC_MANU_DEBUGf, 1, 23, SOCF_RO },
    { STRAP_IPROC_SOTP_TEST_ENf, 1, 22, SOCF_RO },
    { STRAP_LCPLL1_REFCLK_SELf, 1, 9, SOCF_RO },
    { STRAP_NAND_PAGEf, 2, 7, SOCF_LE|SOCF_RO },
    { STRAP_NAND_TYPEf, 4, 3, SOCF_LE|SOCF_RO },
    { STRAP_PCIE_FORCE_GEN1f, 1, 16, SOCF_RO },
    { STRAP_PCIE_RC_MODEf, 1, 14, SOCF_RO },
    { STRAP_PCIE_REFCLK_SELf, 1, 15, SOCF_RO },
    { STRAP_PNOR_NAND_MWf, 1, 24, SOCF_RO },
    { STRAP_QSPI_4BYTE_ADDRf, 1, 11, SOCF_RO },
    { STRAP_USB2_HOST_SELf, 1, 17, SOCF_RO },
    { STRAP_XTAL_BYPASSf, 1, 18, SOCF_RO },
    { STRAP_XTAL_FREQ_SELf, 1, 25, SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_STRAP_STATUS_1r_fields[] = {
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAP_TSCE0_PWR_OFFf, 1, 2, SOCF_RO },
    { STRAP_TSCE1_PWR_OFFf, 1, 3, SOCF_RO },
    { STRAP_TSCE2_PWR_OFFf, 1, 4, SOCF_RO },
    { STRAP_TSCE3_PWR_OFFf, 1, 5, SOCF_RO },
    { STRAP_TSCE4_PWR_OFFf, 1, 6, SOCF_RO },
    { STRAP_TSCE5_PWR_OFFf, 1, 7, SOCF_RO },
    { STRAP_TSCE6_PWR_OFFf, 1, 8, SOCF_RO },
    { STRAP_TSCF0_PWR_OFFf, 1, 9, SOCF_RO },
    { STRAP_TSCQ0_PWR_OFFf, 1, 0, SOCF_RO },
    { STRAP_TSCQ1_PWR_OFFf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLEr_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_0r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 25, SOCF_LE|SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 2, 29, SOCF_LE|SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 16, 9, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 2, SOCF_RO },
    { BOND_TRIPLE_VLAN_ENf, 1, 31, SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 5, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 20, SOCF_LE|SOCF_RO },
    { BOND_GX80_ENf, 1, 4, SOCF_RO },
    { BOND_GX81_ENf, 1, 5, SOCF_RO },
    { BOND_GX82_ENf, 1, 6, SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 2, 24, SOCF_LE|SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 6, 14, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 7, SOCF_RO },
    { BOND_UNICORE_ENf, 4, 0, SOCF_LE|SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 10, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_2r_fields[] = {
    { BOND_1588_ENABLEf, 1, 30, SOCF_RO },
    { BOND_AVS_STATUSf, 3, 11, SOCF_LE|SOCF_RO },
    { BOND_CES_ENABLEf, 1, 9, SOCF_RO },
    { BOND_CES_FRAMER_BYP_MODEf, 1, 10, SOCF_RO },
    { BOND_FP_SLICE_ENf, 12, 14, SOCF_LE|SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 2, 2, SOCF_LE|SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 6, SOCF_RO },
    { BOND_MMU_256K_BUFFERS_ENABLEf, 1, 8, SOCF_RO },
    { BOND_MMU_INT_MEM_SIZEf, 1, 7, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 4, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 5, SOCF_RO },
    { BOND_SPI_CODE_SIZEf, 2, 26, SOCF_LE|SOCF_RO },
    { BOND_SPI_MASTER_CLK_DIVf, 2, 28, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3r_fields[] = {
    { BOND_CMICM_MCS_SRAM_0_PSM_VDDf, 2, 20, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_1_PSM_VDDf, 2, 22, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_2_PSM_VDDf, 2, 24, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_3_PSM_VDDf, 2, 26, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_4_PSM_VDDf, 2, 28, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_5_PSM_VDDf, 2, 30, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_DCACHE_PSM_VDDf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_DTCM_PSM_VDDf, 2, 4, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_ICACHE_PSM_VDDf, 2, 2, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_ITCM_PSM_VDDf, 2, 6, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_DCACHE_PSM_VDDf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_DTCM_PSM_VDDf, 2, 12, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_ICACHE_PSM_VDDf, 2, 10, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_ITCM_PSM_VDDf, 2, 14, SOCF_LE|SOCF_RO },
    { BOND_CMICM_PCIE_MAX_LINK_SPEEDf, 2, 18, SOCF_LE|SOCF_RO },
    { BOND_CMICM_PCIE_MAX_LINK_WIDTHf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4r_fields[] = {
    { BOND_CMICM_MCS_CONFIGf, 27, 4, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_6_PSM_VDDf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_7_PSM_VDDf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_5r_fields[] = {
    { BOND_MMU_256K_BUFFERS_ENABLEf, 1, 1, SOCF_RO },
    { BOND_MMU_EXT_BUFFER_ENABLEf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_MMU_INT_MEM_SIZEf, 1, 0, SOCF_RO },
    { BOND_MMU_PACKING_ENABLEf, 1, 2, SOCF_RO },
    { BOND_MMU_TM_QUEUE_SIZEf, 1, 5, SOCF_RO },
    { BOND_TEMP_MON_DATA_25Cf, 10, 20, SOCF_LE|SOCF_RO },
    { BOND_UNICORE_2_TO_5_ENABLEf, 1, 6, SOCF_RO },
    { BOND_UNICORE_6_TO_7_ENABLEf, 1, 7, SOCF_RO },
    { BOND_UNICORE_XAUI_ENABLEf, 8, 8, SOCF_LE|SOCF_RO },
    { BOND_WARPCORE_ENABLEf, 2, 16, SOCF_LE|SOCF_RO },
    { BOND_WARPCORE_KR_ENABLEf, 2, 18, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6r_fields[] = {
    { BOND_IHOST_CPU_DISABLEf, 1, 5, SOCF_RO },
    { BOND_IHOST_NUMCPUSf, 2, 7, SOCF_LE|SOCF_RO },
    { BOND_IHOST_VCO_FREQ_LIMITf, 2, 9, SOCF_LE|SOCF_RO },
    { BOND_IPROC_DDR_PHY_ENABLEf, 1, 15, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 0, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 1, SOCF_LE|SOCF_RO },
    { BOND_IPROC_INT_SRAM_ENABLEf, 1, 14, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 12, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_WIDTHf, 1, 11, SOCF_RO },
    { BOND_IPROC_PCIE1_LINK_SPEEDf, 1, 13, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_NEON_PWRUPf, 1, 6, SOCF_RO },
    { BOND_PKG_MODE_SELf, 2, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_7r_fields[] = {
    { BOND_AVS_ADJ_VOLTAGEf, 4, 3, SOCF_LE|SOCF_RO },
    { BOND_AVS_DISABLEf, 1, 7, SOCF_RO },
    { BOND_AVS_SRAM_MON_N_PROCESSf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_AVS_SRAM_MON_P_PROCESSf, 2, 10, SOCF_LE|SOCF_RO },
    { BOND_AVS_SRAM_MON_VALIDf, 1, 12, SOCF_RO },
    { BOND_AVS_VTRAP_ENABLEf, 1, 13, SOCF_RO },
    { BOND_ENABLE_MRDTEN_INVf, 1, 0, SOCF_RO },
    { BOND_LVM_FROM_OTPf, 1, 1, SOCF_RO },
    { BOND_MLVM_FROM_OTPf, 1, 2, SOCF_RO },
    { BOND_OTP_TMON_BGf, 3, 27, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_BGf, 3, 14, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MAXf, 3, 17, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MIN0f, 4, 20, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MIN1f, 3, 24, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_0_BCM56260_A0r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 13, SOCF_LE|SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 1, 2, SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 1, 0, SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 1, 17, SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 6, 7, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 1, SOCF_RO },
    { BOND_TRIPLE_VLAN_ENf, 1, 18, SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 3, SOCF_LE|SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_0_BCM56270_A0r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 11, SOCF_LE|SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 1, 2, SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 1, 0, SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 1, 15, SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 4, 7, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 1, SOCF_RO },
    { BOND_SUBPORT_TAG_ENf, 1, 16, SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 3, SOCF_LE|SOCF_RO },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56260_A0r_fields[] = {
    { BOND_1588_ENABLEf, 1, 18, SOCF_RO },
    { BOND_COE_VLAN_PAUSE_ENABLEf, 1, 22, SOCF_RO },
    { BOND_FP_SLICE_ENf, 12, 5, SOCF_LE|SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 1, 0, SOCF_RO },
    { BOND_L3_NEXT_HOP_ENf, 1, 17, SOCF_RO },
    { BOND_LINKPHY_ENABLEf, 1, 4, SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 3, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 1, SOCF_RO },
    { BOND_OAMP_ENABLEf, 1, 20, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 2, SOCF_RO },
    { BOND_SPTAG_TPID_8100_ENABLEf, 1, 21, SOCF_RO },
    { BOND_TELECOM_DPLL_ENf, 1, 19, SOCF_RO },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56270_A0r_fields[] = {
    { BOND_1588_ENABLEf, 1, 14, SOCF_RO },
    { BOND_COE_VLAN_PAUSE_ENABLEf, 1, 18, SOCF_RO },
    { BOND_FP_SLICE_ENf, 8, 5, SOCF_LE|SOCF_RO },
    { BOND_L1_SYNCE_ENABLEf, 1, 24, SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 1, 0, SOCF_RO },
    { BOND_L3_NEXT_HOP_ENf, 1, 13, SOCF_RO },
    { BOND_LINKPHY_ENABLEf, 1, 4, SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 3, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 1, SOCF_RO },
    { BOND_OAMP_ENABLEf, 1, 16, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 2, SOCF_RO },
    { BOND_SPTAG_TPID_8100_ENABLEf, 1, 17, SOCF_RO },
    { BOND_TELECOM_DPLL_ENf, 1, 15, SOCF_RO },
    { FP_ROUTE_ENABLEf, 1, 21, SOCF_RO },
    { MMU_QUEUE_RANGEf, 1, 22, SOCF_RO },
    { MMU_SIZEf, 1, 23, SOCF_RO },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAT_ENABLEf, 1, 19, SOCF_RO },
    { SVM_ENABLEf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56450_A0r_fields[] = {
    { BOND_1588_ENABLEf, 1, 28, SOCF_RO },
    { BOND_FP_SLICE_ENf, 16, 7, SOCF_LE|SOCF_RO },
    { BOND_L2_MC_ENf, 1, 24, SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L3_IIF_ENf, 1, 25, SOCF_RO },
    { BOND_L3_MC_ENf, 1, 23, SOCF_RO },
    { BOND_L3_NEXT_HOP_ENf, 1, 27, SOCF_RO },
    { BOND_LINKPHY_ENABLEf, 1, 6, SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 4, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 2, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 3, SOCF_RO },
    { BOND_OLP_ENABLEf, 1, 5, SOCF_RO },
    { BOND_SOURCE_VP_ENf, 1, 26, SOCF_RO },
    { BOND_TELECOM_DPLL_ENf, 1, 29, SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56260_A0r_fields[] = {
    { BOND_CORE_PLL_CH0_MDIVf, 8, 10, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KAf, 3, 21, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KIf, 3, 24, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KPf, 4, 27, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_PDIVf, 3, 18, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_VCO_DIV2f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56450_A0r_fields[] = {
    { BOND_CORE_PLL_CH0_MDIVf, 8, 10, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KAf, 3, 21, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KIf, 3, 24, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KPf, 4, 27, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_PDIVf, 3, 18, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_VCO_DIV2f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56260_A0r_fields[] = {
    { CHIP_LEVEL_STRAPSf, 29, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56270_A0r_fields[] = {
    { CHIP_LEVEL_STRAPSf, 18, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56450_A0r_fields[] = {
    { BOND_CORE_PLL_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_FB_PHASE_ENf, 1, 12, SOCF_RO },
    { BOND_MMU_PLL_KAf, 3, 26, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_KIf, 3, 29, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_NDIV_INTf, 10, 16, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_PDIVf, 3, 13, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56260_A0r_fields[] = {
    { BOND_AVS_STATUSf, 7, 8, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56270_A0r_fields[] = {
    { BOND_AVS_STATUSf, 4, 8, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56450_A0r_fields[] = {
    { BOND_AVS_STATUSf, 3, 29, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH0_MDIVf, 8, 20, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH1_MDIVf, 8, 12, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH2_MDIVf, 8, 4, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_KPf, 4, 0, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_VCO_DIV2f, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_5_BCM56260_A0r_fields[] = {
    { BOND_MMU_EXT_BUFFER_ENABLEf, 2, 1, SOCF_LE|SOCF_RO },
    { BOND_MMU_PACKING_ENABLEf, 1, 0, SOCF_RO },
    { BOND_PORTMACRO_ENABLEf, 1, 10, SOCF_RO },
    { BOND_PORTMACRO_KR_ENABLEf, 1, 11, SOCF_RO },
    { BOND_TEMP_MON_DATA_25Cf, 10, 13, SOCF_LE|SOCF_RO },
    { BOND_XGXS28_2_TO_5_ENABLEf, 1, 3, SOCF_RO },
    { BOND_XGXS28_XAUI_ENABLEf, 6, 4, SOCF_LE|SOCF_RO },
    { MMU_DDR_PHY_ENABLEf, 1, 12, SOCF_RO },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_5_BCM56270_A0r_fields[] = {
    { BOND_TEMP_MON_DATA_25Cf, 10, 12, SOCF_LE|SOCF_RO },
    { BOND_TSC0_10G_DISABLEf, 4, 4, SOCF_LE|SOCF_RO },
    { BOND_TSC0_ENABLEf, 1, 2, SOCF_RO },
    { BOND_TSC1_10G_DISABLEf, 4, 8, SOCF_LE|SOCF_RO },
    { BOND_TSC1_ENABLEf, 1, 3, SOCF_RO },
    { BOND_XGXS_ENABLEf, 1, 0, SOCF_RO },
    { BOND_XGXS_XAUI_ENABLEf, 1, 1, SOCF_RO },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56260_A0r_fields[] = {
    { BOND_IHOST_CPU_DISABLEf, 1, 6, SOCF_RO },
    { BOND_IHOST_NUMCPUSf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_IHOST_VCO_FREQ_LIMITf, 2, 10, SOCF_LE|SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_IPROC_INT_SRAM_ENABLEf, 1, 14, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 13, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_WIDTHf, 1, 12, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 4, 2, SOCF_LE|SOCF_RO },
    { BOND_MHOST0_DISABLEf, 1, 15, SOCF_RO },
    { BOND_MHOST1_DISABLEf, 1, 16, SOCF_RO },
    { BOND_MHOST2_DISABLEf, 1, 17, SOCF_RO },
    { BOND_NEON_PWRUPf, 1, 7, SOCF_RO },
    { BOND_PKG_MODE_SELf, 2, 18, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56270_A0r_fields[] = {
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 4, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 4, 0, SOCF_LE|SOCF_RO },
    { BOND_MHOST0_DISABLEf, 1, 5, SOCF_RO },
    { BOND_MHOST1_DISABLEf, 1, 6, SOCF_RO },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56450_B0r_fields[] = {
    { BOND_COE_SPTAG_TPID_8100_DISABLEf, 1, 18, SOCF_RO },
    { BOND_COE_VLAN_PAUSE_ENABLEf, 1, 19, SOCF_RO },
    { BOND_IHOST_CPU_DISABLEf, 1, 5, SOCF_RO },
    { BOND_IHOST_NUMCPUSf, 2, 7, SOCF_LE|SOCF_RO },
    { BOND_IHOST_VCO_FREQ_LIMITf, 2, 9, SOCF_LE|SOCF_RO },
    { BOND_IPROC_DDR_PHY_ENABLEf, 1, 15, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 0, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 1, SOCF_LE|SOCF_RO },
    { BOND_IPROC_INT_SRAM_ENABLEf, 1, 14, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 12, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_WIDTHf, 1, 11, SOCF_RO },
    { BOND_IPROC_PCIE1_LINK_SPEEDf, 1, 13, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_NEON_PWRUPf, 1, 6, SOCF_RO },
    { BOND_PKG_MODE_SELf, 2, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_7_BCM56270_A0r_fields[] = {
    { BOND_AVS_ADJ_VOLTAGEf, 4, 3, SOCF_LE|SOCF_RO },
    { BOND_AVS_DISABLEf, 1, 7, SOCF_RO },
    { BOND_AVS_SRAM_MON_N_PROCESSf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_AVS_SRAM_MON_P_PROCESSf, 2, 10, SOCF_LE|SOCF_RO },
    { BOND_AVS_SRAM_MON_VALIDf, 1, 12, SOCF_RO },
    { BOND_AVS_VTRAP_ENABLEf, 1, 13, SOCF_RO },
    { BOND_ENABLE_MRDTEN_INVf, 1, 0, SOCF_RO },
    { BOND_LVM_FROM_OTPf, 1, 1, SOCF_RO },
    { BOND_MLVM_FROM_OTPf, 1, 2, SOCF_RO },
    { BOND_OTP_TMON_BGf, 3, 27, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_BGf, 3, 14, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MAXf, 3, 17, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MIN0f, 4, 20, SOCF_LE|SOCF_RO },
    { BOND_PVTMON_REF_MIN1f, 3, 24, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL0r_fields[] = {
    { IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 7, 0 },
    { IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 8, SOCF_LE },
    { IPROC_IHOST_L2C_SW_OVRD_ENABLEf, 1, 10, 0 },
    { IPROC_SKU_VECTf, 2, 4, SOCF_LE },
    { IPROC_SKU_VECT_SW_OVRD_ENABLEf, 1, 6, 0 },
    { LINKPHY_ENABLEf, 1, 3, 0 },
    { OLP_ENABLEf, 1, 1, 0 },
    { PCIE0_LINK_SPEEDf, 1, 11, 0 },
    { PCIE1_LINK_SPEEDf, 1, 12, 0 },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RES },
    { TELECOM_DPLL_ENABLEf, 1, 0, 0 },
    { TRIPLE_VLAN_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL1r_fields[] = {
    { FP_SLICE_ENABLEf, 1, 21, SOCF_SC },
    { IPROC_SRAM_ENABLEf, 1, 18, 0 },
    { IP_MPLS_ENTRY_SIZEf, 2, 9, SOCF_LE },
    { IP_VLAN_XLATE_SIZEf, 2, 7, SOCF_LE },
    { L2_ENTRY_SIZEf, 2, 5, SOCF_LE },
    { L2_MC_ENABLEf, 1, 16, 0 },
    { L3_DEFIP_CAM_ENABLEf, 1, 20, SOCF_SC },
    { L3_ENTRY_SIZEf, 2, 11, SOCF_LE },
    { L3_IIF_ENABLEf, 1, 15, 0 },
    { L3_MC_ENABLEf, 1, 17, 0 },
    { L3_NEXT_HOP_ENABLEf, 1, 13, 0 },
    { MMU_256K_BUFFERS_ENABLEf, 1, 0, 0 },
    { MMU_EXT_BUFFER_ENABLEf, 2, 3, SOCF_LE },
    { MMU_INT_MEM_SIZEf, 1, 19, SOCF_SC },
    { MMU_PACKING_ENABLEf, 1, 2, 0 },
    { MMU_TM_QUEUE_SIZEf, 1, 1, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_SC|SOCF_RES },
    { SOURCE_VP_ENABLEf, 1, 14, 0 },
    { UNICORE_2_TO_5_ENABLEf, 1, 22, SOCF_SC },
    { UNICORE_6_TO_7_ENABLEf, 1, 23, SOCF_SC },
    { WARPCORE_0_ENABLEf, 1, 24, SOCF_SC },
    { WARPCORE_1_ENABLEf, 1, 25, SOCF_SC }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL0_BCM56260_A0r_fields[] = {
    { IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 8, SOCF_LE },
    { IPROC_IHOST_L2C_SW_OVRD_ENABLEf, 1, 10, 0 },
    { IPROC_SKU_VECTf, 4, 3, SOCF_LE },
    { IPROC_SKU_VECT_SW_OVRD_ENABLEf, 1, 7, 0 },
    { LINKPHY_ENABLEf, 1, 2, 0 },
    { PCIE0_LINK_SPEEDf, 1, 11, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES },
    { TELECOM_DPLL_ENABLEf, 1, 0, 0 },
    { TRIPLE_VLAN_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL0_BCM56270_A0r_fields[] = {
    { IPROC_SKU_VECTf, 4, 3, SOCF_LE },
    { IPROC_SKU_VECT_SW_OVRD_ENABLEf, 1, 7, 0 },
    { LINKPHY_ENABLEf, 1, 2, 0 },
    { PCIE0_LINK_SPEEDf, 1, 8, 0 },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RES },
    { SUBPORT_TAG_ENABLEf, 1, 1, 0 },
    { TELECOM_DPLL_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL1_BCM56260_A0r_fields[] = {
    { IPROC_SRAM_ENABLEf, 1, 3, 0 },
    { MMU_EXT_BUFFER_ENABLEf, 2, 1, SOCF_LE },
    { MMU_PACKING_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TAP_CONTROLr_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM56340_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM56560_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM56860_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, SOCF_RES },
    { TDIf, 1, 0, SOCF_RES },
    { TDOf, 1, 4, SOCF_RO|SOCF_RES },
    { TMSf, 1, 1, SOCF_RES },
    { TRSTf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM56960_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, SOCF_RES },
    { TDIf, 1, 0, SOCF_RES },
    { TDOf, 1, 4, SOCF_RO|SOCF_RES },
    { TMSf, 1, 1, SOCF_RES },
    { TRSTf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_TDPLL_SOFT_RESET_REGr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES },
    { TDPLL_SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CTRLr_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { FUNC_MODE_SELf, 3, 7, SOCF_LE },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE },
    { OUTPUT_CODEf, 4, 3, SOCF_LE },
    { PROG_RESISTERf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 12, SOCF_LE|SOCF_RES },
    { VDAC_OUTPUT_BUFF_MODEf, 1, 11, 0 },
    { VDAC_PWR_UPf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CTRL_2r_fields[] = {
    { PVTMON_POWER_DOWNf, 1, 4, 0 },
    { PVTMON_RSTBf, 1, 3, 0 },
    { PVTMON_SELECTf, 3, 0, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_RESULT_3r_fields[] = {
    { PEAK_PVTTEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { PVTTEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLYf, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_fields[] = {
    { KAf, 3, 29, SOCF_LE|SOCF_RES },
    { KIf, 3, 26, SOCF_LE|SOCF_RES },
    { KPf, 4, 22, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 16, SOCF_LE|SOCF_RES },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56260_A0r_fields[] = {
    { FREF_SELf, 1, 6, SOCF_RES },
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields[] = {
    { FREF_SELf, 1, 6, SOCF_RES },
    { LDOf, 2, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 2, SOCF_RES },
    { TESTOUT_SELf, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 30, SOCF_RES },
    { CH1_CLK_ENABLEf, 1, 31, SOCF_RES },
    { ISO_INf, 1, 18, SOCF_RES },
    { ISO_OUTf, 1, 17, SOCF_RES },
    { NDIV_INTf, 10, 20, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 16, SOCF_RES },
    { PWR_ONf, 1, 19, SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56260_A0r_fields[] = {
    { CH0_MDELf, 1, 6, SOCF_RES },
    { CH1_MDELf, 1, 7, SOCF_RES },
    { HOLDf, 6, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_LIMITf, 22, 8, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56450_A0r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_CLK_ENABLEf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENABLEf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_STATUSr_fields[] = {
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_STATUS_BCM56260_A0r_fields[] = {
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_TMON0_RESULTr_fields[] = {
    { RSVDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { TMON_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TMON_DATA_VALIDf, 1, 10, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_TMON_CTRLr_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { TMON0_BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { TMON0_POWREDOWNf, 1, 3, SOCF_RES },
    { TMON0_RESET_Nf, 1, 4, SOCF_RES },
    { TMON1_BG_ADJf, 3, 5, SOCF_LE|SOCF_RES },
    { TMON1_POWREDOWNf, 1, 8, SOCF_RES },
    { TMON1_RESET_Nf, 1, 9, SOCF_RES },
    { TMON2_BG_ADJf, 3, 10, SOCF_LE|SOCF_RES },
    { TMON2_POWREDOWNf, 1, 13, SOCF_RES },
    { TMON2_RESET_Nf, 1, 14, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1r_fields[] = {
    { CORE_PLL0_LOCKf, 1, 1, SOCF_RO|SOCF_RES },
    { CORE_PLL0_STATf, 12, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { CORE_PLL1_LOCKf, 1, 2, SOCF_RO|SOCF_RES },
    { CORE_PLL2_LOCKf, 1, 3, SOCF_RO|SOCF_RES },
    { CORE_PLL3_LOCKf, 1, 4, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_2r_fields[] = {
    { CORE_PLL1_STATf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { CORE_PLL2_STATf, 12, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_3r_fields[] = {
    { CORE_PLL3_STATf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1_BCM53400_A0r_fields[] = {
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_LOCK_LOSTf, 1, 17, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1_BCM56150_A0r_fields[] = {
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_2_BCM56150_A0r_fields[] = {
    { RSVD_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_3_BCM56150_A0r_fields[] = {
    { RSVD_0f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_TSCE_CONFIGr_fields[] = {
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES },
    { SDM_DIVISORf, 16, 4, SOCF_LE },
    { SYNCE_MODEf, 2, 0, SOCF_LE },
    { SYNCE_STAGE0_MODEf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields[] = {
    { RESOLVED_SPEED_0f, 8, 0, SOCF_LE|SOCF_RO },
    { RESOLVED_SPEED_1f, 8, 8, SOCF_LE|SOCF_RO },
    { RESOLVED_SPEED_2f, 8, 16, SOCF_LE|SOCF_RO },
    { RESOLVED_SPEED_3f, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_TSC_AFE_PLL_STATUSr_fields[] = {
    { TSC_0_AFE_PLL_LOCKf, 1, 0, SOCF_RO },
    { TSC_10_AFE_PLL_LOCKf, 1, 10, SOCF_RO },
    { TSC_11_AFE_PLL_LOCKf, 1, 11, SOCF_RO },
    { TSC_12_AFE_PLL_LOCKf, 1, 12, SOCF_RO },
    { TSC_13_AFE_PLL_LOCKf, 1, 13, SOCF_RO },
    { TSC_14_AFE_PLL_LOCKf, 1, 14, SOCF_RO },
    { TSC_15_AFE_PLL_LOCKf, 1, 15, SOCF_RO },
    { TSC_16_AFE_PLL_LOCKf, 1, 16, SOCF_RO },
    { TSC_17_AFE_PLL_LOCKf, 1, 17, SOCF_RO },
    { TSC_18_AFE_PLL_LOCKf, 1, 18, SOCF_RO },
    { TSC_19_AFE_PLL_LOCKf, 1, 19, SOCF_RO },
    { TSC_1_AFE_PLL_LOCKf, 1, 1, SOCF_RO },
    { TSC_20_AFE_PLL_LOCKf, 1, 20, SOCF_RO },
    { TSC_21_AFE_PLL_LOCKf, 1, 21, SOCF_RO },
    { TSC_22_AFE_PLL_LOCKf, 1, 22, SOCF_RO },
    { TSC_23_AFE_PLL_LOCKf, 1, 23, SOCF_RO },
    { TSC_24_AFE_PLL_LOCKf, 1, 24, SOCF_RO },
    { TSC_25_AFE_PLL_LOCKf, 1, 25, SOCF_RO },
    { TSC_26_AFE_PLL_LOCKf, 1, 26, SOCF_RO },
    { TSC_27_AFE_PLL_LOCKf, 1, 27, SOCF_RO },
    { TSC_28_AFE_PLL_LOCKf, 1, 28, SOCF_RO },
    { TSC_29_AFE_PLL_LOCKf, 1, 29, SOCF_RO },
    { TSC_2_AFE_PLL_LOCKf, 1, 2, SOCF_RO },
    { TSC_30_AFE_PLL_LOCKf, 1, 30, SOCF_RO },
    { TSC_31_AFE_PLL_LOCKf, 1, 31, SOCF_RO },
    { TSC_3_AFE_PLL_LOCKf, 1, 3, SOCF_RO },
    { TSC_4_AFE_PLL_LOCKf, 1, 4, SOCF_RO },
    { TSC_5_AFE_PLL_LOCKf, 1, 5, SOCF_RO },
    { TSC_6_AFE_PLL_LOCKf, 1, 6, SOCF_RO },
    { TSC_7_AFE_PLL_LOCKf, 1, 7, SOCF_RO },
    { TSC_8_AFE_PLL_LOCKf, 1, 8, SOCF_RO },
    { TSC_9_AFE_PLL_LOCKf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TSC_AFE_PLL_STATUS_1r_fields[] = {
    { TSC_32_AFE_PLL_LOCKf, 1, 0, SOCF_RO },
    { TSC_33_AFE_PLL_LOCKf, 1, 1, SOCF_RO },
    { TSC_34_AFE_PLL_LOCKf, 1, 2, SOCF_RO },
    { TSC_35_AFE_PLL_LOCKf, 1, 3, SOCF_RO },
    { TSC_36_AFE_PLL_LOCKf, 1, 4, SOCF_RO },
    { TSC_37_AFE_PLL_LOCKf, 1, 5, SOCF_RO },
    { TSC_38_AFE_PLL_LOCKf, 1, 6, SOCF_RO },
    { TSC_39_AFE_PLL_LOCKf, 1, 7, SOCF_RO },
    { TSC_40_AFE_PLL_LOCKf, 1, 8, SOCF_RO },
    { TSC_41_AFE_PLL_LOCKf, 1, 9, SOCF_RO },
    { TSC_42_AFE_PLL_LOCKf, 1, 10, SOCF_RO },
    { TSC_43_AFE_PLL_LOCKf, 1, 11, SOCF_RO },
    { TSC_44_AFE_PLL_LOCKf, 1, 12, SOCF_RO },
    { TSC_45_AFE_PLL_LOCKf, 1, 13, SOCF_RO },
    { TSC_46_AFE_PLL_LOCKf, 1, 14, SOCF_RO },
    { TSC_47_AFE_PLL_LOCKf, 1, 15, SOCF_RO },
    { TSC_48_AFE_PLL_LOCKf, 1, 16, SOCF_RO },
    { TSC_49_AFE_PLL_LOCKf, 1, 17, SOCF_RO },
    { TSC_50_AFE_PLL_LOCKf, 1, 18, SOCF_RO },
    { TSC_51_AFE_PLL_LOCKf, 1, 19, SOCF_RO },
    { TSC_52_AFE_PLL_LOCKf, 1, 20, SOCF_RO },
    { TSC_53_AFE_PLL_LOCKf, 1, 21, SOCF_RO },
    { TSC_54_AFE_PLL_LOCKf, 1, 22, SOCF_RO },
    { TSC_55_AFE_PLL_LOCKf, 1, 23, SOCF_RO },
    { TSC_56_AFE_PLL_LOCKf, 1, 24, SOCF_RO },
    { TSC_57_AFE_PLL_LOCKf, 1, 25, SOCF_RO },
    { TSC_58_AFE_PLL_LOCKf, 1, 26, SOCF_RO },
    { TSC_59_AFE_PLL_LOCKf, 1, 27, SOCF_RO },
    { TSC_60_AFE_PLL_LOCKf, 1, 28, SOCF_RO },
    { TSC_61_AFE_PLL_LOCKf, 1, 29, SOCF_RO },
    { TSC_62_AFE_PLL_LOCKf, 1, 30, SOCF_RO },
    { TSC_63_AFE_PLL_LOCKf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_TSC_AFE_PLL_STATUS_BCM56560_A0r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES },
    { TSC_0_AFE_PLL_LOCKf, 1, 0, SOCF_RO },
    { TSC_10_AFE_PLL_LOCKf, 1, 10, SOCF_RO },
    { TSC_11_AFE_PLL_LOCKf, 1, 11, SOCF_RO },
    { TSC_12_AFE_PLL_LOCKf, 1, 12, SOCF_RO },
    { TSC_13_AFE_PLL_LOCKf, 1, 13, SOCF_RO },
    { TSC_14_AFE_PLL_LOCKf, 1, 14, SOCF_RO },
    { TSC_15_AFE_PLL_LOCKf, 1, 15, SOCF_RO },
    { TSC_16_AFE_PLL_LOCKf, 1, 16, SOCF_RO },
    { TSC_17_AFE_PLL_LOCKf, 1, 17, SOCF_RO },
    { TSC_1_AFE_PLL_LOCKf, 1, 1, SOCF_RO },
    { TSC_2_AFE_PLL_LOCKf, 1, 2, SOCF_RO },
    { TSC_3_AFE_PLL_LOCKf, 1, 3, SOCF_RO },
    { TSC_4_AFE_PLL_LOCKf, 1, 4, SOCF_RO },
    { TSC_5_AFE_PLL_LOCKf, 1, 5, SOCF_RO },
    { TSC_6_AFE_PLL_LOCKf, 1, 6, SOCF_RO },
    { TSC_7_AFE_PLL_LOCKf, 1, 7, SOCF_RO },
    { TSC_8_AFE_PLL_LOCKf, 1, 8, SOCF_RO },
    { TSC_9_AFE_PLL_LOCKf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TSC_AFE_PLL_STATUS_BCM56960_A0r_fields[] = {
    { TSC_0_AFE_PLL_LOCKf, 1, 0, SOCF_RO },
    { TSC_10_AFE_PLL_LOCKf, 1, 10, SOCF_RO },
    { TSC_11_AFE_PLL_LOCKf, 1, 11, SOCF_RO },
    { TSC_12_AFE_PLL_LOCKf, 1, 12, SOCF_RO },
    { TSC_13_AFE_PLL_LOCKf, 1, 13, SOCF_RO },
    { TSC_14_AFE_PLL_LOCKf, 1, 14, SOCF_RO },
    { TSC_15_AFE_PLL_LOCKf, 1, 15, SOCF_RO },
    { TSC_16_AFE_PLL_LOCKf, 1, 16, SOCF_RO },
    { TSC_17_AFE_PLL_LOCKf, 1, 17, SOCF_RO },
    { TSC_18_AFE_PLL_LOCKf, 1, 18, SOCF_RO },
    { TSC_19_AFE_PLL_LOCKf, 1, 19, SOCF_RO },
    { TSC_1_AFE_PLL_LOCKf, 1, 1, SOCF_RO },
    { TSC_20_AFE_PLL_LOCKf, 1, 20, SOCF_RO },
    { TSC_21_AFE_PLL_LOCKf, 1, 21, SOCF_RO },
    { TSC_22_AFE_PLL_LOCKf, 1, 22, SOCF_RO },
    { TSC_23_AFE_PLL_LOCKf, 1, 23, SOCF_RO },
    { TSC_24_AFE_PLL_LOCKf, 1, 24, SOCF_RO },
    { TSC_25_AFE_PLL_LOCKf, 1, 25, SOCF_RO },
    { TSC_26_AFE_PLL_LOCKf, 1, 26, SOCF_RO },
    { TSC_27_AFE_PLL_LOCKf, 1, 27, SOCF_RO },
    { TSC_28_AFE_PLL_LOCKf, 1, 28, SOCF_RO },
    { TSC_29_AFE_PLL_LOCKf, 1, 29, SOCF_RO },
    { TSC_2_AFE_PLL_LOCKf, 1, 2, SOCF_RO },
    { TSC_30_AFE_PLL_LOCKf, 1, 30, SOCF_RO },
    { TSC_31_AFE_PLL_LOCKf, 1, 31, SOCF_RO },
    { TSC_3_AFE_PLL_LOCKf, 1, 3, SOCF_RO },
    { TSC_4_AFE_PLL_LOCKf, 1, 4, SOCF_RO },
    { TSC_5_AFE_PLL_LOCKf, 1, 5, SOCF_RO },
    { TSC_6_AFE_PLL_LOCKf, 1, 6, SOCF_RO },
    { TSC_7_AFE_PLL_LOCKf, 1, 7, SOCF_RO },
    { TSC_8_AFE_PLL_LOCKf, 1, 8, SOCF_RO },
    { TSC_9_AFE_PLL_LOCKf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOP_TSC_DISABLEr_fields[] = {
    { TSC_0_DISABLEf, 1, 0, 0 },
    { TSC_10_DISABLEf, 1, 10, 0 },
    { TSC_11_DISABLEf, 1, 11, 0 },
    { TSC_12_DISABLEf, 1, 12, 0 },
    { TSC_13_DISABLEf, 1, 13, 0 },
    { TSC_14_DISABLEf, 1, 14, 0 },
    { TSC_15_DISABLEf, 1, 15, 0 },
    { TSC_16_DISABLEf, 1, 16, 0 },
    { TSC_17_DISABLEf, 1, 17, 0 },
    { TSC_18_DISABLEf, 1, 18, 0 },
    { TSC_19_DISABLEf, 1, 19, 0 },
    { TSC_1_DISABLEf, 1, 1, 0 },
    { TSC_20_DISABLEf, 1, 20, 0 },
    { TSC_21_DISABLEf, 1, 21, 0 },
    { TSC_22_DISABLEf, 1, 22, 0 },
    { TSC_23_DISABLEf, 1, 23, 0 },
    { TSC_24_DISABLEf, 1, 24, 0 },
    { TSC_25_DISABLEf, 1, 25, 0 },
    { TSC_26_DISABLEf, 1, 26, 0 },
    { TSC_27_DISABLEf, 1, 27, 0 },
    { TSC_28_DISABLEf, 1, 28, 0 },
    { TSC_29_DISABLEf, 1, 29, 0 },
    { TSC_2_DISABLEf, 1, 2, 0 },
    { TSC_30_DISABLEf, 1, 30, 0 },
    { TSC_31_DISABLEf, 1, 31, 0 },
    { TSC_3_DISABLEf, 1, 3, 0 },
    { TSC_4_DISABLEf, 1, 4, 0 },
    { TSC_5_DISABLEf, 1, 5, 0 },
    { TSC_6_DISABLEf, 1, 6, 0 },
    { TSC_7_DISABLEf, 1, 7, 0 },
    { TSC_8_DISABLEf, 1, 8, 0 },
    { TSC_9_DISABLEf, 1, 9, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TSC_ENABLEr_fields[] = {
    { TSC_0_ENABLEf, 1, 0, SOCF_RES },
    { TSC_10_ENABLEf, 1, 10, SOCF_RES },
    { TSC_11_ENABLEf, 1, 11, SOCF_RES },
    { TSC_12_ENABLEf, 1, 12, SOCF_RES },
    { TSC_13_ENABLEf, 1, 13, SOCF_RES },
    { TSC_14_ENABLEf, 1, 14, SOCF_RES },
    { TSC_15_ENABLEf, 1, 15, SOCF_RES },
    { TSC_16_ENABLEf, 1, 16, SOCF_RES },
    { TSC_17_ENABLEf, 1, 17, SOCF_RES },
    { TSC_18_ENABLEf, 1, 18, SOCF_RES },
    { TSC_19_ENABLEf, 1, 19, SOCF_RES },
    { TSC_1_ENABLEf, 1, 1, SOCF_RES },
    { TSC_20_ENABLEf, 1, 20, SOCF_RES },
    { TSC_21_ENABLEf, 1, 21, SOCF_RES },
    { TSC_22_ENABLEf, 1, 22, SOCF_RES },
    { TSC_23_ENABLEf, 1, 23, SOCF_RES },
    { TSC_24_ENABLEf, 1, 24, SOCF_RES },
    { TSC_25_ENABLEf, 1, 25, SOCF_RES },
    { TSC_26_ENABLEf, 1, 26, SOCF_RES },
    { TSC_27_ENABLEf, 1, 27, SOCF_RES },
    { TSC_28_ENABLEf, 1, 28, SOCF_RES },
    { TSC_29_ENABLEf, 1, 29, SOCF_RES },
    { TSC_2_ENABLEf, 1, 2, SOCF_RES },
    { TSC_30_ENABLEf, 1, 30, SOCF_RES },
    { TSC_31_ENABLEf, 1, 31, SOCF_RES },
    { TSC_3_ENABLEf, 1, 3, SOCF_RES },
    { TSC_4_ENABLEf, 1, 4, SOCF_RES },
    { TSC_5_ENABLEf, 1, 5, SOCF_RES },
    { TSC_6_ENABLEf, 1, 6, SOCF_RES },
    { TSC_7_ENABLEf, 1, 7, SOCF_RES },
    { TSC_8_ENABLEf, 1, 8, SOCF_RES },
    { TSC_9_ENABLEf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TSC_ENABLE_1r_fields[] = {
    { TSC_32_ENABLEf, 1, 0, SOCF_RES },
    { TSC_33_ENABLEf, 1, 1, SOCF_RES },
    { TSC_34_ENABLEf, 1, 2, SOCF_RES },
    { TSC_35_ENABLEf, 1, 3, SOCF_RES },
    { TSC_36_ENABLEf, 1, 4, SOCF_RES },
    { TSC_37_ENABLEf, 1, 5, SOCF_RES },
    { TSC_38_ENABLEf, 1, 6, SOCF_RES },
    { TSC_39_ENABLEf, 1, 7, SOCF_RES },
    { TSC_40_ENABLEf, 1, 8, SOCF_RES },
    { TSC_41_ENABLEf, 1, 9, SOCF_RES },
    { TSC_42_ENABLEf, 1, 10, SOCF_RES },
    { TSC_43_ENABLEf, 1, 11, SOCF_RES },
    { TSC_44_ENABLEf, 1, 12, SOCF_RES },
    { TSC_45_ENABLEf, 1, 13, SOCF_RES },
    { TSC_46_ENABLEf, 1, 14, SOCF_RES },
    { TSC_47_ENABLEf, 1, 15, SOCF_RES },
    { TSC_48_ENABLEf, 1, 16, SOCF_RES },
    { TSC_49_ENABLEf, 1, 17, SOCF_RES },
    { TSC_50_ENABLEf, 1, 18, SOCF_RES },
    { TSC_51_ENABLEf, 1, 19, SOCF_RES },
    { TSC_52_ENABLEf, 1, 20, SOCF_RES },
    { TSC_53_ENABLEf, 1, 21, SOCF_RES },
    { TSC_54_ENABLEf, 1, 22, SOCF_RES },
    { TSC_55_ENABLEf, 1, 23, SOCF_RES },
    { TSC_56_ENABLEf, 1, 24, SOCF_RES },
    { TSC_57_ENABLEf, 1, 25, SOCF_RES },
    { TSC_58_ENABLEf, 1, 26, SOCF_RES },
    { TSC_59_ENABLEf, 1, 27, SOCF_RES },
    { TSC_60_ENABLEf, 1, 28, SOCF_RES },
    { TSC_61_ENABLEf, 1, 29, SOCF_RES },
    { TSC_62_ENABLEf, 1, 30, SOCF_RES },
    { TSC_63_ENABLEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TSC_ENABLE_2r_fields[] = {
    { RSVDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_64_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_TSC_ENABLE_BCM56560_A0r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES },
    { TSC_0_ENABLEf, 1, 0, 0 },
    { TSC_10_ENABLEf, 1, 10, 0 },
    { TSC_11_ENABLEf, 1, 11, 0 },
    { TSC_12_ENABLEf, 1, 12, 0 },
    { TSC_13_ENABLEf, 1, 13, 0 },
    { TSC_14_ENABLEf, 1, 14, 0 },
    { TSC_15_ENABLEf, 1, 15, 0 },
    { TSC_16_ENABLEf, 1, 16, 0 },
    { TSC_17_ENABLEf, 1, 17, 0 },
    { TSC_1_ENABLEf, 1, 1, 0 },
    { TSC_2_ENABLEf, 1, 2, 0 },
    { TSC_3_ENABLEf, 1, 3, 0 },
    { TSC_4_ENABLEf, 1, 4, 0 },
    { TSC_5_ENABLEf, 1, 5, 0 },
    { TSC_6_ENABLEf, 1, 6, 0 },
    { TSC_7_ENABLEf, 1, 7, 0 },
    { TSC_8_ENABLEf, 1, 8, 0 },
    { TSC_9_ENABLEf, 1, 9, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_0r_fields[] = {
    { CH0_MDELf, 1, 10, 0 },
    { CH0_MDIVf, 9, 0, SOCF_LE },
    { ENABLEB_CH0f, 1, 11, 0 },
    { HOLD_CH0f, 1, 12, 0 },
    { PWRON_LDO_CML2CMOS_AONf, 1, 31, 0 },
    { PWRON_LDO_DCORE_AONf, 1, 29, 0 },
    { PWRON_LDO_POSTDIV_AONf, 1, 30, 0 },
    { SSC_STEPf, 16, 13, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, 0 },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 1, 30, SOCF_RES },
    { CH0_MDIVf, 8, 22, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 31, SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE },
    { CH0_MDIVf, 8, 21, SOCF_LE },
    { HOLD_CH0f, 1, 16, 0 },
    { LOAD_EN_CH0f, 1, 17, 0 },
    { PDIVf, 3, 18, SOCF_LE },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3_BCM56560_A0r_fields[] = {
    { CH0_CLK_ENABLEBf, 1, 30, SOCF_RES },
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 31, SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3_BCM56860_A0r_fields[] = {
    { CH0_MDELf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { PDIVf, 4, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_4_BCM53400_A0r_fields[] = {
    { FREF_SELf, 1, 18, 0 },
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { LDOf, 2, 16, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, 0 },
    { RSVDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 22, 0 },
    { TESTOUT_SELf, 3, 19, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_4_BCM53570_A0r_fields[] = {
    { FREF_SELf, 1, 18, 0 },
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { LDOf, 2, 16, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, 0 },
    { RSVDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 22, 0 },
    { TESTOUT_SELf, 3, 19, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_TS_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_LOCK_LOSTf, 1, 30, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 30, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_UC_TAP_CONTROLr_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE },
    { ENABLEf, 1, 1, 0 },
    { RESET_Nf, 1, 0, 0 },
    { WRITEf, 1, 2, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE },
    { ENABLEf, 1, 1, 0 },
    { RESET_Nf, 1, 0, 0 },
    { WRITEf, 1, 2, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UC_TAP_CONTROL_BCM56860_A0r_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE|SOCF_RES },
    { ENABLEf, 1, 1, SOCF_RES },
    { RESET_Nf, 1, 0, SOCF_RES },
    { WRITEf, 1, 2, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UC_TAP_READ_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UC_TAP_WRITE_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UC_TAP_WRITE_DATA_BCM56860_A0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_CTRL_0r_fields[] = {
    { ATE_TEST_ENf, 1, 2, 0 },
    { NUM_NO_DEVf, 5, 3, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 0, 0 },
    { STARTf, 1, 1, 0 },
    { UPI_NUM_PC_CORNER_CLKSf, 5, 21, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_DEVf, 5, 8, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_VT_CLKSf, 5, 26, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_WAIT_CLKSf, 8, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_CTRL_1r_fields[] = {
    { UPI_FSM_3RD_ENB_WAITf, 5, 10, SOCF_LE|SOCF_RES },
    { UPI_FSM_4TH_ENB_WAITf, 5, 15, SOCF_LE|SOCF_RES },
    { UPI_FSM_ENB_FIRST_POS2POS_WAITf, 5, 5, SOCF_LE },
    { UPI_FSM_PCM_FIRST_WAITf, 5, 20, SOCF_LE|SOCF_RES },
    { UPI_FSM_SW_EN_WAITf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_CTRL_0_BCM56560_A0r_fields[] = {
    { ATE_TEST_ENf, 1, 2, 0 },
    { NUM_NO_DEVf, 5, 3, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 0, 0 },
    { STARTf, 1, 1, 0 },
    { UPI_NUM_PC_CORNER_CLKSf, 5, 21, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_DEVf, 5, 8, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_VT_CLKSf, 5, 26, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_WAIT_CLKSf, 8, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_CTRL_0_BCM56860_A0r_fields[] = {
    { ATE_TEST_ENf, 1, 2, 0 },
    { NUM_NO_DEVf, 5, 3, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 0, 0 },
    { STARTf, 1, 1, 0 },
    { UPI_NUM_PC_CORNER_CLKSf, 5, 21, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_DEVf, 5, 8, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_VT_CLKSf, 5, 26, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_WAIT_CLKSf, 8, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_CTRL_0_BCM56970_A0r_fields[] = {
    { ATE_TEST_ENf, 1, 2, 0 },
    { NUM_RO_DEVf, 5, 3, SOCF_LE|SOCF_RES },
    { RESETBf, 1, 0, 0 },
    { STARTf, 1, 1, 0 },
    { UPI_NUM_PC_CORNER_CLKSf, 5, 21, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_DEVf, 5, 8, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_VT_CLKSf, 5, 26, SOCF_LE|SOCF_RES },
    { UPI_NUM_PC_WAIT_CLKSf, 8, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_CTRL_1_BCM56860_A0r_fields[] = {
    { UPI_FSM_3RD_ENB_WAITf, 5, 10, SOCF_LE|SOCF_RES },
    { UPI_FSM_4TH_ENB_WAITf, 5, 15, SOCF_LE|SOCF_RES },
    { UPI_FSM_ENB_FIRST_POS2POS_WAITf, 5, 5, SOCF_LE },
    { UPI_FSM_PCM_FIRST_WAITf, 5, 20, SOCF_LE|SOCF_RES },
    { UPI_FSM_SW_EN_WAITf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_CTRL_1_BCM56970_A0r_fields[] = {
    { UPI_FSM_3RD_ENB_WAITf, 5, 10, SOCF_LE|SOCF_RES },
    { UPI_FSM_4TH_ENB_WAITf, 5, 15, SOCF_LE|SOCF_RES },
    { UPI_FSM_ENB_FIRST_POS2POS_WAITf, 5, 5, SOCF_LE },
    { UPI_FSM_PCM_FIRST_WAITf, 5, 20, SOCF_LE|SOCF_RES },
    { UPI_FSM_SW_EN_WAITf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { PCM_HALF_VDDf, 10, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_1r_fields[] = {
    { ICID_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_2r_fields[] = {
    { ICID_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_3r_fields[] = {
    { ICID_95_64f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_4r_fields[] = {
    { ICID_127_96f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_5r_fields[] = {
    { ICID_159_128f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_6r_fields[] = {
    { ICID_191_160f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_7r_fields[] = {
    { ICID_223_192f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_8r_fields[] = {
    { ICID_255_224f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_9r_fields[] = {
    { PCM_SVT_NMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_UHVT_NMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_ULVT_NMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_10r_fields[] = {
    { PCM_SVT_PMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_UHVT_PMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_ULVT_PMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_11r_fields[] = {
    { RO_SVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_UHVT_CMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_12r_fields[] = {
    { RO_SVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO },
    { RO_ULVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_13r_fields[] = {
    { RO_UHVT_NMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_ULVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_UPI_STATUS_14r_fields[] = {
    { RO_SVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_UHVT_PMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_15r_fields[] = {
    { RO_IO_CMOSf, 16, 16, SOCF_LE|SOCF_RO },
    { RO_ULVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_16r_fields[] = {
    { RO_IO_NMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_IO_PMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_17r_fields[] = {
    { RO_LVT_PMOSf, 16, 16, SOCF_LE|SOCF_RO },
    { RO_SRAM_NMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_18r_fields[] = {
    { RO_SRAM_PMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_SVT_LL_PMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_19r_fields[] = {
    { RO_IO_LL_PMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_LVT_CMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_20r_fields[] = {
    { RO_IO_PLDMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_21r_fields[] = {
    { PCM_SVT_NLDMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_SVT_PLDMOSf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_0_BCM56860_A0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { PCM_HALF_VDDf, 10, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_0_BCM56970_A0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { PCM_HALF_VDDf, 10, 1, SOCF_LE|SOCF_RO },
    { PCM_HVT_NMOSf, 10, 21, SOCF_LE|SOCF_RO },
    { PCM_LVT_PMOSf, 10, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_10_BCM56860_A0r_fields[] = {
    { PCM_SVT_PMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_UHVT_PMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_ULVT_PMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_10_BCM56970_A0r_fields[] = {
    { PCM_HVT_PMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_SVT_PMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_ULVT_PMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_11_BCM56560_A0r_fields[] = {
    { RO_SVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_UHVT_CMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_11_BCM56860_A0r_fields[] = {
    { RO_SVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_UHVT_CMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_11_BCM56970_A0r_fields[] = {
    { RO_LVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO },
    { RO_SVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_12_BCM56560_A0r_fields[] = {
    { RO_SVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_12_BCM56860_A0r_fields[] = {
    { RO_SVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_CMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_13_BCM56560_A0r_fields[] = {
    { RO_UHVT_NMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_13_BCM56860_A0r_fields[] = {
    { RO_UHVT_NMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_NMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_13_BCM56970_A0r_fields[] = {
    { RO_IO_NLDMOSf, 16, 16, SOCF_LE|SOCF_RO },
    { RO_ULVT_NMOSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_14_BCM56560_A0r_fields[] = {
    { RO_SVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_UHVT_PMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_14_BCM56860_A0r_fields[] = {
    { RO_SVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_UHVT_PMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_14_BCM56970_A0r_fields[] = {
    { RO_SVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO },
    { RO_ULVT_RC_CMOSf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_15_BCM56560_A0r_fields[] = {
    { RO_IO_CMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_15_BCM56860_A0r_fields[] = {
    { RO_IO_CMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_ULVT_PMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOP_UPI_STATUS_16_BCM56560_A0r_fields[] = {
    { RO_IO_NMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_IO_PMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_16_BCM56860_A0r_fields[] = {
    { RO_IO_NMOSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RO_IO_PMOSf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_1_BCM56860_A0r_fields[] = {
    { ICID_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_2_BCM56860_A0r_fields[] = {
    { ICID_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_3_BCM56860_A0r_fields[] = {
    { ICID_95_64f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_4_BCM56860_A0r_fields[] = {
    { ICID_127_96f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_5_BCM56860_A0r_fields[] = {
    { ICID_159_128f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_6_BCM56860_A0r_fields[] = {
    { ICID_191_160f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_7_BCM56860_A0r_fields[] = {
    { ICID_223_192f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_8_BCM56860_A0r_fields[] = {
    { ICID_255_224f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_UPI_STATUS_9_BCM56860_A0r_fields[] = {
    { PCM_SVT_NMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_UHVT_NMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_ULVT_NMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_UPI_STATUS_9_BCM56970_A0r_fields[] = {
    { PCM_LVT_NMOSf, 10, 10, SOCF_LE|SOCF_RO },
    { PCM_SVT_NMOSf, 10, 0, SOCF_LE|SOCF_RO },
    { PCM_ULVT_NMOSf, 10, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { XG0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { XG0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { XG1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { XG1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_1r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_2r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_3r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_5r_fields[] = {
    { NDIV_FRACf, 20, 0, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_6r_fields[] = {
    { CH0_MDELf, 1, 8, 0 },
    { CH2_MDELf, 1, 9, 0 },
    { CH2_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDELf, 1, 10, 0 },
    { CH4_MDELf, 1, 11, 0 },
    { CH5_MDELf, 1, 12, 0 },
    { HOLD_CHf, 6, 13, SOCF_LE },
    { PDIVf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_7r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MISC_CTRLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_8r_fields[] = {
    { CH1_MDELf, 1, 24, 0 },
    { CH1_MDIVf, 8, 16, SOCF_LE },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_1_BCM56260_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_2_BCM56450_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { PDIV_FOR_50M_REFCLKf, 3, 25, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_3_BCM56450_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 20, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 21, 0 },
    { CH2_CLK_ENABLEf, 1, 22, 0 },
    { CH3_CLK_ENABLEf, 1, 23, 0 },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_CLK_ENABLEf, 1, 24, 0 },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_CLK_ENABLEf, 1, 25, 0 },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4_BCM56260_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 0, 0 },
    { CH1_CLK_ENABLEf, 1, 1, 0 },
    { CH2_CLK_ENABLEf, 1, 2, 0 },
    { CH3_CLK_ENABLEf, 1, 3, 0 },
    { CH4_CLK_ENABLEf, 1, 4, 0 },
    { CH5_CLK_ENABLEf, 1, 5, 0 },
    { CPf, 2, 8, SOCF_LE },
    { CP1f, 2, 6, SOCF_LE },
    { CZf, 2, 10, SOCF_LE },
    { HOLD_CH_ALLf, 1, 30, 0 },
    { ICPf, 6, 12, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE },
    { RZf, 5, 21, SOCF_LE },
    { VCO_GAINf, 4, 26, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4_BCM56260_B0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 0, 0 },
    { CH1_CLK_ENABLEf, 1, 1, 0 },
    { CH2_CLK_ENABLEf, 1, 2, 0 },
    { CH3_CLK_ENABLEf, 1, 3, 0 },
    { CH4_CLK_ENABLEf, 1, 4, 0 },
    { CH5_CLK_ENABLEf, 1, 5, 0 },
    { CPf, 2, 8, SOCF_LE },
    { CP1f, 2, 6, SOCF_LE },
    { CZf, 2, 10, SOCF_LE },
    { HOLD_CH_ALLf, 1, 30, 0 },
    { ICPf, 6, 12, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE },
    { RZf, 5, 21, SOCF_LE },
    { VCO_GAINf, 4, 26, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4_BCM56270_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 0, 0 },
    { CH1_CLK_ENABLEf, 1, 1, 0 },
    { CH2_CLK_ENABLEf, 1, 2, 0 },
    { CH3_CLK_ENABLEf, 1, 3, 0 },
    { CH4_CLK_ENABLEf, 1, 4, 0 },
    { CH5_CLK_ENABLEf, 1, 5, 0 },
    { CPf, 2, 8, SOCF_LE },
    { CP1f, 2, 6, SOCF_LE },
    { CZf, 2, 10, SOCF_LE },
    { HOLD_CH_ALLf, 1, 30, 0 },
    { ICPf, 6, 12, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE },
    { RZf, 5, 21, SOCF_LE },
    { VCO_GAINf, 4, 26, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4_BCM56450_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_5_BCM56450_A0r_fields[] = {
    { CH2_MDELf, 3, 28, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RSVDf, 20, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_6_BCM56270_A0r_fields[] = {
    { CH0_MDELf, 1, 8, 0 },
    { CH2_MDELf, 1, 9, 0 },
    { CH2_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDELf, 1, 10, 0 },
    { CH4_MDELf, 1, 11, 0 },
    { CH5_MDELf, 1, 12, 0 },
    { HOLD_CHf, 6, 13, SOCF_LE },
    { PDIVf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_8_BCM56270_A0r_fields[] = {
    { CH1_MDELf, 1, 24, 0 },
    { CH1_MDIVf, 8, 16, SOCF_LE },
    { ISO_INf, 1, 26, 0 },
    { PWRON_LDOf, 1, 25, 0 },
    { PWR_ONf, 1, 27, 0 },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_STATUSr_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS0_PLL_STATUS_BCM56260_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS0_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_1r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_3r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 20, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 21, 0 },
    { CH2_CLK_ENABLEf, 1, 22, 0 },
    { CH3_CLK_ENABLEf, 1, 23, 0 },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_CLK_ENABLEf, 1, 24, 0 },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_CLK_ENABLEf, 1, 25, 0 },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_4r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 0, 0 },
    { CH1_CLK_ENABLEf, 1, 1, 0 },
    { CH2_CLK_ENABLEf, 1, 2, 0 },
    { CH3_CLK_ENABLEf, 1, 3, 0 },
    { CH4_CLK_ENABLEf, 1, 4, 0 },
    { CH5_CLK_ENABLEf, 1, 5, 0 },
    { CPf, 2, 8, SOCF_LE },
    { CP1f, 2, 6, SOCF_LE },
    { CZf, 2, 10, SOCF_LE },
    { HOLD_CH_ALLf, 1, 30, 0 },
    { ICPf, 6, 12, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE },
    { RZf, 5, 21, SOCF_LE },
    { VCO_GAINf, 4, 26, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_6r_fields[] = {
    { CH0_MDELf, 1, 8, 0 },
    { CH2_MDELf, 1, 9, 0 },
    { CH2_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDELf, 1, 10, 0 },
    { CH4_MDELf, 1, 11, 0 },
    { CH5_MDELf, 1, 12, 0 },
    { HOLD_CHf, 6, 13, SOCF_LE },
    { PDIVf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_1_BCM56260_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_4_BCM56260_B0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 0, 0 },
    { CH1_CLK_ENABLEf, 1, 1, 0 },
    { CH2_CLK_ENABLEf, 1, 2, 0 },
    { CH3_CLK_ENABLEf, 1, 3, 0 },
    { CH4_CLK_ENABLEf, 1, 4, 0 },
    { CH5_CLK_ENABLEf, 1, 5, 0 },
    { CPf, 2, 8, SOCF_LE },
    { CP1f, 2, 6, SOCF_LE },
    { CZf, 2, 10, SOCF_LE },
    { HOLD_CH_ALLf, 1, 30, 0 },
    { ICPf, 6, 12, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE },
    { RZf, 5, 21, SOCF_LE },
    { VCO_GAINf, 4, 26, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_STATUSr_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL1_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL1_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_STATUS_BCM56260_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL1_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL1_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS1_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL1_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL1_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XGXS_MDIO_CONFIG_0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE|SOCF_RES },
    { MD_DEVADf, 5, 8, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, SOCF_RES },
    { RSVD_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, SOCF_RES },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_5r_fields[] = {
    { ISO_INf, 1, 23, SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_6r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE|SOCF_RES },
    { MISC_CTRLf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_7r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_8r_fields[] = {
    { PLL_FBDIV_1f, 16, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_9r_fields[] = {
    { AUTO_CNFG_DSBLf, 8, 2, SOCF_LE },
    { SSC_DOWNSPREADf, 1, 1, 0 },
    { SSC_MODEf, 1, 0, 0 },
    { SSC_STEPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_10r_fields[] = {
    { SSC_LIMITf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_11r_fields[] = {
    { BYPASS_DACf, 9, 14, SOCF_LE },
    { BYPASS_MODEf, 1, 23, 0 },
    { CODE_VCOCALf, 2, 6, SOCF_LE },
    { DITH_ENf, 1, 11, 0 },
    { DITH_ORDERf, 2, 12, SOCF_LE },
    { ICP_BLEEDf, 5, 0, SOCF_LE },
    { MASH11_MODEf, 1, 9, 0 },
    { PQ_MODEf, 1, 10, 0 },
    { STAT_MODEf, 2, 26, SOCF_LE },
    { STAT_RESETf, 1, 24, 0 },
    { STAT_SELECTf, 3, 28, SOCF_LE },
    { STAT_UPDATEf, 1, 25, 0 },
    { VCO_FB_DIV2f, 1, 8, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_12r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_13r_fields[] = {
    { PLL_CTRLf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM53570_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56150_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56160_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56340_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56560_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES },
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56860_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56960_A0r_fields[] = {
    { CH0_MDELf, 1, 8, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 1, 17, SOCF_RES },
    { CH5_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 18, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56970_A0r_fields[] = {
    { FREFEFF_INFOf, 8, 4, SOCF_LE },
    { HOLD_ALLf, 1, 28, 0 },
    { HOLD_DELAYf, 3, 21, SOCF_LE },
    { ISO_INf, 1, 0, 0 },
    { LOCK_CNTf, 3, 16, SOCF_LE },
    { LOCK_LOST_CLRf, 1, 19, 0 },
    { NOREF_CHK_ENBf, 1, 20, 0 },
    { POST_RSTB_SELf, 2, 12, SOCF_LE },
    { PWR_ONf, 1, 1, 0 },
    { PWR_ON_LDOf, 1, 2, 0 },
    { RATE_MNGR_MODEf, 1, 24, 0 },
    { VC_OVERRIDEf, 1, 3, 0 },
    { WDT_CNTf, 2, 25, SOCF_LE },
    { WDT_ENBf, 1, 27, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1_BCM56560_A0r_fields[] = {
    { CPf, 2, 8, SOCF_LE|SOCF_RES },
    { CP1f, 2, 6, SOCF_LE|SOCF_RES },
    { CZf, 2, 10, SOCF_LE|SOCF_RES },
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { HOLD_CH_ALLf, 1, 30, SOCF_RES },
    { ICPf, 6, 12, SOCF_LE|SOCF_RES },
    { POWER_ON_LDOf, 1, 31, SOCF_RES },
    { RPf, 3, 18, SOCF_LE|SOCF_RES },
    { RZf, 5, 21, SOCF_LE|SOCF_RES },
    { VCO_GAINf, 4, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1_BCM56860_A0r_fields[] = {
    { CH_HOLD_ALLf, 1, 6, SOCF_RES },
    { FB_PHASE_ENf, 1, 22, SOCF_RES },
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { ISO_INf, 1, 23, SOCF_RES },
    { KIf, 3, 7, SOCF_LE|SOCF_RES },
    { KPf, 4, 10, SOCF_LE|SOCF_RES },
    { KPPf, 4, 14, SOCF_LE|SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 24, SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1_BCM56960_A0r_fields[] = {
    { CH1_MDELf, 1, 29, SOCF_RES },
    { CH1_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { CH_HOLD_ALLf, 1, 17, SOCF_RES },
    { FB_PHASE_ENf, 1, 18, SOCF_RES },
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { ISO_INf, 1, 20, SOCF_RES },
    { KIf, 3, 6, SOCF_LE|SOCF_RES },
    { KPf, 4, 9, SOCF_LE|SOCF_RES },
    { KPPf, 4, 13, SOCF_LE|SOCF_RES },
    { PWRON_LDOf, 1, 19, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1_BCM56970_A0r_fields[] = {
    { CH0_MDELf, 1, 23, 0 },
    { CH0_MDIVf, 9, 14, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { PDIVf, 4, 10, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56160_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56560_A0r_fields[] = {
    { BYP_EN_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { CH0_CLK_ENABLEBf, 1, 11, SOCF_RES },
    { CH0_MDELf, 1, 10, SOCF_RES },
    { CH4_CLK_ENABLEBf, 1, 14, SOCF_RES },
    { CH4_MDELf, 1, 12, SOCF_RES },
    { CH5_CLK_ENABLEBf, 1, 15, SOCF_RES },
    { CH5_MDELf, 1, 13, SOCF_RES },
    { PDIVf, 4, 6, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56860_A0r_fields[] = {
    { BYP_EN_CHf, 6, 14, SOCF_LE|SOCF_RES },
    { CH0_MDELf, 1, 10, SOCF_RES },
    { CH1_MDELf, 1, 11, SOCF_RES },
    { CH4_MDELf, 1, 12, SOCF_RES },
    { CH5_MDELf, 1, 13, SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56960_A0r_fields[] = {
    { CH2_MDELf, 1, 8, SOCF_RES },
    { CH2_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 1, 17, SOCF_RES },
    { CH3_MDIVf, 8, 9, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 1, 26, SOCF_RES },
    { CH4_MDIVf, 8, 18, SOCF_LE|SOCF_RES },
    { RSVD_0f, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56970_A0r_fields[] = {
    { NDIV_FRACf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3_BCM56150_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3_BCM56560_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE|SOCF_RES },
    { CODE_VCOCALf, 2, 15, SOCF_LE|SOCF_RES },
    { ENA_VCO_CLKf, 1, 5, SOCF_RES },
    { HOLD_DELAYf, 3, 17, SOCF_LE|SOCF_RES },
    { I_MAXf, 1, 31, SOCF_RES },
    { MANUAL_VCO_TUNING_ENABLEf, 1, 20, SOCF_RES },
    { MASH11_MODEf, 1, 13, SOCF_RES },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE|SOCF_RES },
    { RATE_MANAGER_MODEf, 1, 14, SOCF_RES },
    { REFCML_BUF_BIASf, 2, 7, SOCF_LE|SOCF_RES },
    { REFCML_BUF_SUPPLY_MODEf, 1, 9, SOCF_RES },
    { VCO_CONT_ENf, 1, 6, SOCF_RES },
    { VCO_CURf, 3, 2, SOCF_LE|SOCF_RES },
    { VC_HIGHf, 1, 10, SOCF_RES },
    { VC_LOWf, 1, 11, SOCF_RES },
    { VC_RANGE_ENf, 1, 12, SOCF_RES },
    { WDT_DISABLEf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3_BCM56860_A0r_fields[] = {
    { BYPASS_FINEf, 1, 17, SOCF_RES },
    { DCO_BYPASSf, 16, 0, SOCF_LE|SOCF_RES },
    { DCO_BYPASS_ENABLEf, 1, 16, SOCF_RES },
    { DIV4_DIV2Bf, 1, 28, SOCF_RES },
    { LC_BOOSTf, 1, 27, SOCF_RES },
    { MUX_OUT_SELf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 18, SOCF_RES },
    { STAT_SELECTf, 3, 19, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 24, SOCF_RES },
    { T2DCLK_ENf, 1, 25, SOCF_RES },
    { T2DCLK_SELf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3_BCM56970_A0r_fields[] = {
    { CH2_MDELf, 1, 29, 0 },
    { CH2_MDIVf, 9, 20, SOCF_LE },
    { CH4_MDELf, 1, 9, 0 },
    { CH4_MDIVf, 9, 0, SOCF_LE },
    { CH5_MDELf, 1, 19, 0 },
    { CH5_MDIVf, 9, 10, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 22, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56340_A0r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56560_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE|SOCF_RES },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE|SOCF_RES },
    { FREQ_DOUBLER_ONf, 1, 13, SOCF_RES },
    { IMINf, 1, 0, SOCF_RES },
    { IMODEf, 1, 1, SOCF_RES },
    { PLL_CTR_HOLD_CNTf, 1, 28, SOCF_RES },
    { POST_RST_SELf, 2, 11, SOCF_LE|SOCF_RES },
    { REFCLK_CML_ENf, 1, 31, SOCF_RES },
    { REFCLK_CML_SELf, 1, 30, SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 6, SOCF_RES },
    { STAT_SELECTf, 3, 7, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 10, SOCF_RES },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56860_A0r_fields[] = {
    { BANG_BANGf, 1, 15, SOCF_RES },
    { BIN_SELf, 4, 16, SOCF_LE|SOCF_RES },
    { CMLBUF0_PWRONf, 1, 1, SOCF_RES },
    { CMLBUF1_PWRONf, 1, 2, SOCF_RES },
    { EN_VCO_CLKf, 1, 0, SOCF_RES },
    { LDO_CTRLf, 6, 7, SOCF_LE|SOCF_RES },
    { MUX_TEST_SELf, 3, 3, SOCF_LE|SOCF_RES },
    { POST_RST_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 13, SOCF_LE|SOCF_RES },
    { RSVDf, 10, 22, SOCF_LE|SOCF_RES },
    { TESTBUF_PWRONf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56960_A0r_fields[] = {
    { BANG_BANGf, 1, 15, SOCF_RES },
    { BIN_SELf, 4, 16, SOCF_LE|SOCF_RES },
    { CMLBUF0_PWRONf, 1, 1, SOCF_RES },
    { CMLBUF1_PWRONf, 1, 2, SOCF_RES },
    { EN_VCO_CLKf, 1, 0, SOCF_RES },
    { LDO_CTRLf, 6, 7, SOCF_LE|SOCF_RES },
    { MUX_TEST_SELf, 3, 3, SOCF_LE|SOCF_RES },
    { POST_RST_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 13, SOCF_LE|SOCF_RES },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { TESTBUF_PWRONf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56970_A0r_fields[] = {
    { CH3_MDELf, 1, 27, 0 },
    { CH3_MDIVf, 9, 18, SOCF_LE },
    { ENABLEB_CHf, 6, 12, SOCF_LE },
    { HOLD_CHf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_5_BCM53570_A0r_fields[] = {
    { CPf, 2, 20, SOCF_LE },
    { CP1f, 2, 22, SOCF_LE },
    { CZf, 2, 18, SOCF_LE },
    { ICPf, 6, 12, SOCF_LE },
    { RPf, 3, 9, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { RZf, 5, 4, SOCF_LE },
    { VCO_GAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_5_BCM56970_A0r_fields[] = {
    { CH1_MDELf, 1, 26, 0 },
    { CH1_MDIVf, 9, 17, SOCF_LE },
    { EN_CTRLf, 8, 0, SOCF_LE },
    { ROUTE_CTRLf, 9, 8, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_6_BCM56160_A0r_fields[] = {
    { LDO_CTRLf, 16, 16, SOCF_LE },
    { MSC_CTRLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_6_BCM56970_A0r_fields[] = {
    { CPf, 3, 4, SOCF_LE },
    { CP1f, 3, 0, SOCF_LE },
    { CZf, 3, 8, SOCF_LE },
    { ICPf, 6, 24, SOCF_LE },
    { RPf, 4, 12, SOCF_LE },
    { RZf, 4, 16, SOCF_LE },
    { VCO_GAINf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_7_BCM53570_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_7_BCM56970_A0r_fields[] = {
    { BG_CTRLf, 20, 0, SOCF_LE },
    { DC_COMP_OPTf, 3, 24, SOCF_LE },
    { STAYS_LOCKEDf, 1, 20, 0 }
};

#endif
#if defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_8_BCM56970_A0r_fields[] = {
    { BUF_CTRLf, 8, 0, SOCF_LE },
    { CP_CTRLf, 8, 8, SOCF_LE },
    { D2C1_CTRLf, 8, 16, SOCF_LE },
    { D2C2_CTRLf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOP_XG_PLL0_STATUSr_fields[] = {
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL0_STATUS_BCM53400_A0r_fields[] = {
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XG_PLL0_STATUS_BCM56560_A0r_fields[] = {
    { RSVD_0f, 19, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields[] = {
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_3r_fields[] = {
    { BYPASS_FINEf, 1, 17, SOCF_RES },
    { DCO_BYPASSf, 16, 0, SOCF_LE|SOCF_RES },
    { DCO_BYPASS_ENABLEf, 1, 16, SOCF_RES },
    { DIV4_DIV2Bf, 1, 28, SOCF_RES },
    { LC_BOOSTf, 1, 27, SOCF_RES },
    { MUX_OUT_SELf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 18, SOCF_RES },
    { STAT_SELECTf, 3, 19, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 24, SOCF_RES },
    { T2DCLK_ENf, 1, 25, SOCF_RES },
    { T2DCLK_SELf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_5r_fields[] = {
    { CPf, 2, 20, SOCF_LE },
    { CP1f, 2, 22, SOCF_LE },
    { CZf, 2, 18, SOCF_LE },
    { ICPf, 6, 12, SOCF_LE },
    { RPf, 3, 9, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { RZf, 5, 4, SOCF_LE },
    { VCO_GAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_7r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0_BCM56150_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_3_BCM53570_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE },
    { BYPASS_MODEf, 1, 20, 0 },
    { CODE_VCOCALf, 2, 15, SOCF_LE },
    { ENA_VCO_CLKf, 1, 5, 0 },
    { HOLD_DELAYf, 3, 17, SOCF_LE },
    { I_MAXf, 1, 31, 0 },
    { MASH11_MODEf, 1, 13, 0 },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE },
    { RATE_MANAGER_MODEf, 1, 14, 0 },
    { REFCML_BUF_BIASf, 2, 7, SOCF_LE },
    { REFCML_BUF_SUPPLY_MODEf, 1, 9, 0 },
    { VCO_CONT_ENf, 1, 6, 0 },
    { VCO_CURf, 3, 2, SOCF_LE },
    { VC_HIGHf, 1, 10, 0 },
    { VC_LOWf, 1, 11, 0 },
    { VC_RANGE_ENf, 1, 12, 0 },
    { WDT_DISABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_7_BCM53570_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_7_BCM56160_A0r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { REFCLK_CML_ENf, 1, 31, 0 },
    { REFCLK_CML_SELf, 1, 30, 0 },
    { RSVDf, 1, 29, SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { KAf, 3, 12, SOCF_LE|SOCF_RES },
    { KIf, 3, 15, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { LOAD_EN_CHf, 6, 6, SOCF_LE|SOCF_RES },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE|SOCF_RES },
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CML_2ED_OUT_ENf, 1, 28, SOCF_RES },
    { CML_BYP_ENf, 1, 21, SOCF_RES },
    { CML_OUTPUT_ENf, 1, 22, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE|SOCF_RES },
    { REFCLKOUTf, 1, 18, SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTOUT2_ENf, 1, 29, SOCF_RES },
    { TESTOUT_ENf, 1, 23, SOCF_RES },
    { VCODIV2f, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_0_BCM56340_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_1_BCM56340_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { KAf, 3, 12, SOCF_LE|SOCF_RES },
    { KIf, 3, 15, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { LOAD_EN_CHf, 6, 6, SOCF_LE|SOCF_RES },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOP_XTAL_CTRLr_fields[] = {
    { D2C_BIASf, 3, 4, SOCF_LE|SOCF_RES },
    { LDO_CTRLf, 4, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TOP_XTAL_CTRL0r_fields[] = {
    { I_CML_CURf, 1, 10, SOCF_RES },
    { I_CML_PD_CHf, 4, 6, SOCF_LE|SOCF_RES },
    { I_CMOS_EN_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { I_LDO_CTRLf, 4, 11, SOCF_LE|SOCF_RES },
    { RSVDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TOP_XTAL_CTRL0_BCM53570_A0r_fields[] = {
    { I_CML_CURf, 1, 10, SOCF_RES },
    { I_CML_PD_CHf, 4, 6, SOCF_LE|SOCF_RES },
    { I_CMOS_EN_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { I_LDO_CTRLf, 4, 11, SOCF_LE|SOCF_RES },
    { RSVDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQEMPTYr_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO },
    { PQf, 1, 10, SOCF_RO },
    { QMf, 1, 9, SOCF_RO },
    { SCf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQEMPTY_64r_fields[] = {
    { QUEUEEMPTY_CPUPURGEQf, 1, 48, SOCF_RO },
    { QUEUEEMPTY_Q23_TO_Q9f, 15, 9, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q24_OR_HGPUGREQf, 1, 24, SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q25f, 7, 25, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q8_OR_GEPUGREQf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQEMPTY_64_BCM56634_A0r_fields[] = {
    { QUEUEEMPTY_Q23_TO_Q8f, 16, 8, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q24f, 8, 24, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE|SOCF_RO },
    { PGQUEUESTATf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ACTIVATEQr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64r_fields[] = {
    { ACTIVATEQf, 49, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64_BCM56634_A0r_fields[] = {
    { ACTIVATEQf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE },
    { PGQUEUESTATf, 1, 10, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_BW_LIMITING_MIDPKT_ENr_fields[] = {
    { MIDPKT_SHAPE_ENf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_BW_LIMITING_MIDPKT_EN0r_fields[] = {
    { MIDPKT_SHAPE_EN_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_BW_LIMITING_MIDPKT_EN1r_fields[] = {
    { MIDPKT_SHAPE_EN_41_32f, 10, 0, SOCF_LE },
    { MIDPKT_SHAPE_MODEf, 1, 10, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLHDRERRPTRr_fields[] = {
    { CHERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CELLHDRERRPTR_BCM56624_A0r_fields[] = {
    { CHERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTRr_fields[] = {
    { CLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56624_A0r_fields[] = {
    { CLERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56640_A0r_fields[] = {
    { CELLERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56840_A0r_fields[] = {
    { CELLERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_CONFIGr_fields[] = {
    { HG_GE_PORTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_CONFIG_64r_fields[] = {
    { HG_GE_PORTf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_CONFIG_BCM56334_A0r_fields[] = {
    { HG_GE_PORTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CONFIG_BCM56624_A0r_fields[] = {
    { HG_GE_PORTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CONFIG_BCM56820_A0r_fields[] = {
    { HG_GE_PORTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_COS_SWITCH_STATUSr_fields[] = {
    { ACTIVE_COSf, 4, 0, SOCF_LE|SOCF_RO },
    { ERR_PORTf, 5, 8, SOCF_LE|SOCF_RO },
    { NEW_COSf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_CPQLINKERRPTRr_fields[] = {
    { CPQERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_DEBUG_EXT_PQE_WATERMARKr_fields[] = {
    { WATERMARKf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56260_A0r_fields[] = {
    { WATERMARKf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56450_A0r_fields[] = {
    { WATERMARKf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_DEBUG_INT_PQE_WATERMARKr_fields[] = {
    { WATERMARKf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56260_A0r_fields[] = {
    { WATERMARKf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56450_A0r_fields[] = {
    { WATERMARKf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_DEBUG_PQE_CREDITr_fields[] = {
    { LEVELf, 9, 9, SOCF_LE|SOCF_RO },
    { WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_DEBUG_PQE_CREDIT_BCM56260_A0r_fields[] = {
    { LEVELf, 9, 9, SOCF_LE|SOCF_RO },
    { WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_DEBUG_REG1r_fields[] = {
    { MCFP_COUNTf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOQ_DEBUG_REG1_BCM56960_A0r_fields[] = {
    { MCFP_COUNTf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATIONr_fields[] = {
    { DISABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_64r_fields[] = {
    { DISABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r_fields[] = {
    { DISABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ECC_DEBUGr_fields[] = {
    { IPMC_VLAN_TBL_ENABLE_ECCf, 1, 2, 0 },
    { IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56260_A0r_fields[] = {
    { EOPE_TBL_ENABLE_ECCf, 1, 16, 0 },
    { EOPE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { PORT_STATE_ENABLE_ECCf, 1, 6, 0 },
    { PORT_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { REPL_GRP_TBL_ENABLE_ECCf, 1, 10, 0 },
    { REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { REPL_HEAD_TBL_ENABLE_ECCf, 1, 8, 0 },
    { REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { REPL_LIST_TBL_ENABLE_ECCf, 1, 2, 0 },
    { REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { REPL_MAP_TBL_ENABLE_ECCf, 1, 14, 0 },
    { REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { REPL_STATE_TBL_ENABLE_ECCf, 1, 12, 0 },
    { REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56270_A0r_fields[] = {
    { PORT_STATE_ENABLE_ECCf, 1, 6, 0 },
    { PORT_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { REPL_GRP_TBL_ENABLE_ECCf, 1, 10, 0 },
    { REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { REPL_HEAD_TBL_ENABLE_ECCf, 1, 8, 0 },
    { REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { REPL_LIST_TBL_ENABLE_ECCf, 1, 2, 0 },
    { REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { REPL_MAP_TBL_ENABLE_ECCf, 1, 14, 0 },
    { REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { REPL_STATE_TBL_ENABLE_ECCf, 1, 12, 0 },
    { REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56440_B0r_fields[] = {
    { IPMC_GRP_TBL_ENABLE_ECCf, 1, 6, 0 },
    { IPMC_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { IPMC_VLAN_TBL_ENABLE_ECCf, 1, 2, 0 },
    { IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { EOPE_TBL_ENABLE_ECCf, 1, 16, 0 },
    { EOPE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { PORT_STATE_ENABLE_ECCf, 1, 6, 0 },
    { PORT_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { QPACK_MODE_TBL_ENABLE_ECCf, 1, 18, 0 },
    { QPACK_MODE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { REPL_GRP_TBL_ENABLE_ECCf, 1, 10, 0 },
    { REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { REPL_HEAD_TBL_ENABLE_ECCf, 1, 8, 0 },
    { REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { REPL_LIST_TBL_ENABLE_ECCf, 1, 2, 0 },
    { REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { REPL_MAP_TBL_ENABLE_ECCf, 1, 14, 0 },
    { REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { REPL_STATE_TBL_ENABLE_ECCf, 1, 12, 0 },
    { REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EG_CREDITr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_EG_CREDIT_BCM56260_A0r_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_EG_CREDIT_BCM56450_A0r_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_EMPTY_DEQ_STATUSr_fields[] = {
    { ERR_COSf, 4, 0, SOCF_LE|SOCF_RO },
    { ERR_PORTf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ENQIPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_EP_BP_STATUSr_fields[] = {
    { P0_EP_BP_DETECTf, 1, 0, SOCF_W1TC },
    { P10_EP_BP_DETECTf, 1, 10, SOCF_W1TC },
    { P11_EP_BP_DETECTf, 1, 11, SOCF_W1TC },
    { P12_EP_BP_DETECTf, 1, 12, SOCF_W1TC },
    { P13_EP_BP_DETECTf, 1, 13, SOCF_W1TC },
    { P14_EP_BP_DETECTf, 1, 14, SOCF_W1TC },
    { P15_EP_BP_DETECTf, 1, 15, SOCF_W1TC },
    { P16_EP_BP_DETECTf, 1, 16, SOCF_W1TC },
    { P1_EP_BP_DETECTf, 1, 1, SOCF_W1TC },
    { P2_EP_BP_DETECTf, 1, 2, SOCF_W1TC },
    { P3_EP_BP_DETECTf, 1, 3, SOCF_W1TC },
    { P4_EP_BP_DETECTf, 1, 4, SOCF_W1TC },
    { P5_EP_BP_DETECTf, 1, 5, SOCF_W1TC },
    { P6_EP_BP_DETECTf, 1, 6, SOCF_W1TC },
    { P7_EP_BP_DETECTf, 1, 7, SOCF_W1TC },
    { P8_EP_BP_DETECTf, 1, 8, SOCF_W1TC },
    { P9_EP_BP_DETECTf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_ERRINTRr_fields[] = {
    { IGPERR0f, 1, 21, 0 },
    { IGPERR1f, 1, 22, 0 },
    { IVPERR0f, 1, 23, 0 },
    { IVPERR1f, 1, 24, 0 },
    { PLEERRf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_ERRINTR0r_fields[] = {
    { PLEERRf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ERRINTR1r_fields[] = {
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IGPERR7f, 1, 7, 0 },
    { IGPERR8f, 1, 8, 0 },
    { IVPERR0f, 1, 9, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ERRINTR0_64r_fields[] = {
    { PLEERRf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ERRINTR0_64_BCM56634_A0r_fields[] = {
    { PLEERRf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_ERRINTR1_BCM56334_A0r_fields[] = {
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IVPERR0f, 1, 9, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_ERRINTR_BCM56640_A0r_fields[] = {
    { CELLERRf, 1, 0, 0 },
    { MCFIFOERRf, 1, 5, 0 },
    { PKTLERRf, 1, 1, 0 },
    { REPLHEADERRf, 1, 4, 0 },
    { UCQDBERRf, 1, 3, 0 },
    { WAMULERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_ERRINTR_BCM56840_A0r_fields[] = {
    { CELLERRf, 1, 0, 0 },
    { CPQLERRf, 1, 2, 0 },
    { PKTLERRf, 1, 1, 0 },
    { UCQRPERRf, 1, 4, 0 },
    { UCQWPERRf, 1, 3, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ERRORr_fields[] = {
    { COS_SWITCH_ERRORf, 1, 0, SOCF_W1TC },
    { EMPTY_DEQ_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_ERROR1r_fields[] = {
    { EOPE_TBL_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { EOPE_TBL_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { PORT_STATE_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_STATE_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { QPACK_MODE_TBL_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { QPACK_MODE_TBL_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { REPL_GRP_TBL_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { REPL_GRP_TBL_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { REPL_HEAD_TBL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { REPL_HEAD_TBL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { REPL_LIST_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { REPL_LIST_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_MAP_TBL_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { REPL_MAP_TBL_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { REPL_STATE_TBL_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { REPL_STATE_TBL_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_ERROR2r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 4, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 8, SOCF_W1TC },
    { PQE_CREDIT_OVERFLOWf, 1, 11, SOCF_W1TC },
    { PQE_CREDIT_UNDERRUNf, 1, 12, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 9, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 10, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 3, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_HEAD_WRAPf, 1, 13, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 1, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 6, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_ERROR1_BCM56260_A0r_fields[] = {
    { EOPE_TBL_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { EOPE_TBL_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { PORT_STATE_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_STATE_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { REPL_GRP_TBL_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { REPL_GRP_TBL_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { REPL_HEAD_TBL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { REPL_HEAD_TBL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { REPL_LIST_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { REPL_LIST_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_MAP_TBL_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { REPL_MAP_TBL_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { REPL_STATE_TBL_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { REPL_STATE_TBL_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_ERROR1_BCM56270_A0r_fields[] = {
    { PORT_STATE_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_STATE_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { REPL_GRP_TBL_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { REPL_GRP_TBL_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { REPL_HEAD_TBL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { REPL_HEAD_TBL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { REPL_LIST_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { REPL_LIST_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_MAP_TBL_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { REPL_MAP_TBL_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { REPL_STATE_TBL_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { REPL_STATE_TBL_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_ERROR1_MASKr_fields[] = {
    { EOPE_TBL_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { EOPE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { PORT_STATE_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { PORT_STATE_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { QPACK_MODE_TBL_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { QPACK_MODE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { REPL_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { REPL_LIST_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { REPL_MAP_TBL_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { REPL_STATE_TBL_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_ERROR1_MASK_BCM56260_A0r_fields[] = {
    { EOPE_TBL_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { EOPE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { PORT_STATE_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { PORT_STATE_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { REPL_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { REPL_LIST_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { REPL_MAP_TBL_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { REPL_STATE_TBL_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_ERROR1_MASK_BCM56270_A0r_fields[] = {
    { PORT_STATE_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { PORT_STATE_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { REPL_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { REPL_LIST_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { REPL_MAP_TBL_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { REPL_STATE_TBL_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_ERROR2_BCM56260_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 4, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 8, SOCF_W1TC },
    { PQE_CREDIT_OVERFLOWf, 1, 9, SOCF_W1TC },
    { PQE_CREDIT_UNDERRUNf, 1, 10, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 3, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_HEAD_WRAPf, 1, 11, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 1, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 6, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_ERROR2_MASKr_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 4, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 8, 0 },
    { PQE_CREDIT_OVERFLOW_DISINTf, 1, 11, 0 },
    { PQE_CREDIT_UNDERRUN_DISINTf, 1, 12, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 9, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 10, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 3, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 2, 0 },
    { REPL_HEAD_WRAP_DISINTf, 1, 13, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 1, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 6, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_ERROR2_MASK_BCM56260_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 4, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 8, 0 },
    { PQE_CREDIT_OVERFLOW_DISINTf, 1, 9, 0 },
    { PQE_CREDIT_UNDERRUN_DISINTf, 1, 10, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 3, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 2, 0 },
    { REPL_HEAD_WRAP_DISINTf, 1, 11, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 1, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 6, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ERROR_BCM56440_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 10, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 14, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { IPMC_VLAN_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 15, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 16, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 9, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 8, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 7, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 12, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 11, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ERROR_BCM56440_B0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 10, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 14, SOCF_W1TC },
    { IPMC_GRP_TBL_CORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { IPMC_GRP_TBL_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { IPMC_VLAN_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 15, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 16, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 9, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 8, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 7, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 12, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 11, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ERROR_MASKr_fields[] = {
    { COS_SWITCH_ERROR_DISINTf, 1, 0, 0 },
    { EMPTY_DEQ_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ERROR_MASK_BCM56440_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 10, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 14, 0 },
    { IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 15, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 16, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 9, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 8, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 7, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 12, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 11, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ERROR_MASK_BCM56440_B0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 10, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 14, 0 },
    { IPMC_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 18, SOCF_W1TC },
    { IPMC_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 17, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 15, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 16, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 9, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 8, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 7, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 12, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 11, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_MAP_TABLEr_fields[] = {
    { GBL_GUARENTEE_BW_LIMITf, 11, 18, SOCF_LE },
    { RD_PHASEf, 9, 0, SOCF_LE },
    { WR_PHASEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56260_A0r_fields[] = {
    { GBL_GUARENTEE_BW_LIMITf, 11, 18, SOCF_LE },
    { RD_PHASEf, 9, 0, SOCF_LE },
    { WR_PHASEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56450_A0r_fields[] = {
    { GBL_GUARENTEE_BW_LIMITf, 11, 18, SOCF_LE },
    { RD_PHASEf, 9, 0, SOCF_LE },
    { WR_PHASEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_TIMER_CFGr_fields[] = {
    { BW_PREF_HOLD_TIMERf, 8, 8, SOCF_LE },
    { BW_PREF_LIMIT_TIMERf, 8, 0, SOCF_LE },
    { MIDPKT_SHAPE_ENABLEf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56260_A0r_fields[] = {
    { BW_PREF_HOLD_TIMERf, 8, 8, SOCF_LE },
    { BW_PREF_LIMIT_TIMERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56450_A0r_fields[] = {
    { BW_PREF_HOLD_TIMERf, 8, 8, SOCF_LE },
    { BW_PREF_LIMIT_TIMERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_FAST_FLUSHr_fields[] = {
    { ENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_FATALr_fields[] = {
    { MCFP_UF_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOQ_FATAL_BCM56960_A0r_fields[] = {
    { MCFP_UF_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_FLUSH0r_fields[] = {
    { FLUSH_ACTIVEf, 1, 30, SOCF_RWBW },
    { FLUSH_EXTERNALf, 1, 28, 0 },
    { FLUSH_ID0f, 12, 0, SOCF_LE },
    { FLUSH_ID1f, 12, 12, SOCF_LE },
    { FLUSH_NUMf, 4, 24, SOCF_LE },
    { FLUSH_TYPEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_FLUSH1r_fields[] = {
    { FLUSH_ID2f, 12, 0, SOCF_LE },
    { FLUSH_ID3f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_FLUSH2r_fields[] = {
    { FLUSH_ID4f, 12, 0, SOCF_LE },
    { FLUSH_ID5f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_FLUSH3r_fields[] = {
    { FLUSH_ID6f, 12, 0, SOCF_LE },
    { FLUSH_ID7f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_FLUSH0_BCM56260_A0r_fields[] = {
    { FLUSH_ACTIVEf, 1, 26, SOCF_RWBW },
    { FLUSH_EXTERNALf, 1, 24, 0 },
    { FLUSH_ID0f, 10, 0, SOCF_LE },
    { FLUSH_ID1f, 10, 10, SOCF_LE },
    { FLUSH_NUMf, 4, 20, SOCF_LE },
    { FLUSH_TYPEf, 1, 25, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_FLUSH0_BCM56270_A0r_fields[] = {
    { FLUSH_ACTIVEf, 1, 23, SOCF_RWBW },
    { FLUSH_ID0f, 9, 0, SOCF_LE },
    { FLUSH_ID1f, 9, 9, SOCF_LE },
    { FLUSH_NUMf, 4, 18, SOCF_LE },
    { FLUSH_TYPEf, 1, 22, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_FLUSH1_BCM56260_A0r_fields[] = {
    { FLUSH_ID2f, 10, 0, SOCF_LE },
    { FLUSH_ID3f, 10, 10, SOCF_LE },
    { FLUSH_ID4f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_FLUSH1_BCM56270_A0r_fields[] = {
    { FLUSH_ID2f, 9, 0, SOCF_LE },
    { FLUSH_ID3f, 9, 9, SOCF_LE },
    { FLUSH_ID4f, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_FLUSH2_BCM56260_A0r_fields[] = {
    { FLUSH_ID5f, 10, 0, SOCF_LE },
    { FLUSH_ID6f, 10, 10, SOCF_LE },
    { FLUSH_ID7f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_FLUSH2_BCM56270_A0r_fields[] = {
    { FLUSH_ID5f, 9, 0, SOCF_LE },
    { FLUSH_ID6f, 9, 9, SOCF_LE },
    { FLUSH_ID7f, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_GEN_CFGr_fields[] = {
    { CFG_PQE_DISABLE_COUNTf, 9, 13, SOCF_LE },
    { CFG_RDE_Q_MAP_BASEf, 12, 1, SOCF_LE },
    { CFG_REPL_GRP_ATOMIC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_GEN_CFG1r_fields[] = {
    { CFG_REPL_MAP_INDEX_SELECTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_GEN_CFG_BCM56260_A0r_fields[] = {
    { CFG_PQE_DISABLE_COUNTf, 9, 10, SOCF_LE },
    { CFG_RDE_Q_MAP_BASEf, 10, 0, SOCF_LE },
    { CFG_REPL_GRP_ATOMIC_ENf, 1, 31, 0 },
    { RQE_FIFO_THRESHOLDf, 12, 19, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_GEN_CFG_BCM56270_A0r_fields[] = {
    { CFG_PQE_DISABLE_COUNTf, 9, 9, SOCF_LE },
    { CFG_RDE_Q_MAP_BASEf, 9, 0, SOCF_LE },
    { RQE_FIFO_THRESHOLDf, 12, 18, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_INTERRUPTr_fields[] = {
    { TOQ_ERROR1_ERRORf, 1, 0, SOCF_RO },
    { TOQ_ERROR2f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_INTERRUPT_BCM56260_A0r_fields[] = {
    { TOQ_ERROR1_ERRORf, 1, 0, SOCF_RO },
    { TOQ_ERROR2f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_INTERRUPT_MASKr_fields[] = {
    { TOQ_ERROR1_DISINTf, 1, 0, 0 },
    { TOQ_ERROR2_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_INTERRUPT_MASK_BCM56260_A0r_fields[] = {
    { TOQ_ERROR1_DISINTf, 1, 0, 0 },
    { TOQ_ERROR2_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCERRINTRr_fields[] = {
    { ENQIGPERR0f, 1, 9, 0 },
    { ENQIGPERR1f, 1, 10, 0 },
    { ENQIGPERR2f, 1, 11, 0 },
    { ENQIGPERR3f, 1, 12, 0 },
    { ENQIGPERR4f, 1, 13, 0 },
    { ENQIGPERR5f, 1, 14, 0 },
    { ENQIGPERR6f, 1, 15, 0 },
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IVPERR0f, 1, 7, 0 },
    { IVPERR1f, 1, 8, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0_BCM56624_A0r_fields[] = {
    { IGERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTRr_fields[] = {
    { IVERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56624_A0r_fields[] = {
    { IVERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56820_A0r_fields[] = {
    { IVERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSHr_fields[] = {
    { ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64r_fields[] = {
    { ENABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r_fields[] = {
    { ENABLEf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STATr_fields[] = {
    { STATUSf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_64r_fields[] = {
    { STATUSf, 54, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r_fields[] = {
    { STATUSf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_LINKPHY_ENABLEr_fields[] = {
    { CFG_PORT_LINK_PHY_ENf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_MC_CACHE_COUNT_DEBUGr_fields[] = {
    { P0_A_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P0_B_COUNTf, 8, 8, SOCF_LE|SOCF_RO },
    { P1_A_COUNTf, 8, 16, SOCF_LE|SOCF_RO },
    { P1_B_COUNTf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_MC_CACHE_COUNT_DEBUG_BCM56560_A0r_fields[] = {
    { P0_A_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P0_B_COUNTf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOQ_MC_CACHE_COUNT_DEBUG_BCM56960_A0r_fields[] = {
    { P0_A_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P0_B_COUNTf, 8, 8, SOCF_LE|SOCF_RO },
    { P1_A_COUNTf, 8, 16, SOCF_LE|SOCF_RO },
    { P1_B_COUNTf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_MC_CACHE_DEBUGr_fields[] = {
    { P0_A_HWMf, 6, 0, SOCF_LE },
    { P0_A_OFLOWf, 1, 7, 0 },
    { P0_A_UFLOWf, 1, 6, 0 },
    { P0_B_HWMf, 6, 8, SOCF_LE },
    { P0_B_OFLOWf, 1, 15, 0 },
    { P0_B_UFLOWf, 1, 14, 0 },
    { P1_A_HWMf, 6, 16, SOCF_LE },
    { P1_A_OFLOWf, 1, 23, 0 },
    { P1_A_UFLOWf, 1, 22, 0 },
    { P1_B_HWMf, 6, 24, SOCF_LE },
    { P1_B_OFLOWf, 1, 31, 0 },
    { P1_B_UFLOWf, 1, 30, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_MC_CACHE_DEBUG_BCM56560_A0r_fields[] = {
    { P0_A_HWMf, 6, 0, SOCF_LE },
    { P0_A_OFLOWf, 1, 7, 0 },
    { P0_A_UFLOWf, 1, 6, 0 },
    { P0_B_HWMf, 6, 8, SOCF_LE },
    { P0_B_OFLOWf, 1, 15, 0 },
    { P0_B_UFLOWf, 1, 14, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOQ_MC_CACHE_DEBUG_BCM56960_A0r_fields[] = {
    { P0_A_HWMf, 6, 0, SOCF_LE },
    { P0_A_OFLOWf, 1, 7, 0 },
    { P0_A_UFLOWf, 1, 6, 0 },
    { P0_B_HWMf, 6, 8, SOCF_LE },
    { P0_B_OFLOWf, 1, 15, 0 },
    { P0_B_UFLOWf, 1, 14, 0 },
    { P1_A_HWMf, 6, 16, SOCF_LE },
    { P1_A_OFLOWf, 1, 23, 0 },
    { P1_A_UFLOWf, 1, 22, 0 },
    { P1_B_HWMf, 6, 24, SOCF_LE },
    { P1_B_OFLOWf, 1, 31, 0 },
    { P1_B_UFLOWf, 1, 30, 0 }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_MC_CFG0r_fields[] = {
    { IPMC_IND_MODEf, 1, 8, 0 },
    { MCQE_FULL_THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_MC_CFG1r_fields[] = {
    { IS_MC_T2OQ_PORT0f, 16, 0, SOCF_LE },
    { IS_MC_T2OQ_PORT1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_MC_CFG2r_fields[] = {
    { EPRG_KILL_TIMEOUTf, 10, 0, SOCF_LE },
    { EPRG_KILL_TIMEOUT_ENf, 1, 10, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_MC_CFG1_BCM56560_A0r_fields[] = {
    { IS_MC_T2OQ_PORT0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_MC_CFG2_BCM56560_A0r_fields[] = {
    { EPRG_KILL_TIMEOUTf, 10, 0, SOCF_LE },
    { EPRG_KILL_TIMEOUT_ENf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_MEM_DEBUGr_fields[] = {
    { RQE_FIFO_THRESHOLDf, 7, 19, SOCF_LE },
    { TOQ_STATE_LOWER_127_64_DCMf, 1, 18, 0 },
    { TOQ_STATE_LOWER_63_0_DCMf, 1, 17, 0 },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE },
    { TOQ_STATE_UPPER_127_64_DCMf, 1, 16, 0 },
    { TOQ_STATE_UPPER_63_0_DCMf, 1, 15, 0 },
    { VLAN_TBL_TMf, 5, 10, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG0r_fields[] = {
    { REPL_MAP_TMf, 10, 13, SOCF_LE },
    { TOQ_STATE_MEM0_TMf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_MEM_DEBUG1r_fields[] = {
    { PORT_STATE_TMf, 10, 0, SOCF_LE },
    { REPL_GRP_TM0f, 5, 20, SOCF_LE },
    { REPL_GRP_TM1f, 5, 25, SOCF_LE },
    { RQE_FIFO_TMf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_MEM_DEBUG2r_fields[] = {
    { REPL_LIST_TMf, 10, 10, SOCF_LE },
    { REPL_MAP_TMf, 5, 20, SOCF_LE },
    { REPL_STATE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_MEM_DEBUG3r_fields[] = {
    { EOPE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG4r_fields[] = {
    { PORT_STATE_TMf, 13, 0, SOCF_LE },
    { REPL_GRP1_TMf, 10, 13, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_MEM_DEBUG0_BCM56270_A0r_fields[] = {
    { REPL_MAP_TMf, 14, 17, SOCF_LE },
    { TOQ_STATE_MEM0_TMf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG1_BCM56260_A0r_fields[] = {
    { REPL_HEAD_TMf, 10, 13, SOCF_LE },
    { TOQ_STATE_MEM1_TMf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_MEM_DEBUG1_BCM56270_A0r_fields[] = {
    { REPL_HEAD_TMf, 14, 17, SOCF_LE },
    { TOQ_STATE_MEM1_TMf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG2_BCM56260_A0r_fields[] = {
    { REPL_GRP0_TMf, 10, 13, SOCF_LE },
    { REPL_STATE_TMf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_MEM_DEBUG2_BCM56270_A0r_fields[] = {
    { REPL_GRP0_TMf, 14, 17, SOCF_LE },
    { REPL_STATE_TMf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG3_BCM56260_A0r_fields[] = {
    { REPL_LIST_TMf, 10, 13, SOCF_LE },
    { RQE_FIFO_TMf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_MEM_DEBUG3_BCM56270_A0r_fields[] = {
    { REPL_LIST_TMf, 14, 17, SOCF_LE },
    { RQE_FIFO_TMf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TOQ_MEM_DEBUG4_BCM56270_A0r_fields[] = {
    { PORT_STATE_TMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG_BCM56440_B0r_fields[] = {
    { IPMC_TBL_TBL_TMf, 5, 26, SOCF_LE },
    { RQE_FIFO_THRESHOLDf, 7, 19, SOCF_LE },
    { TOQ_STATE_LOWER_127_64_DCMf, 1, 18, 0 },
    { TOQ_STATE_LOWER_63_0_DCMf, 1, 17, 0 },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE },
    { TOQ_STATE_UPPER_127_64_DCMf, 1, 16, 0 },
    { TOQ_STATE_UPPER_63_0_DCMf, 1, 15, 0 },
    { VLAN_TBL_TMf, 5, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_MEM_DEBUG_BCM56450_A0r_fields[] = {
    { QPACK_MODE_TMf, 5, 25, SOCF_LE },
    { REPL_HEAD_TMf, 5, 10, SOCF_LE },
    { RQE_FIFO_THRESHOLDf, 10, 15, SOCF_LE },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTRr_fields[] = {
    { PH1ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTR_BCM56334_A0r_fields[] = {
    { PH1ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRINTRr_fields[] = {
    { PLEERRf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTRr_fields[] = {
    { PLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56334_A0r_fields[] = {
    { PLERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56640_A0r_fields[] = {
    { PKTERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56840_A0r_fields[] = {
    { PKTERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_ACTIVATE_PIPE0r_fields[] = {
    { PORT_ACTIVATE_PIPE0f, 33, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_ACTIVATE_PIPE1r_fields[] = {
    { PORT_ACTIVATE_PIPE1f, 32, 1, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_PORT_BW_CTRLr_fields[] = {
    { PORT_BWf, 10, 0, SOCF_LE },
    { START_THRESHOLDf, 7, 10, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TOQ_PORT_BW_CTRL_BCM56260_A0r_fields[] = {
    { PORT_BWf, 10, 0, SOCF_LE },
    { START_THRESHOLDf, 7, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_PORT_BW_CTRL_BCM56450_A0r_fields[] = {
    { PORT_BWf, 10, 0, SOCF_LE },
    { START_THRESHOLDf, 7, 10, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_NOTEMPTY_PIPE0r_fields[] = {
    { PORT_NOT_EMPTY_PIPE0f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_NOTEMPTY_PIPE1r_fields[] = {
    { PORT_NOT_EMPTY_PIPE1f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PORT_STATUSr_fields[] = {
    { PORT_QSTATf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PORT_STATUS_MASKr_fields[] = {
    { PORT_QSTAT_MASKf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_STATUS_PIPE0r_fields[] = {
    { PORT_INACT_STATUS_PIPE0f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_STATUS_PIPE1r_fields[] = {
    { PORT_INACT_STATUS_PIPE1f, 32, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_CFGr_fields[] = {
    { SEL_COSf, 4, 0, SOCF_LE },
    { SEL_PORTf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_STATUS0r_fields[] = {
    { EOPf, 1, 17, SOCF_RO },
    { RD_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_STATUS1r_fields[] = {
    { WR_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QEN_ACCOUNT_CFGr_fields[] = {
    { QEN_ACCOUNT_ENf, 1, 16, 0 },
    { THRESHOLD_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TOQ_QEN_ACCOUNT_CFG_BCM56450_A0r_fields[] = {
    { QEN_ACCOUNT_ENf, 1, 16, 0 },
    { THRESHOLD_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_QUEUESTATr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_QUEUESTAT_64r_fields[] = {
    { QUEUESTATf, 49, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_QUEUESTAT_64_BCM56634_A0r_fields[] = {
    { QUEUESTATf, 48, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE|SOCF_RO },
    { PGQUEUESTATf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH0r_fields[] = {
    { Q_FLUSH_ACTIVEf, 1, 29, SOCF_RWBW },
    { Q_FLUSH_EXTERNALf, 1, 28, 0 },
    { Q_FLUSH_ID0f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID1f, 12, 12, SOCF_LE },
    { Q_FLUSH_NUMf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH1r_fields[] = {
    { Q_FLUSH_ID2f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID3f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH2r_fields[] = {
    { Q_FLUSH_ID4f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID5f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH3r_fields[] = {
    { Q_FLUSH_ID6f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID7f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_RDEFIFOERRPTRr_fields[] = {
    { PLERRORPOINTERf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_RDE_THRESHOLDr_fields[] = {
    { SETf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_SPAREr_fields[] = {
    { SPAREf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_STATUSr_fields[] = {
    { FORCE_INIT_DONEf, 1, 1, SOCF_RES },
    { INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TOQ_STATUS_BCM56960_A0r_fields[] = {
    { FORCE_INIT_DONEf, 1, 1, SOCF_RES },
    { INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_UCQDBERRPTRr_fields[] = {
    { UCQDBERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_UCQRPERRPTRr_fields[] = {
    { UCQRPERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_UCQWPERRPTRr_fields[] = {
    { UCQWPERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_UC_CACHE_COUNT_DEBUGr_fields[] = {
    { P0_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P1_COUNTf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_UC_CACHE_COUNT_DEBUG_BCM56560_A0r_fields[] = {
    { P0_COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOQ_UC_CACHE_COUNT_DEBUG_BCM56960_A0r_fields[] = {
    { P0_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P1_COUNTf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TOQ_UC_CACHE_DEBUGr_fields[] = {
    { P0_HWMf, 5, 0, SOCF_LE },
    { P0_OFLOWf, 1, 6, 0 },
    { P0_UFLOWf, 1, 5, 0 },
    { P1_HWMf, 5, 7, SOCF_LE },
    { P1_OFLOWf, 1, 13, 0 },
    { P1_UFLOWf, 1, 12, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TOQ_UC_CACHE_DEBUG_BCM56560_A0r_fields[] = {
    { P0_HWMf, 5, 0, SOCF_LE },
    { P0_OFLOWf, 1, 6, 0 },
    { P0_UFLOWf, 1, 5, 0 }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TOQ_UC_CACHE_DEBUG_BCM56960_A0r_fields[] = {
    { P0_HWMf, 5, 0, SOCF_LE },
    { P0_OFLOWf, 1, 6, 0 },
    { P0_UFLOWf, 1, 5, 0 },
    { P1_HWMf, 5, 7, SOCF_LE },
    { P1_OFLOWf, 1, 13, 0 },
    { P1_UFLOWf, 1, 12, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_WAMULINKERRPTRr_fields[] = {
    { CPQERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_WLP_THROTTLEr_fields[] = {
    { RESETf, 14, 14, SOCF_LE },
    { SETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLLIMITr_fields[] = {
    { TOTALDYNCELLLIMITf, 14, 0, SOCF_LE },
    { TOTALDYNCELLRESETLIMITSELf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56314_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56314_A0r_fields[] = {
    { TOTALDYNCELLLIMITf, 13, 0, SOCF_LE },
    { TOTALDYNCELLRESETLIMITf, 13, 13, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56514_A0r_fields[] = {
    { SETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMITr_fields[] = {
    { RESETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLSETLIMITr_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLUSEDr_fields[] = {
    { TOTALDYNCELLUSEDf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56314_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56314_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56514_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNTr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_BCM88732_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELLr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_PACKETr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_LIMIT_STATEr_fields[] = {
    { TOTAL_LIMIT_STATEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_AVAIL_THRESHr_fields[] = {
    { TOTAL_SHARED_AVAIL_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNTr_fields[] = {
    { TOTAL_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_BCM88732_A0r_fields[] = {
    { TOTAL_SHARED_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_CELLr_fields[] = {
    { TOTAL_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_PACKETr_fields[] = {
    { TOTAL_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMITr_fields[] = {
    { TOTAL_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_BCM88732_A0r_fields[] = {
    { TOTAL_SHARED_LIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_CELLr_fields[] = {
    { TOTAL_SHARED_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_PACKETr_fields[] = {
    { TOTAL_SHARED_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TOVRr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TOVR_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TOVR_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TOVR_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TOVR_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TOVR_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TOVR_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TOVR_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TOVR_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TOVR_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TOVR_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TPCEr_fields[] = {
    { COUNTf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TPCE_64r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE },
    { RSVD_0f, 1, 32, SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TPCE_BCM53570_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE },
    { PARITYf, 1, 32, 0 }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TPCE_BCM56160_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TPCE_BCM56450_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TPCE_BCM56560_A0r_fields[] = {
    { COUNTf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPCHSTr_fields[] = {
    { BATM_VLNf, 16, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPECFGr_fields[] = {
    { BATM_RSVDf, 14, 0, SOCF_LE|SOCF_RES },
    { BATM_RTSMf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC1r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC2r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC3r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC4r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC5r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC6r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPFC7r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC0_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC0_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC0_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC0_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC0_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC0_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC0_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC1_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC1_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC1_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC1_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC1_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC1_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC1_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC2_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC2_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC2_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC2_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC2_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC2_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC2_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC3_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC3_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC3_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC3_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC3_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC3_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC3_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC4_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC4_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC4_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC4_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC4_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC4_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC4_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC5_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC5_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC5_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC5_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC5_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC5_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC5_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC6_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC6_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC6_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC6_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC6_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC6_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC6_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPFC7_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPFC7_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPFC7_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPFC7_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPFC7_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPFC7_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPFC7_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_1r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_2r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_3r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_4r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_5r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_6r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPFC_7r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_0_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_0_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_1_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_1_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_2_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_2_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_3_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_3_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_4_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_4_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_5_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_5_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_6_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_6_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPFC_7_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPFC_7_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPKTr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPKT_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPKT_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPKT_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPKT_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPKT_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPKT_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPKT_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPKT_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPKT_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPKT_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TPOKr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TPOK_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TPOK_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TPOK_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TPOK_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TPOK_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TPOK_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TPOK_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TPOK_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TPOK_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TPOK_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPPCFGr_fields[] = {
    { BATM_RSVDf, 12, 0, SOCF_LE|SOCF_RES },
    { BATM_TSR125f, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_CAM_BIST_CONTROLr_fields[] = {
    { BIST_DBG_COMPARE_ENf, 1, 4, SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 5, SOCF_RES },
    { BIST_ENf, 1, 2, SOCF_RES },
    { BIST_MODEf, 2, 0, SOCF_LE|SOCF_RES },
    { DEBUG_ENf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_CAM_BIST_STATUSr_fields[] = {
    { BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG0r_fields[] = {
    { ADS_DISABLE_ECCf, 1, 3, 0 },
    { ADS_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BRR0_DISABLE_ECCf, 1, 6, 0 },
    { BRR0_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BRR1_DISABLE_ECCf, 1, 9, 0 },
    { BRR1_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BRR2_DISABLE_ECCf, 1, 12, 0 },
    { BRR2_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BRR3_DISABLE_ECCf, 1, 15, 0 },
    { BRR3_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BRR4_DISABLE_ECCf, 1, 18, 0 },
    { BRR4_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BRR5_DISABLE_ECCf, 1, 21, 0 },
    { BRR5_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { TDM_DISABLE_ECCf, 1, 0, 0 },
    { TDM_ECC_CORRUPTf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG1r_fields[] = {
    { BBX0_DISABLE_ECCf, 1, 0, 0 },
    { BBX0_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX1_DISABLE_ECCf, 1, 3, 0 },
    { BBX1_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX2_DISABLE_ECCf, 1, 6, 0 },
    { BBX2_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX3_DISABLE_ECCf, 1, 9, 0 },
    { BBX3_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BBX4_DISABLE_ECCf, 1, 12, 0 },
    { BBX4_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BBX5_DISABLE_ECCf, 1, 15, 0 },
    { BBX5_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BBX6_DISABLE_ECCf, 1, 18, 0 },
    { BBX6_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BBX7_DISABLE_ECCf, 1, 21, 0 },
    { BBX7_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { BBX8_DISABLE_ECCf, 1, 24, 0 },
    { BBX8_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { BBX9_DISABLE_ECCf, 1, 27, 0 },
    { BBX9_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG2r_fields[] = {
    { BBX10_DISABLE_ECCf, 1, 0, 0 },
    { BBX10_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX11_DISABLE_ECCf, 1, 3, 0 },
    { BBX11_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX12_DISABLE_ECCf, 1, 6, 0 },
    { BBX12_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX13_DISABLE_ECCf, 1, 9, 0 },
    { BBX13_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BBX14_DISABLE_ECCf, 1, 12, 0 },
    { BBX14_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BBX15_DISABLE_ECCf, 1, 15, 0 },
    { BBX15_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BBX16_DISABLE_ECCf, 1, 18, 0 },
    { BBX16_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BBX17_DISABLE_ECCf, 1, 21, 0 },
    { BBX17_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { BBX18_DISABLE_ECCf, 1, 24, 0 },
    { BBX18_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { BBX19_DISABLE_ECCf, 1, 27, 0 },
    { BBX19_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG3r_fields[] = {
    { BBX20_DISABLE_ECCf, 1, 0, 0 },
    { BBX20_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX21_DISABLE_ECCf, 1, 3, 0 },
    { BBX21_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX22_DISABLE_ECCf, 1, 6, 0 },
    { BBX22_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX23_DISABLE_ECCf, 1, 9, 0 },
    { BBX23_ECC_CORRUPTf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_ERRORr_fields[] = {
    { ADS_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { ADS_UNCORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { BBX_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { BBX_UNCORRECTABLE_ERRORf, 1, 6, SOCF_W1TC },
    { BRR_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { BRR_UNCORRECTABLE_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TDM_UNCORRECTABLE_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_ERROR_MASKr_fields[] = {
    { ADS_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { ADS_UNCORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { BBX_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { BBX_UNCORRECTABLE_ERROR_DISINTf, 1, 6, 0 },
    { BRR_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { BRR_UNCORRECTABLE_ERROR_DISINTf, 1, 4, 0 },
    { TDM_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TDM_UNCORRECTABLE_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_STATUS0r_fields[] = {
    { ADS_ECC_ERROR_ADDRESSf, 12, 15, SOCF_LE|SOCF_RWBW },
    { TDM_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_STATUS1r_fields[] = {
    { BBX_ECC_ERROR_ADDRESSf, 15, 16, SOCF_LE|SOCF_RWBW },
    { BRR_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_CONFIGr_fields[] = {
    { MEM_INITf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUGr_fields[] = {
    { BLKSEL_ENf, 1, 1, SOCF_RES },
    { DEBUG_ENBf, 1, 0, SOCF_RES },
    { TCAM_ENCODER_DISABLEf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE0r_fields[] = {
    { BUCKETf, 12, 16, SOCF_LE|SOCF_RWBW },
    { TCAM_MATCHf, 1, 12, SOCF_RWBW },
    { TCAM_RESULTf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE1r_fields[] = {
    { SINDEXf, 9, 8, SOCF_LE|SOCF_RWBW },
    { SLWILDf, 1, 17, SOCF_RWBW },
    { SRELEVANCEf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE2r_fields[] = {
    { SDATAf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE3r_fields[] = {
    { SDATAf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_EVENTr_fields[] = {
    { CMD_SEGMENT_ERRORf, 1, 1, SOCF_W1TC },
    { MEM_INIT_DONEf, 1, 0, SOCF_W1TC },
    { SEARCH_SEGMENT_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_EVENT_MASKr_fields[] = {
    { CMD_SEGMENT_ERROR_DISINTf, 1, 1, 0 },
    { MEM_INIT_DONE_DISINTf, 1, 0, 0 },
    { SEARCH_SEGMENT_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_STATUSr_fields[] = {
    { CMD_SEGMENT_ERROR_NUMBERf, 3, 0, SOCF_LE|SOCF_RWBW },
    { CMD_SEGMENT_ERROR_OFFSETf, 12, 3, SOCF_LE|SOCF_RWBW },
    { SEARCH_SEGMENT_ERROR_NUMBERf, 3, 16, SOCF_LE|SOCF_RWBW },
    { SEARCH_SEGMENT_ERROR_OFFSETf, 12, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG0_Sr_fields[] = {
    { BASEf, 8, 0, SOCF_LE },
    { GLOBALf, 5, 24, SOCF_LE },
    { KEY_SIZEf, 8, 16, SOCF_LE },
    { LIMITf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG1_Sr_fields[] = {
    { CTRLf, 2, 16, SOCF_LE },
    { FORMATf, 2, 24, SOCF_LE },
    { MAX_PREFIXES_PER_BASE_UNITf, 4, 28, SOCF_LE },
    { PREFIXES_PER_BUCKETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG2_Sr_fields[] = {
    { GLOBAL_BASE_POINTERf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_DEBUG0r_fields[] = {
    { TCAM_SCAN_CORRECTf, 1, 1, 0 },
    { TCAM_SCAN_DEC_INVALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_ERRORr_fields[] = {
    { TCAM_ENTRY_CORRECTEDf, 1, 1, SOCF_W1TC },
    { TCAM_ENTRY_INVALIDATEDf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_ERROR_MASKr_fields[] = {
    { TCAM_ENTRY_CORRECTED_DISINTf, 1, 1, 0 },
    { TCAM_ENTRY_INVALIDATED_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_STATUSr_fields[] = {
    { TCAM_CORRECTED_OFFSETf, 12, 16, SOCF_LE|SOCF_RWBW },
    { TCAM_CORRECTED_SEGMENTf, 3, 28, SOCF_LE|SOCF_RWBW },
    { TCAM_INVALIDATED_OFFSETf, 12, 0, SOCF_LE|SOCF_RWBW },
    { TCAM_INVALIDATED_SEGMENTf, 3, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TEST_MODE_CONFIG0r_fields[] = {
    { ADS_TMf, 5, 5, SOCF_LE },
    { BBX_TMf, 5, 15, SOCF_LE },
    { BRR_TMf, 5, 10, SOCF_LE },
    { TDM_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TEST_MODE_CONFIG1r_fields[] = {
    { TCAM_TMf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_CAPT_0r_fields[] = {
    { SKEYIf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_CAPT_4r_fields[] = {
    { SKEYIf, 16, 0, SOCF_LE|SOCF_RWBW },
    { SREQf, 1, 24, SOCF_RWBW },
    { SSEGMENTf, 3, 16, SOCF_LE|SOCF_RWBW },
    { STAGIf, 5, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields[] = {
    { SKEYI_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_MASK4r_fields[] = {
    { SKEYI_MASKf, 16, 0, SOCF_LE },
    { SREQ_MASKf, 1, 24, 0 },
    { SSEGMENT_MASKf, 3, 16, SOCF_LE },
    { STAGI_MASKf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields[] = {
    { SKEYIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_VALUE4r_fields[] = {
    { SKEYIf, 16, 0, SOCF_LE },
    { SREQf, 1, 24, 0 },
    { SSEGMENTf, 3, 16, SOCF_LE },
    { STAGIf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields[] = {
    { SKEYOf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_CAPT_4r_fields[] = {
    { SERRf, 1, 29, SOCF_RWBW },
    { SKEYOf, 16, 0, SOCF_LE|SOCF_RWBW },
    { SKEYO_LENf, 8, 16, SOCF_LE|SOCF_RWBW },
    { SRDYf, 1, 30, SOCF_RWBW },
    { STAGOf, 5, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields[] = {
    { SKEYO_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK4r_fields[] = {
    { SERR_MASKf, 1, 29, 0 },
    { SKEYO_LEN_MASKf, 8, 16, SOCF_LE },
    { SKEYO_MASKf, 16, 0, SOCF_LE },
    { SRDY_MASKf, 1, 30, 0 },
    { STAGO_MASKf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK5r_fields[] = {
    { SDATA_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK6r_fields[] = {
    { SDATA_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields[] = {
    { SKEYOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE4r_fields[] = {
    { SERRf, 1, 29, 0 },
    { SKEYOf, 16, 0, SOCF_LE },
    { SKEYO_LENf, 8, 16, SOCF_LE },
    { SRDYf, 1, 30, 0 },
    { STAGOf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE5r_fields[] = {
    { SDATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE6r_fields[] = {
    { SDATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_0r_fields[] = {
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { IDLEf, 1, 29, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { PLANEf, 1, 28, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_1r_fields[] = {
    { QUEUEDEPTHf, 28, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_2r_fields[] = {
    { DEQD_ADJ_BYTESf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK0_FIELDr_fields[] = {
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { IDLE_MASKf, 1, 29, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { PLANE_MASKf, 1, 28, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK1_FIELDr_fields[] = {
    { QUEUEDEPTH_MASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE0_FIELDr_fields[] = {
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { IDLE_VALUEf, 1, 29, 0 },
    { MOLE_VALUEf, 1, 16, 0 },
    { PLANE_VALUEf, 1, 28, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE1_FIELDr_fields[] = {
    { QUEUEDEPTH_VALUEf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_0r_fields[] = {
    { EOP_DETECTEDf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW },
    { RDPTR_OFFSETf, 10, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_1r_fields[] = {
    { BUFF_RLS_CNTf, 6, 21, SOCF_LE|SOCF_RWBW },
    { FLUSHf, 1, 27, SOCF_RWBW },
    { HEAD_PKT_LENf, 10, 10, SOCF_LE|SOCF_RWBW },
    { HEAD_PKT_LEN_VLDf, 1, 20, SOCF_RWBW },
    { PARTIAL_PKT_LINESf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_MASK_FIELDr_fields[] = {
    { FLUSH_MASKf, 1, 17, 0 },
    { IDLE_MASKf, 1, 24, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE },
    { RLSCNT_MASKf, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_VALUE_FIELDr_fields[] = {
    { FLUSH_VALUEf, 1, 17, 0 },
    { IDLE_VALUEf, 1, 24, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE },
    { RLSCNT_VALUEf, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQR_MASK_FIELDr_fields[] = {
    { FIRST_MASKf, 1, 18, 0 },
    { IDLE_MASKf, 1, 17, 0 },
    { LAST_MASKf, 1, 19, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQR_VALUE_FIELDr_fields[] = {
    { FIRST_VALUEf, 1, 18, 0 },
    { IDLE_VALUEf, 1, 17, 0 },
    { LAST_VALUEf, 1, 19, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_CAPT_0r_fields[] = {
    { CELL_ERRORf, 1, 16, SOCF_RO },
    { CHANGE_ECNf, 1, 17, SOCF_RO },
    { CNGf, 2, 20, SOCF_LE|SOCF_RO },
    { COSf, 4, 12, SOCF_LE|SOCF_RO },
    { DST_PORT_NUMf, 5, 7, SOCF_LE|SOCF_RO },
    { ECNf, 2, 18, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { MIN_BWf, 1, 23, SOCF_RO },
    { PKT_AGEDf, 1, 22, SOCF_RO },
    { SRC_HIGIGf, 1, 24, SOCF_RO },
    { SRC_PORT_NUMf, 5, 2, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_CAPT_1r_fields[] = {
    { CFAP_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_MASK_FIELDr_fields[] = {
    { CELL_ERROR_MASKf, 1, 16, 0 },
    { CHANGE_ECN_MASKf, 1, 17, 0 },
    { CNG_MASKf, 2, 20, SOCF_LE },
    { COS_MASKf, 4, 12, SOCF_LE },
    { DST_PORT_NUM_MASKf, 5, 7, SOCF_LE },
    { ECN_MASKf, 2, 18, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { MIN_BW_MASKf, 1, 23, 0 },
    { PKT_AGED_MASKf, 1, 22, 0 },
    { SRC_HIGIG_MASKf, 1, 24, 0 },
    { SRC_PORT_NUM_MASKf, 5, 2, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_VALUE_FIELDr_fields[] = {
    { CELL_ERROR_VALUEf, 1, 16, 0 },
    { CHANGE_ECN_VALUEf, 1, 17, 0 },
    { CNG_VALUEf, 2, 20, SOCF_LE },
    { COS_VALUEf, 4, 12, SOCF_LE },
    { DST_PORT_NUM_VALUEf, 5, 7, SOCF_LE },
    { ECN_VALUEf, 2, 18, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { MIN_BW_VALUEf, 1, 23, 0 },
    { PKT_AGED_VALUEf, 1, 22, 0 },
    { SRC_HIGIG_VALUEf, 1, 24, 0 },
    { SRC_PORT_NUM_VALUEf, 5, 2, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_CAPT_0r_fields[] = {
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_MASK0_FIELDr_fields[] = {
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_VALUE0_FIELDr_fields[] = {
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { MOLE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQD_MASK_FIELDr_fields[] = {
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQD_VALUE_FIELDr_fields[] = {
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQR_MASK_FIELDr_fields[] = {
    { DP_MASKf, 2, 16, SOCF_LE },
    { IFID_MASKf, 3, 18, SOCF_LE },
    { MC_MASKf, 1, 21, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQR_VALUE_FIELDr_fields[] = {
    { DP_VALUEf, 2, 16, SOCF_LE },
    { IFID_VALUEf, 3, 18, SOCF_LE },
    { MC_VALUEf, 1, 21, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_CAPT_0r_fields[] = {
    { CHANGE_ECNf, 1, 17, SOCF_RO },
    { CNGf, 2, 20, SOCF_LE|SOCF_RO },
    { COSf, 4, 12, SOCF_LE|SOCF_RO },
    { DISCARDf, 1, 16, SOCF_RO },
    { DST_PORT_NUMf, 5, 7, SOCF_LE|SOCF_RO },
    { ECNf, 2, 18, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { INPUT_PRIORITYf, 4, 22, SOCF_LE|SOCF_RO },
    { SRC_HIGIGf, 1, 26, SOCF_RO },
    { SRC_PORT_NUMf, 5, 2, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_CAPT_1r_fields[] = {
    { CFAP_PTRf, 17, 0, SOCF_LE|SOCF_RO },
    { CFAP_PTR_VLDf, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_MASK_FIELDr_fields[] = {
    { CHANGE_ECN_MASKf, 1, 17, 0 },
    { CNG_MASKf, 2, 20, SOCF_LE },
    { COS_MASKf, 4, 12, SOCF_LE },
    { DISCARD_MASKf, 1, 16, 0 },
    { DST_PORT_NUM_MASKf, 5, 7, SOCF_LE },
    { ECN_MASKf, 2, 18, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { INPUT_PRIORITY_MASKf, 4, 22, SOCF_LE },
    { SRC_HIGIG_MASKf, 1, 26, 0 },
    { SRC_PORT_NUM_MASKf, 5, 2, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_VALUE_FIELDr_fields[] = {
    { CHANGE_ECN_VALUEf, 1, 17, 0 },
    { CNG_VALUEf, 2, 20, SOCF_LE },
    { COS_VALUEf, 4, 12, SOCF_LE },
    { DISCARD_VALUEf, 1, 16, 0 },
    { DST_PORT_NUM_VALUEf, 5, 7, SOCF_LE },
    { ECN_VALUEf, 2, 18, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { INPUT_PRIORITY_VALUEf, 4, 22, SOCF_LE },
    { SRC_HIGIG_VALUEf, 1, 26, 0 },
    { SRC_PORT_NUM_VALUEf, 5, 2, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r_fields[] = {
    { IDLEf, 1, 14, SOCF_RWBW },
    { MCf, 1, 13, SOCF_RWBW },
    { NXTPRIf, 4, 20, SOCF_LE|SOCF_RWBW },
    { PRIf, 4, 16, SOCF_LE|SOCF_RWBW },
    { SOEf, 1, 15, SOCF_RWBW },
    { SOTf, 1, 12, SOCF_RWBW },
    { SYSPORTf, 12, 0, SOCF_LE|SOCF_RWBW },
    { XCONFIGf, 8, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r_fields[] = {
    { NXTMAXPRIf, 1, 8, SOCF_RWBW },
    { PLANEf, 1, 7, SOCF_RWBW },
    { TSTAGf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r_fields[] = {
    { LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r_fields[] = {
    { REMAP_LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { IDLE_MASKf, 1, 14, 0 },
    { MC_MASKf, 1, 13, 0 },
    { NXTPRI_MASKf, 4, 20, SOCF_LE },
    { PRI_MASKf, 4, 16, SOCF_LE },
    { SOE_MASKf, 1, 15, 0 },
    { SOT_MASKf, 1, 12, 0 },
    { SYSPORT_MASKf, 12, 0, SOCF_LE },
    { XCONFIG_MASKf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr_fields[] = {
    { NXTMAXPRI_MASKf, 1, 8, 0 },
    { PLANE_MASKf, 1, 7, 0 },
    { TSTAG_MASKf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr_fields[] = {
    { LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr_fields[] = {
    { REMAP_LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { IDLE_VALUEf, 1, 14, 0 },
    { MC_VALUEf, 1, 13, 0 },
    { NXTPRI_VALUEf, 4, 20, SOCF_LE },
    { PRI_VALUEf, 4, 16, SOCF_LE },
    { SOE_VALUEf, 1, 15, 0 },
    { SOT_VALUEf, 1, 12, 0 },
    { SYSPORT_VALUEf, 12, 0, SOCF_LE },
    { XCONFIG_VALUEf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr_fields[] = {
    { NXTMAXPRI_VALUEf, 1, 8, 0 },
    { PLANE_VALUEf, 1, 7, 0 },
    { TSTAG_VALUEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr_fields[] = {
    { LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr_fields[] = {
    { REMAP_LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r_fields[] = {
    { LEAF_FIELDf, 16, 0, SOCF_LE|SOCF_RWBW },
    { MC_FIELDf, 1, 28, SOCF_RWBW },
    { NULL_FIELDf, 1, 29, SOCF_RWBW },
    { SYSPORT_FIELDf, 12, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { LEAF_MASKf, 16, 0, SOCF_LE },
    { MC_MASKf, 1, 28, 0 },
    { NULL_MASKf, 1, 29, 0 },
    { SYSPORT_MASKf, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { LEAF_VALUEf, 16, 0, SOCF_LE },
    { MC_VALUEf, 1, 28, 0 },
    { NULL_VALUEf, 1, 29, 0 },
    { SYSPORT_VALUEf, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_CAPT_0r_fields[] = {
    { QUEUEf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr_fields[] = {
    { QUEUE_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr_fields[] = {
    { QUEUE_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QS_DEQR_CAPTr_fields[] = {
    { FIRSTf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { LASTf, 1, 29, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW },
    { TS_BURST_SIZEf, 10, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_0r_fields[] = {
    { PKTLENf, 10, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_1r_fields[] = {
    { NUM_BUFFSf, 18, 0, SOCF_LE|SOCF_RWBW },
    { TAIL_LLA_OFFSETf, 10, 18, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_0r_fields[] = {
    { DPf, 2, 30, SOCF_LE|SOCF_RWBW },
    { PKTLENf, 14, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_1r_fields[] = {
    { ECNf, 1, 25, SOCF_RWBW },
    { ECN_ENf, 1, 26, SOCF_RWBW },
    { IF_IDf, 3, 20, SOCF_LE|SOCF_RWBW },
    { LEN_ADJf, 4, 28, SOCF_LE|SOCF_RWBW },
    { MCf, 1, 24, SOCF_RWBW },
    { OVWR_DSTf, 1, 27, SOCF_RWBW },
    { RXTYPEf, 4, 16, SOCF_LE|SOCF_RWBW },
    { STATS_LABELf, 16, 0, SOCF_LE|SOCF_RWBW },
    { TESTf, 1, 23, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r_fields[] = {
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r_fields[] = {
    { RATEf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr_fields[] = {
    { RATE_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr_fields[] = {
    { RATE_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_0r_fields[] = {
    { ECN0f, 1, 10, SOCF_RWBW },
    { ECN1f, 1, 22, SOCF_RWBW },
    { MAX0f, 1, 11, SOCF_RWBW },
    { MAX1f, 1, 23, SOCF_RWBW },
    { PDROP0f, 10, 0, SOCF_LE|SOCF_RWBW },
    { PDROP1f, 10, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_1r_fields[] = {
    { ECN2f, 1, 10, SOCF_RWBW },
    { MAX2f, 1, 11, SOCF_RWBW },
    { PDROP2f, 10, 0, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_STATUSr_fields[] = {
    { DEQR_STATUSf, 1, 1, SOCF_W1TC },
    { ENQR_STATUSf, 1, 0, SOCF_W1TC },
    { SCPB_STATUSf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_STATUS_MASKr_fields[] = {
    { DEQR_STATUS_DISINTf, 1, 1, 0 },
    { ENQR_STATUS_DISINTf, 1, 0, 0 },
    { SCPB_STATUS_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_DROP_CONTROLr_fields[] = {
    { INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf, 1, 5, 0 },
    { RPF_CHECK_FAIL_DROPf, 1, 4, 0 },
    { TRILL_ADJACENCY_FAIL_DROPf, 1, 2, 0 },
    { TRILL_HDR_VERSION_NON_ZERO_DROPf, 1, 3, 0 },
    { UC_TRILL_HDR_MC_MACDA_DROPf, 1, 0, 0 },
    { UNKNOWN_INGRESS_RBRIDGE_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TRILL_DROP_CONTROL_BCM56640_A0r_fields[] = {
    { INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf, 1, 5, 0 },
    { RPF_CHECK_FAIL_DROPf, 1, 4, 0 },
    { TRILL_ADJACENCY_FAIL_DROPf, 1, 2, 0 },
    { TRILL_HDR_VERSION_NON_ZERO_DROPf, 1, 3, 0 },
    { UC_TRILL_HDR_MC_MACDA_DROPf, 1, 0, 0 },
    { UNKNOWN_INGRESS_RBRIDGE_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TRILL_DROP_CONTROL_BCM56960_A0r_fields[] = {
    { INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf, 1, 5, 0 },
    { RPF_CHECK_FAIL_DROPf, 1, 4, 0 },
    { TRILL_ADJACENCY_FAIL_DROPf, 1, 2, 0 },
    { TRILL_HDR_VERSION_NON_ZERO_DROPf, 1, 3, 0 },
    { UC_TRILL_HDR_MC_MACDA_DROPf, 1, 0, 0 },
    { UNKNOWN_INGRESS_RBRIDGE_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_RBRIDGE_NICKNAME_SELECTr_fields[] = {
    { USE_SVPf, 1, 0, 0 },
    { USE_VLANf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56640_A0r_fields[] = {
    { USE_SVPf, 1, 0, 0 },
    { USE_VLANf, 1, 1, 0 }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56960_A0r_fields[] = {
    { USE_SVPf, 1, 0, 0 },
    { USE_VLANf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TRPKTr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TRPKT_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TRPKT_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TRPKT_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TRPKT_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TRPKT_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TRPKT_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TRPKT_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TRPKT_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TRPKT_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TRPKT_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TSCLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TSCL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TSCL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TSCL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TSCL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TSCL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TSCL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TSCL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TSCL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TSCL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TSCL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TSOSPER1_CID_0r_fields[] = {
    { BATM_RSVDf, 13, 3, SOCF_LE|SOCF_RES },
    { BATM_SMPERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
soc_field_info_t soc_TSPARE0r_fields[] = {
    { RSVDf, 48, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG0r_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { INITf, 1, 1, SOCF_PUNCH },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { SOFT_RESETf, 1, 0, SOCF_RES },
    { TS_TREX2_DEBUG_ENABLEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG1r_fields[] = {
    { GRANT2_ENABLEf, 1, 20, 0 },
    { HYBRID_GRANT2_ENABLEf, 1, 21, 0 },
    { ROOT_DELAY1f, 10, 0, SOCF_LE },
    { ROOT_DELAY2f, 10, 10, SOCF_LE },
    { ROOT_FULL_PERIODf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG2r_fields[] = {
    { LEAF_BG_PERIODf, 5, 4, SOCF_LE },
    { LEAF_CREDITOR_STATE_MAPf, 3, 9, SOCF_LE },
    { LEAF_THRESHf, 4, 0, SOCF_LE },
    { SOT_TO_GRANT1f, 10, 12, SOCF_LE },
    { SOT_TO_GRANT2f, 10, 22, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG3r_fields[] = {
    { LEAF_DQ_SPACINGf, 8, 0, SOCF_LE },
    { ROOT_BREAK_HOLDPRI_PRIf, 4, 17, SOCF_LE },
    { ROOT_FULL_MAXf, 9, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG4r_fields[] = {
    { FULL_MODEf, 1, 16, 0 },
    { PRIORITY_THRESH0f, 4, 0, SOCF_LE },
    { PRIORITY_THRESH1f, 4, 4, SOCF_LE },
    { PRIORITY_THRESH2f, 4, 8, SOCF_LE },
    { PRIORITY_THRESH3f, 4, 12, SOCF_LE },
    { SYS_PORT_BASEf, 12, 17, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG5r_fields[] = {
    { MIN_THRESH1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG6r_fields[] = {
    { MIN_THRESH2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TS_CONTROLr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_2r_fields[] = {
    { MAC_DA_UPPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TS_CONTROL_1_BCM56450_A0r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TS_CONTROL_2_BCM56450_A0r_fields[] = {
    { MAC_DA_UPPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TS_CONTROL_BCM56450_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_BCM56634_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_INFOr_fields[] = {
    { BOND_TS_HIERARCHYf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_L1_STATUSr_fields[] = {
    { BC_NS_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { CI_PI_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { LP_HIGH_PRI_REQf, 1, 0, SOCF_W1TC },
    { NS_INVALID_CHILD_NUMf, 1, 5, SOCF_W1TC },
    { PI_CI_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { PI_OC_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_L1_STATUS_MASKr_fields[] = {
    { BC_NS_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { CI_PI_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { LP_HIGH_PRI_REQ_DISINTf, 1, 0, 0 },
    { NS_INVLAID_CHILD_NUM_DISINTf, 1, 5, 0 },
    { PI_CI_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { PI_OC_FIFO_OVERFLOW_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUSr_fields[] = {
    { DQ_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, SOCF_W1TC },
    { INVALID_DEQUEUE_NUMf, 1, 3, SOCF_W1TC },
    { PRI_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { QOS_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { STALE_GRANT_Af, 1, 6, SOCF_W1TC },
    { STALE_GRANT_Bf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUS_MASKr_fields[] = {
    { DQ_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, 0 },
    { INVALID_DEQUEUE_NUM_DISINTf, 1, 3, 0 },
    { PRI_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { QOS_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { STALE_GRANT_A_DISINTf, 1, 6, 0 },
    { STALE_GRANT_B_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_CAPT0r_fields[] = {
    { GRANT_STBf, 1, 30, SOCF_RWBW },
    { LEAFf, 16, 13, SOCF_LE|SOCF_RWBW },
    { MCf, 1, 0, SOCF_RWBW },
    { NULL_GRANTf, 1, 29, SOCF_RWBW },
    { SOTf, 1, 31, SOCF_RWBW },
    { SYS_PORTf, 12, 1, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r_fields[] = {
    { GRANT_STBf, 1, 30, 0 },
    { LEAFf, 16, 13, SOCF_LE },
    { MCf, 1, 0, 0 },
    { NULL_GRANTf, 1, 29, 0 },
    { SOTf, 1, 31, 0 },
    { SYS_PORTf, 12, 1, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT0r_fields[] = {
    { CREDITOR_STATEf, 2, 1, SOCF_LE|SOCF_RWBW },
    { HOLDPRIf, 1, 9, SOCF_RWBW },
    { HOLD_STBf, 1, 10, SOCF_RWBW },
    { MAXPRIf, 1, 8, SOCF_RWBW },
    { PRIf, 4, 3, SOCF_LE|SOCF_RWBW },
    { PRI_STBf, 1, 7, SOCF_RWBW },
    { THROTTLEf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT1r_fields[] = {
    { DQf, 1, 31, SOCF_RWBW },
    { DQ_BYTESf, 15, 16, SOCF_LE|SOCF_RWBW },
    { LEAFf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK0r_fields[] = {
    { CREDITOR_STATEf, 2, 1, SOCF_LE },
    { HOLDPRIf, 1, 9, 0 },
    { HOLD_STBf, 1, 10, 0 },
    { MAXPRIf, 1, 8, 0 },
    { PRIf, 4, 3, SOCF_LE },
    { PRI_STBf, 1, 7, 0 },
    { THROTTLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK1r_fields[] = {
    { DQf, 1, 31, 0 },
    { DQ_BYTESf, 15, 16, SOCF_LE },
    { LEAFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUSr_fields[] = {
    { GRANT_STATUSf, 1, 1, SOCF_W1TC },
    { PRI_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUS_MASKr_fields[] = {
    { GRANT_STATUS_DISINTf, 1, 1, 0 },
    { PRI_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG0r_fields[] = {
    { L1_BK_ENABLE_ECCf, 1, 8, 0 },
    { L1_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L1_BP_ENABLE_ECCf, 1, 10, 0 },
    { L1_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L1_N0_ENABLE_ECCf, 1, 12, 0 },
    { L1_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L1_N1_ENABLE_ECCf, 1, 14, 0 },
    { L1_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L1_N2_ENABLE_ECCf, 1, 16, 0 },
    { L1_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L1_NG_ENABLE_ECCf, 1, 6, 0 },
    { L1_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L1_NM_ENABLE_ECCf, 1, 4, 0 },
    { L1_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L2_BK_ENABLE_ECCf, 1, 22, 0 },
    { L2_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L2_BP_ENABLE_ECCf, 1, 24, 0 },
    { L2_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L2_N0_ENABLE_ECCf, 1, 26, 0 },
    { L2_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L2_N1_ENABLE_ECCf, 1, 28, 0 },
    { L2_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L2_N2_ENABLE_ECCf, 1, 30, 0 },
    { L2_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L2_NG_ENABLE_ECCf, 1, 20, 0 },
    { L2_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L2_NM_ENABLE_ECCf, 1, 18, 0 },
    { L2_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { LF_QD_ENABLE_ECCf, 1, 0, 0 },
    { LF_QD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { LF_QP_ENABLE_ECCf, 1, 2, 0 },
    { LF_QP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG1r_fields[] = {
    { L3_BK_ENABLE_ECCf, 1, 8, 0 },
    { L3_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L3_BP_ENABLE_ECCf, 1, 10, 0 },
    { L3_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L3_N0_ENABLE_ECCf, 1, 12, 0 },
    { L3_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L3_N1_ENABLE_ECCf, 1, 14, 0 },
    { L3_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L3_N2_ENABLE_ECCf, 1, 16, 0 },
    { L3_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L3_NG_ENABLE_ECCf, 1, 6, 0 },
    { L3_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L3_NM_ENABLE_ECCf, 1, 4, 0 },
    { L3_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L4_BK_ENABLE_ECCf, 1, 22, 0 },
    { L4_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L4_BP_ENABLE_ECCf, 1, 24, 0 },
    { L4_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L4_N0_ENABLE_ECCf, 1, 26, 0 },
    { L4_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L4_N1_ENABLE_ECCf, 1, 28, 0 },
    { L4_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L4_N2_ENABLE_ECCf, 1, 30, 0 },
    { L4_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L4_NG_ENABLE_ECCf, 1, 20, 0 },
    { L4_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L4_NM_ENABLE_ECCf, 1, 18, 0 },
    { L4_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG2r_fields[] = {
    { L5_BK_ENABLE_ECCf, 1, 0, 0 },
    { L5_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { L5_BP_ENABLE_ECCf, 1, 2, 0 },
    { L5_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { L5_N0_ENABLE_ECCf, 1, 4, 0 },
    { L5_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L5_N1_ENABLE_ECCf, 1, 6, 0 },
    { L5_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR0r_fields[] = {
    { L1_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L1_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L1_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L1_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L1_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L1_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L1_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L1_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L1_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L1_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L1_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L1_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L1_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L1_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L2_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L2_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L2_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L2_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L2_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L2_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L2_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L2_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L2_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L2_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L2_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L2_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L2_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L2_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { LF_QD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { LF_QD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { LF_QP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { LF_QP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR1r_fields[] = {
    { L3_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L3_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L3_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L3_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L3_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L3_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L3_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L3_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L3_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L3_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L3_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L3_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L3_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L3_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L4_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L4_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L4_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L4_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L4_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L4_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L4_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L4_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L4_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L4_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L4_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L4_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L4_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L4_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR2r_fields[] = {
    { L5_BK_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { L5_BK_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { L5_BP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { L5_BP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { L5_N0_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L5_N0_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L5_N1_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L5_N1_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR0_MASKr_fields[] = {
    { L1_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L1_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L1_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L1_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L1_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L1_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L1_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L1_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L1_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L1_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L1_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L1_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L1_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L1_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L2_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L2_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L2_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L2_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L2_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L2_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L2_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L2_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L2_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L2_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L2_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L2_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L2_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L2_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { LF_QD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { LF_QD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { LF_QP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { LF_QP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR1_MASKr_fields[] = {
    { L3_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L3_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L3_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L3_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L3_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L3_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L3_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L3_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L3_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L3_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L3_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L3_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L3_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L3_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L4_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L4_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L4_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L4_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L4_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L4_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L4_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L4_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L4_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L4_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L4_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L4_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L4_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L4_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR2_MASKr_fields[] = {
    { L5_BK_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { L5_BK_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { L5_BP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { L5_BP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { L5_N0_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L5_N0_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L5_N1_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L5_N1_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS0r_fields[] = {
    { LF_QD_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { LF_QP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS1r_fields[] = {
    { L1_NG_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { L1_NM_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS2r_fields[] = {
    { L1_BK_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { L1_BP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS3r_fields[] = {
    { L1_N0_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { L1_N1_ECC_ERROR_ADDRESSf, 13, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS4r_fields[] = {
    { L1_N2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { L2_NM_ECC_ERROR_ADDRESSf, 12, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS5r_fields[] = {
    { L2_BK_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { L2_NG_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS6r_fields[] = {
    { L2_BP_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW },
    { L2_N0_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS7r_fields[] = {
    { L2_N1_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW },
    { L2_N2_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS8r_fields[] = {
    { L3_BK_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW },
    { L3_NG_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_NM_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS9r_fields[] = {
    { L3_BP_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { L3_N0_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_N1_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS10r_fields[] = {
    { L3_N2_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { L4_NG_ECC_ERROR_ADDRESSf, 9, 19, SOCF_LE|SOCF_RWBW },
    { L4_NM_ECC_ERROR_ADDRESSf, 9, 10, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS11r_fields[] = {
    { L4_BK_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { L4_BP_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW },
    { L4_N0_ECC_ERROR_ADDRESSf, 9, 18, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS12r_fields[] = {
    { L4_N1_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { L4_N2_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS13r_fields[] = {
    { L5_BK_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { L5_BP_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { L5_N0_ECC_ERROR_ADDRESSf, 8, 16, SOCF_LE|SOCF_RWBW },
    { L5_N1_ECC_ERROR_ADDRESSf, 8, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL1_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 24, SOCF_SC },
    { EIGHTK_NODESf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL2_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL3_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL4_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL5_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL6_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL7_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG0r_fields[] = {
    { L1_BK_TMf, 4, 16, SOCF_LE },
    { L1_BP_TMf, 4, 20, SOCF_LE },
    { L1_N0_TMf, 4, 24, SOCF_LE },
    { L1_N1_TMf, 4, 28, SOCF_LE },
    { L1_NG_TMf, 4, 12, SOCF_LE },
    { L1_NM_TMf, 4, 8, SOCF_LE },
    { LF_QD_TMf, 4, 0, SOCF_LE },
    { LF_QP_TMf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG1r_fields[] = {
    { L1_LA_TMf, 4, 4, SOCF_LE },
    { L1_N2_TMf, 4, 0, SOCF_LE },
    { L2_BK_TMf, 4, 16, SOCF_LE },
    { L2_BP_TMf, 4, 20, SOCF_LE },
    { L2_N0_TMf, 4, 24, SOCF_LE },
    { L2_N1_TMf, 4, 28, SOCF_LE },
    { L2_NG_TMf, 4, 12, SOCF_LE },
    { L2_NM_TMf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG2r_fields[] = {
    { L2_LA_TMf, 4, 4, SOCF_LE },
    { L2_MB_TMf, 4, 8, SOCF_LE },
    { L2_N2_TMf, 4, 0, SOCF_LE },
    { L3_BK_TMf, 4, 20, SOCF_LE },
    { L3_BP_TMf, 4, 24, SOCF_LE },
    { L3_N0_TMf, 4, 28, SOCF_LE },
    { L3_NG_TMf, 4, 16, SOCF_LE },
    { L3_NM_TMf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG3r_fields[] = {
    { L3_N1_TMf, 4, 0, SOCF_LE },
    { L3_N2_TMf, 4, 4, SOCF_LE },
    { L4_BK_TMf, 4, 16, SOCF_LE },
    { L4_BP_TMf, 4, 20, SOCF_LE },
    { L4_N0_TMf, 4, 24, SOCF_LE },
    { L4_N1_TMf, 4, 28, SOCF_LE },
    { L4_NG_TMf, 4, 12, SOCF_LE },
    { L4_NM_TMf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG4r_fields[] = {
    { L4_N2_TMf, 4, 0, SOCF_LE },
    { L5_BK_TMf, 4, 4, SOCF_LE },
    { L5_BP_TMf, 4, 8, SOCF_LE },
    { L5_N0_TMf, 4, 12, SOCF_LE },
    { L5_N1_TMf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_PRI_SB_DEBUGr_fields[] = {
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE },
    { DEBUG_USE_DEBUG_TAP_SELf, 1, 4, 0 },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TS_STATUS_CNTRLr_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO|SOCF_RES },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO|SOCF_RES },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM53314_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM53400_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM53570_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 5, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88375_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88375_B0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88470_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88470_B0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88675_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88675_B0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88680_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TS_TO_CORE_SYNC_ENABLEr_fields[] = {
    { SYNC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields[] = {
    { SYNC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TUCAr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TUCA_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TUCA_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TUCA_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TUCA_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TUCA_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TUCA_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TUCA_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TUCA_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TUCA_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TUCA_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TUFLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TUFL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TUFL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TUFL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TUFL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TUFL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TUFL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TUFL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TUFL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TUFL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TUFL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TVLNr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TVLN_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TVLN_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TVLN_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TVLN_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TVLN_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TVLN_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TVLN_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TVLN_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TVLN_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TVLN_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TWO_LAYER_SCH_MODEr_fields[] = {
    { SCH_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXAEMPTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXAEMPTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXAFULLTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXAFULLTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXCASCFG_CHID_0r_fields[] = {
    { BATM_HDRSZf, 7, 0, SOCF_LE },
    { BATM_RSVDf, 9, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXCASDELr_fields[] = {
    { BATM_CHGDELf, 3, 10, SOCF_LE },
    { BATM_NCHGDELf, 3, 13, SOCF_LE },
    { BATM_RSVDf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TXCFr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXCF_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TXCF_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TXCF_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXCF_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXCF_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TXCF_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TXCF_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TXCF_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TXCF_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TXCF_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TXCLr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXCL_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TXCL_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TXCL_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXCL_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXCL_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TXCL_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TXCL_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TXCL_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TXCL_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TXCL_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_TXFIFO_STATr_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TXFIFO_STAT_BCM53400_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM53570_A0r_fields[] = {
    { TXFIFO_EMPTYf, 1, 2, SOCF_RO|SOCF_RES },
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM88375_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TXFIFO_STAT_BCM88375_B0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM88470_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXFIFO_STAT_BCM88470_B0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM88675_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TXFIFO_STAT_BCM88675_B0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM88680_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXFILLTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXFILLTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXHDRCFG_CHID_0r_fields[] = {
    { BATM_ARBIf, 1, 9, 0 },
    { BATM_DBAf, 1, 8, 0 },
    { BATM_HDRSZf, 7, 0, SOCF_LE },
    { BATM_HDSLf, 1, 7, 0 },
    { BATM_RSVDf, 6, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TXLLFCMSGCNTr_fields[] = {
    { TXLLFCMSGCNT_STATSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_COUNTER_MEM_PARITY_STATUSr_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 2, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 2, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_CTRLBUF_ECC_STATUSr_fields[] = {
    { ECC_ERRf, 1, 0, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_2Bf, 1, 1, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_MULTIf, 1, 2, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_DATABUF_ECC_STATUSr_fields[] = {
    { ECC_ERRf, 1, 0, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_2Bf, 1, 1, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_MULTIf, 1, 2, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_ECC_PARITY_CONTROLr_fields[] = {
    { COUNTERS_MEM_PARITY_ENf, 1, 6, SOCF_RES },
    { CTRLBUF_ECC_ENf, 1, 1, SOCF_RES },
    { DATABUF_ECC_ENf, 1, 0, SOCF_RES },
    { INT2EXT_STREAM_MAP_PARITY_ENf, 1, 4, SOCF_RES },
    { RESICRCBUF_PARITY_ENf, 1, 3, SOCF_RES },
    { RESIDATABUF_ECC_ENf, 1, 2, SOCF_RES },
    { TRIGGERS_MEM_PARITY_ENf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_ECC_PARITY_CONTROL_BCM56260_A0r_fields[] = {
    { COUNTERS_MEM_PARITY_ENf, 1, 6, SOCF_RES },
    { CSTATEBUF_PARITY_ENf, 1, 1, SOCF_RES },
    { DATABUF_ECC_ENf, 1, 0, SOCF_RES },
    { INT2EXT_STREAM_MAP_PARITY_ENf, 1, 4, SOCF_RES },
    { RESICRCBUF_PARITY_ENf, 1, 3, SOCF_RES },
    { RESIDATABUF_ECC_ENf, 1, 2, SOCF_RES },
    { TRIGGERS_MEM_PARITY_ENf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_HW_RESET_CONTROL_1r_fields[] = {
    { COUNTf, 16, 0, SOCF_LE },
    { DONEf, 1, 18, SOCF_RWBW|SOCF_RES },
    { RESET_ALLf, 1, 16, 0 },
    { VALIDf, 1, 17, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_HW_RESET_CONTROL_1_BCM56260_A0r_fields[] = {
    { COUNTf, 16, 0, SOCF_LE },
    { DONEf, 1, 18, SOCF_RWBW|SOCF_RES },
    { RESET_ALLf, 1, 16, 0 },
    { VALIDf, 1, 17, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_INTR_ENABLEr_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RES },
    { CTRLBUF_ECC_ERRf, 1, 5, SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_INTR_ENABLE_BCM56260_A0r_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RES },
    { CSTATEBUF_PARITY_ERRf, 1, 5, SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_INTR_STATUSr_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RWBW|SOCF_RES },
    { CTRLBUF_ECC_ERRf, 1, 5, SOCF_RWBW|SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RWBW|SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RWBW|SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RWBW|SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RWBW|SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_INTR_STATUS_BCM56260_A0r_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RWBW|SOCF_RES },
    { CSTATEBUF_PARITY_ERRf, 1, 5, SOCF_RWBW|SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RWBW|SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RWBW|SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RWBW|SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RWBW|SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_MIN_STARTCNTr_fields[] = {
    { LP_STARTCNTf, 3, 3, SOCF_LE },
    { NLP_STARTCNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_MIN_STARTCNT_BCM56260_A0r_fields[] = {
    { LP_STARTCNTf, 3, 3, SOCF_LE },
    { NLP_STARTCNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PFC_CONTROLr_fields[] = {
    { MAX_BUF_DEPTHf, 9, 1, SOCF_LE },
    { PFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PFC_CONTROL_BCM56260_A0r_fields[] = {
    { MAX_BUF_DEPTHf, 9, 1, SOCF_LE },
    { PFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_CREDIT_RESETr_fields[] = {
    { SUB_PORT_0f, 1, 0, 0 },
    { SUB_PORT_1f, 1, 1, 0 },
    { SUB_PORT_2f, 1, 2, 0 },
    { SUB_PORT_3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_CREDIT_RESET_BCM56260_A0r_fields[] = {
    { SUB_PORT_0f, 1, 0, 0 },
    { SUB_PORT_1f, 1, 1, 0 },
    { SUB_PORT_2f, 1, 2, 0 },
    { SUB_PORT_3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_ENABLEr_fields[] = {
    { LP_ENABLEf, 4, 0, SOCF_LE },
    { PORT_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_ENABLE_BCM56260_A0r_fields[] = {
    { LP_ENABLEf, 4, 0, SOCF_LE },
    { PORT_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_FAR_END_MAC_ADDRr_fields[] = {
    { MAC_ADDRf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_LP_MODE_CONTROLr_fields[] = {
    { DISABLE_REGEN_FRAME_CRCf, 1, 2, 0 },
    { HEADER_MODEf, 1, 0, 0 },
    { PENULTIMATE_MODEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r_fields[] = {
    { DISABLE_REGEN_FRAME_CRCf, 1, 2, 0 },
    { HEADER_MODEf, 1, 0, 0 },
    { PENULTIMATE_MODEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_PKT_SOP_ENABLEr_fields[] = {
    { PORT_ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_RAM_CONTROL_0r_fields[] = {
    { CTRLBUF_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_RAM_CONTROL_1r_fields[] = {
    { DATABUF_DATA_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DATABUF_ECC_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_RAM_CONTROL_2r_fields[] = {
    { RESIDATABUF_STBYf, 1, 0, SOCF_RES },
    { STATS_STBYf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_TCI_FIELD_SELECTORr_fields[] = {
    { SELECTOR_FOR_EOFf, 4, 44, SOCF_LE },
    { SELECTOR_FOR_FIXED1f, 4, 40, SOCF_LE },
    { SELECTOR_FOR_SID0f, 4, 0, SOCF_LE },
    { SELECTOR_FOR_SID1f, 4, 4, SOCF_LE },
    { SELECTOR_FOR_SID2f, 4, 8, SOCF_LE },
    { SELECTOR_FOR_SID3f, 4, 12, SOCF_LE },
    { SELECTOR_FOR_SID4f, 4, 16, SOCF_LE },
    { SELECTOR_FOR_SID5f, 4, 20, SOCF_LE },
    { SELECTOR_FOR_SID6f, 4, 24, SOCF_LE },
    { SELECTOR_FOR_SID7f, 4, 28, SOCF_LE },
    { SELECTOR_FOR_SID8f, 4, 32, SOCF_LE },
    { SELECTOR_FOR_SID9f, 4, 36, SOCF_LE },
    { SELECTOR_FOR_SOFf, 4, 48, SOCF_LE }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_TCI_FIELD_SELECTOR_BCM56260_A0r_fields[] = {
    { SELECTOR_FOR_EOFf, 4, 44, SOCF_LE },
    { SELECTOR_FOR_FIXED1f, 4, 40, SOCF_LE },
    { SELECTOR_FOR_SID0f, 4, 0, SOCF_LE },
    { SELECTOR_FOR_SID1f, 4, 4, SOCF_LE },
    { SELECTOR_FOR_SID2f, 4, 8, SOCF_LE },
    { SELECTOR_FOR_SID3f, 4, 12, SOCF_LE },
    { SELECTOR_FOR_SID4f, 4, 16, SOCF_LE },
    { SELECTOR_FOR_SID5f, 4, 20, SOCF_LE },
    { SELECTOR_FOR_SID6f, 4, 24, SOCF_LE },
    { SELECTOR_FOR_SID7f, 4, 28, SOCF_LE },
    { SELECTOR_FOR_SID8f, 4, 32, SOCF_LE },
    { SELECTOR_FOR_SID9f, 4, 36, SOCF_LE },
    { SELECTOR_FOR_SOFf, 4, 48, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_TRIGGER_MEM_PARITY_STATUSr_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 3, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 3, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TXPFr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXPF_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TXPF_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TXPF_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXPF_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXPF_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TXPF_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TXPF_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TXPF_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TXPF_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TXPF_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TXPPr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXPP_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TXPP_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TXPP_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXPP_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXPP_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TXPP_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TXPP_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TXPP_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TXPP_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TXPP_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXPREAMBLEr_fields[] = {
    { BATM_RESERVEDf, 12, 4, SOCF_LE|SOCF_RES },
    { BATM_TXPREAMBLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRICr_fields[] = {
    { DEST_ID_FTMH_MCID_MSBf, 5, 4, SOCF_LE },
    { DEST_ID_IS_FTMH_OUTLIF_ENf, 1, 1, 0 },
    { FORCE_DEST_ID_IS_FTMH_MCIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88270_A0r_fields[] = {
    { DEST_ID_FTMH_MCID_MSBf, 5, 4, SOCF_LE },
    { DEST_ID_IS_FTMH_OUTLIF_ENf, 1, 1, 0 },
    { FORCE_DEST_ID_IS_FTMH_MCIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88470_B0r_fields[] = {
    { DEST_ID_FTMH_MCID_MSBf, 5, 4, SOCF_LE },
    { DEST_ID_IS_FTMH_OUTLIF_ENf, 1, 1, 0 },
    { FORCE_DEST_ID_IS_FTMH_MCIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DTQ_CRDIT_STATUSr_fields[] = {
    { DTQ_N_CRDT_CNTf, 5, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_CNT_MAXf, 5, 10, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_CNT_MINf, 5, 5, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_EMPTYf, 1, 15, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_FULLf, 1, 16, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_OVERFLOWf, 1, 18, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_UNDERFLOWf, 1, 17, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DTQ_CRDIT_STATUS_BCM88470_B0r_fields[] = {
    { DTQ_N_CRDT_CNTf, 5, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_CNT_MAXf, 5, 10, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_CNT_MINf, 5, 5, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_EMPTYf, 1, 15, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_FULLf, 1, 16, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_OVERFLOWf, 1, 18, SOCF_RO|SOCF_SIG },
    { DTQ_N_CRDT_UNDERFLOWf, 1, 17, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DTQ_STATUSr_fields[] = {
    { DTQ_N_DESC_CNTf, 10, 30, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_DESC_CNT_MAXf, 10, 50, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_DESC_CNT_MINf, 10, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNTf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNT_MAXf, 10, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNT_MINf, 10, 10, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DTQ_STATUS_BCM88470_B0r_fields[] = {
    { DTQ_N_DESC_CNTf, 10, 30, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_DESC_CNT_MAXf, 10, 50, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_DESC_CNT_MINf, 10, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNTf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNT_MAXf, 10, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_N_WORD_CNT_MINf, 10, 10, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_1B_ERR_CNT_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_1B_ERR_CNT_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_2B_ERR_CNT_BCM88270_A0r_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_2B_ERR_CNT_BCM88470_B0r_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_INITIATEr_fields[] = {
    { DRAM_CTQ_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { DRAM_DTQ_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { DRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { DRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { SRAM_CTQ_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { SRAM_DTQ_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { SRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields[] = {
    { DDP_RXI_MEM_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { DRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { DRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { ITE_RXI_MEM_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { SRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 4, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields[] = {
    { DRAM_CTQ_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { DRAM_DTQ_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { DRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { DRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { SRAM_CTQ_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { SRAM_DTQ_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { SRAM_EGQD_INITIATE_ECC_1B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { DRAM_CTQ_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { DRAM_DTQ_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQC_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { DRAM_EGQD_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { SRAM_CTQ_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { SRAM_DTQ_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { SRAM_EGQD_ECC_1B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields[] = {
    { DDP_RXI_MEM_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { DRAM_EGQC_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQD_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { ITE_RXI_MEM_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { SRAM_EGQD_ECC_1B_ERR_MASKf, 1, 4, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields[] = {
    { DRAM_CTQ_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { DRAM_DTQ_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQC_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { DRAM_EGQD_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { SRAM_CTQ_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { SRAM_DTQ_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { SRAM_EGQD_ECC_1B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_INITIATEr_fields[] = {
    { DRAM_CTQ_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { DRAM_DTQ_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { DRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { DRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { SRAM_CTQ_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { SRAM_DTQ_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { SRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields[] = {
    { DDP_RXI_MEM_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { DRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { DRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { ITE_RXI_MEM_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { SRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 4, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields[] = {
    { DRAM_CTQ_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { DRAM_DTQ_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { DRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { DRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { SRAM_CTQ_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { SRAM_DTQ_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { SRAM_EGQC_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { SRAM_EGQD_INITIATE_ECC_2B_ERRf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { DRAM_CTQ_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { DRAM_DTQ_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQC_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { DRAM_EGQD_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { SRAM_CTQ_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { SRAM_DTQ_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { SRAM_EGQD_ECC_2B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields[] = {
    { DDP_RXI_MEM_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { DRAM_EGQC_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQD_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { ITE_RXI_MEM_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { SRAM_EGQD_ECC_2B_ERR_MASKf, 1, 4, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields[] = {
    { DRAM_CTQ_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { DRAM_DTQ_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { DRAM_EGQC_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { DRAM_EGQD_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { SRAM_CTQ_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { SRAM_DTQ_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { SRAM_EGQC_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { SRAM_EGQD_ECC_2B_ERR_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTERr_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_INTf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 2, SOCF_SIG|SOCF_INTR },
    { PARITY_ERR_INTf, 1, 0, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 2, 0 },
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_EGQ_COUNTERr_fields[] = {
    { LOC_DRAM_PACKET_CNTf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_DRAM_SEGMENT_CNTf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_PACKET_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_SEGMENT_CNTf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_EGQ_COUNTER_BCM88270_A0r_fields[] = {
    { LOC_DRAM_PACKET_CNTf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_DRAM_SEGMENT_CNTf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_PACKET_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_SEGMENT_CNTf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_EGQ_COUNTER_BCM88470_B0r_fields[] = {
    { LOC_DRAM_PACKET_CNTf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_DRAM_SEGMENT_CNTf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_PACKET_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOC_SRAM_SEGMENT_CNTf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ERROR_INITIATION_DATA_BCM88270_A0r_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_ERROR_INITIATION_DATA_BCM88470_B0r_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_FC_STATUS_VECr_fields[] = {
    { DTQ_FAB_OVTH_1_STICKYf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_FAB_OVTH_2_STICKYf, 6, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_FAB_SPR_OVTH_STICKYf, 6, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_IPS_NOT_RDY_STICKYf, 1, 44, SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_1_STICKYf, 2, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_2_STICKYf, 2, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_SPR_OVTH_STICKYf, 2, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { GCI_FMC_FC_STICKYf, 1, 52, SOCF_RO|SOCF_SIG },
    { LTQ_IPS_NOT_RDY_STICKYf, 1, 48, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_AF_STICKYf, 1, 36, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_GEN_RCI_STICKYf, 1, 40, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_FC_STATUS_VEC_BCM88270_A0r_fields[] = {
    { DTQ_IPS_NOT_RDY_STICKYf, 1, 20, SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_1_STICKYf, 2, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_2_STICKYf, 2, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_SPR_OVTH_STICKYf, 2, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_IPS_NOT_RDY_STICKYf, 1, 24, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_AF_STICKYf, 1, 12, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_GEN_RCI_STICKYf, 1, 16, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_FC_STATUS_VEC_BCM88470_B0r_fields[] = {
    { DTQ_FAB_OVTH_1_STICKYf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_FAB_OVTH_2_STICKYf, 6, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_FAB_SPR_OVTH_STICKYf, 6, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_IPS_NOT_RDY_STICKYf, 1, 44, SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_1_STICKYf, 2, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_OVTH_2_STICKYf, 2, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DTQ_LOC_SPR_OVTH_STICKYf, 2, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { GCI_FMC_FC_STICKYf, 1, 52, SOCF_RO|SOCF_SIG },
    { LTQ_IPS_NOT_RDY_STICKYf, 1, 48, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_AF_STICKYf, 1, 36, SOCF_RO|SOCF_SIG },
    { TXQ_2_FDA_GEN_RCI_STICKYf, 1, 40, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_FDT_COUNTERr_fields[] = {
    { PRG_0_BURST_CNTf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_0_PACKET_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_0_SEGMENT_CNTf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_BURST_CNTf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_PACKET_CNTf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_SEGMENT_CNTf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_BURST_CNTf, 32, 256, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_PACKET_CNTf, 32, 192, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_SEGMENT_CNTf, 32, 224, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_BURST_CNTf, 32, 352, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_PACKET_CNTf, 32, 288, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_SEGMENT_CNTf, 32, 320, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_FDT_COUNTER_BCM88470_B0r_fields[] = {
    { PRG_0_BURST_CNTf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_0_PACKET_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_0_SEGMENT_CNTf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_BURST_CNTf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_PACKET_CNTf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_1_SEGMENT_CNTf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_BURST_CNTf, 32, 256, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_PACKET_CNTf, 32, 192, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_2_SEGMENT_CNTf, 32, 224, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_BURST_CNTf, 32, 352, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_PACKET_CNTf, 32, 288, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PRG_3_SEGMENT_CNTf, 32, 320, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_FDT_PRG_COUNTER_CFGr_fields[] = {
    { PRG_N_CNT_CFG_CTXT_MASKf, 1, 4, 0 },
    { PRG_N_CNT_CFG_CTXT_VALf, 2, 5, SOCF_LE },
    { PRG_N_CNT_CFG_MC_MASKf, 1, 0, 0 },
    { PRG_N_CNT_CFG_MC_VALf, 1, 1, 0 },
    { PRG_N_CNT_CFG_SRAM_MASKf, 1, 2, 0 },
    { PRG_N_CNT_CFG_SRAM_VALf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_FDT_PRG_COUNTER_CFG_BCM88470_B0r_fields[] = {
    { PRG_N_CNT_CFG_CTXT_MASKf, 1, 4, 0 },
    { PRG_N_CNT_CFG_CTXT_VALf, 2, 5, SOCF_LE },
    { PRG_N_CNT_CFG_MC_MASKf, 1, 0, 0 },
    { PRG_N_CNT_CFG_MC_VALf, 1, 1, 0 },
    { PRG_N_CNT_CFG_SRAM_MASKf, 1, 2, 0 },
    { PRG_N_CNT_CFG_SRAM_VALf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_GLOBAL_GENERAL_CFG_1r_fields[] = {
    { MESH_MODEf, 1, 0, 0 },
    { RESERVED_QTSf, 2, 1, SOCF_LE|SOCF_RES },
    { TDM_ATTRIBUTEf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_GLOBAL_GENERAL_CFG_1_BCM88270_A0r_fields[] = {
    { MESH_MODEf, 1, 0, 0 },
    { RESERVED_QTSf, 2, 1, SOCF_LE|SOCF_RES },
    { TDM_ATTRIBUTEf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields[] = {
    { MESH_MODEf, 1, 0, 0 },
    { RESERVED_QTSf, 2, 1, SOCF_LE|SOCF_RES },
    { TDM_ATTRIBUTEf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_GLOBAL_MEM_OPTIONSr_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields[] = {
    { CPU_BYPASS_ECC_PARf, 1, 2, 0 },
    { DISMEMf, 1, 0, 0 },
    { DIS_ECCf, 1, 1, 0 },
    { MEM_LWM_DISABLEf, 1, 4, 0 },
    { MEM_RC_DISABLEf, 1, 5, 0 },
    { WRITE_TO_XORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTIONr_fields[] = {
    { ONE_PLUS_ONE_PORT_PROTECT_CFGf, 8, 1, SOCF_LE },
    { ONE_PLUS_ONE_PORT_PROTECT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88270_A0r_fields[] = {
    { ONE_PLUS_ONE_PORT_PROTECT_CFGf, 8, 1, SOCF_LE },
    { ONE_PLUS_ONE_PORT_PROTECT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88470_B0r_fields[] = {
    { ONE_PLUS_ONE_PORT_PROTECT_CFGf, 8, 1, SOCF_LE },
    { ONE_PLUS_ONE_PORT_PROTECT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_GTIMER_CONFIGURATION_BCM88270_A0r_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_GTIMER_CONFIGURATION_BCM88470_B0r_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 },
    { GTIMER_TRIGGERf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMANDr_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_ADDRESSr_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE },
    { INDIRECT_COMMAND_TYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE },
    { INDIRECT_COMMAND_STATUSf, 1, 31, 0 },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, 0 },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENTr_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 60, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 60, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 60, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WIDE_MEMr_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields[] = {
    { INDIRECT_WIDE_ADDR_AUTOf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 60, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 60, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 60, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INDIRECT_FORCE_BUBBLEr_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields[] = {
    { FORCE_BUBBLE_ENf, 1, 0, 0 },
    { FORCE_BUBBLE_PERIODf, 15, 1, SOCF_LE },
    { FORCE_BUBBLE_PULSE_WIDTHf, 2, 16, SOCF_LE },
    { FORCE_BUBBLE_STATUSf, 1, 18, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ERROR_DTQ_CRDT_OVERFLOW_MASKf, 1, 1, 0 },
    { ERROR_DTQ_CRDT_UNDERFLOW_MASKf, 1, 2, 0 },
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERROR_TWO_FDT_REQUESTS_MASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields[] = {
    { ERROR_DTQ_CRDT_OVERFLOW_MASKf, 1, 1, 0 },
    { ERROR_DTQ_CRDT_UNDERFLOW_MASKf, 1, 2, 0 },
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERROR_TWO_FDT_REQUESTS_MASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTERr_fields[] = {
    { ERROR_DTQ_CRDT_OVERFLOWf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ERROR_DTQ_CRDT_UNDERFLOWf, 1, 2, SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERROR_TWO_FDT_REQUESTSf, 1, 3, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTER_BCM88270_A0r_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTER_BCM88470_B0r_fields[] = {
    { ERROR_DTQ_CRDT_OVERFLOWf, 1, 1, SOCF_SIG|SOCF_INTR },
    { ERROR_DTQ_CRDT_UNDERFLOWf, 1, 2, SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERROR_TWO_FDT_REQUESTSf, 1, 3, SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_LOCAL_FIFO_CFGr_fields[] = {
    { DRAM_DTQ_LOC_EGQ_FC_THf, 8, 64, SOCF_LE },
    { DRAM_DTQ_LOC_GEN_RCI_THf, 8, 72, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 48, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 56, SOCF_LE },
    { DRAM_DTQ_LOC_SPR_FC_THf, 8, 40, SOCF_LE },
    { SRAM_DTQ_LOC_EGQ_FC_THf, 8, 24, SOCF_LE },
    { SRAM_DTQ_LOC_GEN_RCI_THf, 8, 32, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 8, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 16, SOCF_LE },
    { SRAM_DTQ_LOC_SPR_FC_THf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_LOCAL_FIFO_CFG_BCM88270_A0r_fields[] = {
    { DRAM_DTQ_LOC_EGQ_FC_THf, 8, 64, SOCF_LE },
    { DRAM_DTQ_LOC_GEN_RCI_THf, 8, 72, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 48, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 56, SOCF_LE },
    { DRAM_DTQ_LOC_SPR_FC_THf, 8, 40, SOCF_LE },
    { SRAM_DTQ_LOC_EGQ_FC_THf, 8, 24, SOCF_LE },
    { SRAM_DTQ_LOC_GEN_RCI_THf, 8, 32, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 8, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 16, SOCF_LE },
    { SRAM_DTQ_LOC_SPR_FC_THf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_LOCAL_FIFO_CFG_BCM88470_B0r_fields[] = {
    { DRAM_DTQ_LOC_EGQ_FC_THf, 8, 64, SOCF_LE },
    { DRAM_DTQ_LOC_GEN_RCI_THf, 8, 72, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 48, SOCF_LE },
    { DRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 56, SOCF_LE },
    { DRAM_DTQ_LOC_SPR_FC_THf, 8, 40, SOCF_LE },
    { SRAM_DTQ_LOC_EGQ_FC_THf, 8, 24, SOCF_LE },
    { SRAM_DTQ_LOC_GEN_RCI_THf, 8, 32, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_1f, 8, 8, SOCF_LE },
    { SRAM_DTQ_LOC_PDQ_FC_TH_2f, 8, 16, SOCF_LE },
    { SRAM_DTQ_LOC_SPR_FC_THf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_LTQ_STATUSr_fields[] = {
    { LTQ_N_WORD_CNTf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MAXf, 11, 22, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MINf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_LTQ_STATUS_BCM88270_A0r_fields[] = {
    { LTQ_N_WORD_CNTf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MAXf, 11, 22, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MINf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_LTQ_STATUS_BCM88470_B0r_fields[] = {
    { LTQ_N_WORD_CNTf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MAXf, 11, 22, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LTQ_N_WORD_CNT_MINf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITYr_fields[] = {
    { DTQ_FAB_OVTH_1_FLIPf, 1, 0, 0 },
    { DTQ_FAB_OVTH_2_FLIPf, 1, 1, 0 },
    { DTQ_FAB_SPR_OVTH_FLIPf, 1, 2, 0 },
    { DTQ_IPS_NOT_RDY_FLIPf, 1, 8, 0 },
    { DTQ_LOC_OVTH_1_FLIPf, 1, 3, 0 },
    { DTQ_LOC_OVTH_2_FLIPf, 1, 4, 0 },
    { DTQ_LOC_SPR_OVTH_FLIPf, 1, 5, 0 },
    { GCI_FMC_FC_FLIPf, 1, 10, 0 },
    { LTQ_IPS_NOT_RDY_FLIPf, 1, 9, 0 },
    { TXQ_2_FDA_AF_FLIPf, 1, 6, 0 },
    { TXQ_2_FDA_GEN_RCI_FLIPf, 1, 7, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88270_A0r_fields[] = {
    { DTQ_IPS_NOT_RDY_FLIPf, 1, 5, 0 },
    { DTQ_LOC_OVTH_1_FLIPf, 1, 0, 0 },
    { DTQ_LOC_OVTH_2_FLIPf, 1, 1, 0 },
    { DTQ_LOC_SPR_OVTH_FLIPf, 1, 2, 0 },
    { LTQ_IPS_NOT_RDY_FLIPf, 1, 6, 0 },
    { TXQ_2_FDA_AF_FLIPf, 1, 3, 0 },
    { TXQ_2_FDA_GEN_RCI_FLIPf, 1, 4, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88470_B0r_fields[] = {
    { DTQ_FAB_OVTH_1_FLIPf, 1, 0, 0 },
    { DTQ_FAB_OVTH_2_FLIPf, 1, 1, 0 },
    { DTQ_FAB_SPR_OVTH_FLIPf, 1, 2, 0 },
    { DTQ_IPS_NOT_RDY_FLIPf, 1, 8, 0 },
    { DTQ_LOC_OVTH_1_FLIPf, 1, 3, 0 },
    { DTQ_LOC_OVTH_2_FLIPf, 1, 4, 0 },
    { DTQ_LOC_SPR_OVTH_FLIPf, 1, 5, 0 },
    { GCI_FMC_FC_FLIPf, 1, 10, 0 },
    { LTQ_IPS_NOT_RDY_FLIPf, 1, 9, 0 },
    { TXQ_2_FDA_AF_FLIPf, 1, 6, 0 },
    { TXQ_2_FDA_GEN_RCI_FLIPf, 1, 7, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_MIRROR_ADDRr_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_MTCDr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_MTCD_BCM88270_A0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_MTCD_BCM88470_B0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, SOCF_RO|SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_MTCPr_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_MTCP_BCM88270_A0r_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_MTCP_BCM88470_B0r_fields[] = {
    { ITEM_0_13f, 14, 0, SOCF_LE },
    { ITEM_14_14f, 1, 14, 0 },
    { ITEM_15_15f, 1, 15, 0 },
    { ITEM_16_16f, 1, 16, 0 },
    { ITEM_19_30f, 12, 19, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 },
    { ITEM_32_32f, 1, 32, 0 },
    { ITEM_33_33f, 1, 33, 0 },
    { ITEM_34_34f, 1, 34, 0 },
    { ITEM_35_35f, 1, 35, 0 },
    { ITEM_37_52f, 16, 37, SOCF_LE },
    { ITEM_53_53f, 1, 53, 0 },
    { ITEM_54_54f, 1, 54, 0 },
    { ITEM_55_55f, 1, 55, 0 },
    { ITEM_56_56f, 1, 56, 0 },
    { ITEM_57_57f, 1, 57, 0 },
    { ITEM_58_58f, 1, 58, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_1r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_2r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_3r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_0_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_0_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_1_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_1_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_2_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_2_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_3_BCM88270_A0r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RESERVED_SPARE_3_BCM88470_B0r_fields[] = {
    { RESERVED_SPARE_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_RXI_COUNTERr_fields[] = {
    { DDP_RXI_CREDITSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_WORDSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_CREDITSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_WORDSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_RXI_COUNTER_BCM88270_A0r_fields[] = {
    { DDP_RXI_CREDITSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_WORDSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_CREDITSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_WORDSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_RXI_COUNTER_BCM88470_B0r_fields[] = {
    { DDP_RXI_CREDITSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DDP_RXI_WORDSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_CREDITSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ITE_RXI_WORDSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_SBUS_BROADCAST_ID_BCM88270_A0r_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SBUS_BROADCAST_ID_BCM88470_B0r_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, 0 }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_TXI_COUNTERr_fields[] = {
    { EGQ_TXI_CREDITSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_WORDSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_CREDITSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_WORDSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_TXI_COUNTER_BCM88270_A0r_fields[] = {
    { EGQ_TXI_CREDITSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_WORDSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_CREDITSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_WORDSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_TXI_COUNTER_BCM88470_B0r_fields[] = {
    { EGQ_TXI_CREDITSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_NOT_READYf, 32, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { EGQ_TXI_WORDSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_CREDITSf, 32, 128, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_NOT_READYf, 32, 160, SOCF_LE|SOCF_RO|SOCF_SIG },
    { IPS_TXI_WORDSf, 32, 96, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_TXQ_DEBUG_CONFIGURATIONr_fields[] = {
    { DTQ_STOP_DEQf, 6, 0, SOCF_LE },
    { LTQ_STOP_DEQf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88270_A0r_fields[] = {
    { DTQ_STOP_DEQf, 6, 0, SOCF_LE },
    { FC_TH_COMPARED_TO_SEG_COUNT_CHICKENf, 1, 8, 0 },
    { IRDY_COMPARED_TO_SEG_COUNT_CHICKENf, 1, 9, 0 },
    { LTQ_STOP_DEQf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88470_B0r_fields[] = {
    { DTQ_STOP_DEQf, 6, 0, SOCF_LE },
    { LTQ_STOP_DEQf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_TXQ_GENERAL_CONFIGURATIONr_fields[] = {
    { DTQ_DEQUEUE_WHEN_EOB_ON_QUEUEf, 6, 4, SOCF_LE },
    { DTQ_IS_MC_BMAPf, 3, 10, SOCF_LE },
    { DTQ_MODEf, 2, 0, SOCF_LE },
    { Q_0_Q_12_INTERLEAVE_ENf, 1, 2, 0 },
    { Q_1_Q_2_INTERLEAVE_ENf, 1, 3, 0 },
    { STOP_GCI_ON_EOBf, 1, 13, 0 }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88270_A0r_fields[] = {
    { DTQ_DEQUEUE_WHEN_EOB_ON_QUEUEf, 6, 4, SOCF_LE },
    { DTQ_IS_MC_BMAPf, 3, 10, SOCF_LE },
    { DTQ_MODEf, 2, 0, SOCF_LE },
    { Q_0_Q_12_INTERLEAVE_ENf, 1, 2, 0 },
    { Q_1_Q_2_INTERLEAVE_ENf, 1, 3, 0 },
    { STOP_GCI_ON_EOBf, 1, 13, 0 }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88470_B0r_fields[] = {
    { DTQ_DEQUEUE_WHEN_EOB_ON_QUEUEf, 6, 4, SOCF_LE },
    { DTQ_IS_MC_BMAPf, 3, 10, SOCF_LE },
    { DTQ_MODEf, 2, 0, SOCF_LE },
    { Q_0_Q_12_INTERLEAVE_ENf, 1, 2, 0 },
    { Q_1_Q_2_INTERLEAVE_ENf, 1, 3, 0 },
    { STOP_GCI_ON_EOBf, 1, 13, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXRTPTS1_CHID_0r_fields[] = {
    { BATM_RTPTSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TX_CNT_CONFIGr_fields[] = {
    { COS_PRIf, 4, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TX_CNT_CONFIG_64r_fields[] = {
    { CNGf, 2, 33, SOCF_LE },
    { COS_PRIf, 15, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56624_A0r_fields[] = {
    { COS_PRIf, 6, 16, SOCF_LE },
    { DST_PORTf, 6, 10, SOCF_LE },
    { SRC_PORTf, 6, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56640_A0r_fields[] = {
    { CNGf, 2, 27, SOCF_LE },
    { COS_PRIf, 11, 16, SOCF_LE },
    { DST_PORTf, 6, 10, SOCF_LE },
    { SRC_PORTf, 6, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56820_A0r_fields[] = {
    { COS_PRIf, 5, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56840_A0r_fields[] = {
    { CNGf, 2, 25, SOCF_LE },
    { COS_PRIf, 7, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56850_A0r_fields[] = {
    { CNGf, 2, 30, SOCF_LE },
    { COS_PRIf, 12, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56960_A0r_fields[] = {
    { CNGf, 2, 30, SOCF_LE },
    { COS_PRIf, 12, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM88732_A0r_fields[] = {
    { ALL_DROP_ACCEPTf, 2, 20, SOCF_LE },
    { CNGf, 3, 22, SOCF_LE },
    { COSf, 4, 15, SOCF_LE },
    { DST_PORTf, 5, 5, SOCF_LE },
    { ECN_MARKEDf, 2, 25, SOCF_LE },
    { ENQ_DEQf, 1, 19, 0 },
    { PRI_PGf, 5, 10, SOCF_LE },
    { SRC_PORTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG0r_fields[] = {
    { CRC_MODEf, 1, 0, 0 },
    { DYNAMIC_MODEf, 1, 2, 0 },
    { GRANT_SFI_DELAYf, 10, 11, SOCF_LE },
    { INITf, 1, 28, SOCF_PUNCH },
    { INIT_DONEf, 1, 29, SOCF_W1TC },
    { LENGTH_MODEf, 1, 1, 0 },
    { NUM_GRANTSf, 1, 21, 0 },
    { SOURCE_NODEf, 8, 3, SOCF_LE },
    { START_SFI_SEQf, 6, 22, SOCF_LE },
    { TX_TREX2_DEBUG_ENABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG1r_fields[] = {
    { DISABLE_QM_CONTINUATIONf, 1, 24, 0 },
    { HALT_DELAYf, 8, 6, SOCF_LE },
    { MAX_GRANT_TO_DEQf, 10, 14, SOCF_LE },
    { SFI_RND_SIZEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG2r_fields[] = {
    { FIRSTCI_SEQSTART0f, 2, 0, SOCF_LE },
    { FIRSTCI_SEQSTART1f, 2, 2, SOCF_LE },
    { FIRSTCI_SEQSTART2f, 2, 4, SOCF_LE },
    { FIRSTCI_SEQSTART3f, 2, 6, SOCF_LE },
    { FIRSTCI_SEQSTART4f, 2, 8, SOCF_LE },
    { FIRSTCI_SEQSTART5f, 2, 10, SOCF_LE },
    { FIRSTCI_SEQSTART6f, 2, 12, SOCF_LE },
    { FIRSTCI_SEQSTART7f, 2, 14, SOCF_LE },
    { FIRSTCI_SEQSTART8f, 2, 16, SOCF_LE },
    { FIRSTCI_SEQSTART9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG3r_fields[] = {
    { FIRSTCI_SEQREADMASK0f, 5, 0, SOCF_LE },
    { FIRSTCI_SEQREADMASK1f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK2f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK3f, 5, 15, SOCF_LE },
    { FIRSTCI_SEQREADMASK4f, 5, 20, SOCF_LE },
    { FIRSTCI_SEQREADMASK5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG4r_fields[] = {
    { FIRSTCI_SEQREADMASK6f, 5, 0, SOCF_LE },
    { FIRSTCI_SEQREADMASK7f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK8f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK9f, 5, 15, SOCF_LE },
    { MAX_8B10B_PACKLETSf, 12, 20, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG5r_fields[] = {
    { MAX_SEQVALUEf, 2, 24, SOCF_LE },
    { SEQ_READMASK0f, 5, 0, SOCF_LE },
    { SEQ_READMASK1f, 5, 6, SOCF_LE },
    { SEQ_READMASK2f, 5, 12, SOCF_LE },
    { SEQ_READMASK3f, 5, 18, SOCF_LE },
    { SEQ_START_2ND_HALF0f, 1, 5, 0 },
    { SEQ_START_2ND_HALF1f, 1, 11, 0 },
    { SEQ_START_2ND_HALF2f, 1, 17, 0 },
    { SEQ_START_2ND_HALF3f, 1, 23, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG6r_fields[] = {
    { TS_TAG_Af, 7, 7, SOCF_LE },
    { TS_TAG_Bf, 7, 21, SOCF_LE },
    { TS_TAG_MASK_Af, 7, 0, SOCF_LE },
    { TS_TAG_MASK_Bf, 7, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_CAPTURE_CONFIGr_fields[] = {
    { CAPTURE_DEQUEUE_REQUESTf, 1, 1, 0 },
    { CAPTURE_TEST_FRAME_HEADERf, 1, 0, 0 },
    { TEST_PCKT_BYTE_CNT_MODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_0r_fields[] = {
    { DEQ_CONTINUATIONf, 1, 29, SOCF_RO },
    { DEQ_IDLEf, 1, 28, SOCF_RO },
    { DEQ_ONE_EXTRA_LINEf, 1, 26, SOCF_RO },
    { DEQ_PLANEf, 1, 27, SOCF_RO },
    { DEQ_QUEUEf, 16, 0, SOCF_LE|SOCF_RO },
    { HEAD_LINESf, 10, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_1r_fields[] = {
    { DEQ_FIRSTf, 1, 29, SOCF_RO },
    { DEQ_HEAD_LLAf, 28, 0, SOCF_LE|SOCF_RO },
    { DEQ_LASTf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_2r_fields[] = {
    { BUFF_LINESf, 10, 19, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR1f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR1_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_3r_fields[] = {
    { DEQ_BUFFERPTR2f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR2_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_4r_fields[] = {
    { DEQ_BUFFERPTR3f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR3_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_5r_fields[] = {
    { DEQ_BUFFERPTR4f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR4_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_GRANT_TO_DEQr_fields[] = {
    { GRANT_TO_DEQ_WATERMARKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_INFO_0r_fields[] = {
    { CI_FIFO_OVERFLOW_STATUSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { EG_SFI_STORE_FORWARD_ERROR_ENf, 1, 19, 0 },
    { SFI_RND_LENGTH_HIGH_WATERMARKf, 5, 11, SOCF_LE|SOCF_RO },
    { SFI_RND_LENGTH_HIGH_WATERMARK_UPDf, 1, 16, SOCF_PUNCH },
    { SFI_TIMER_BUSY_ERROR_ENf, 1, 18, 0 },
    { TX_FATAL_ERROR_STATEf, 1, 10, SOCF_RO },
    { TX_FATAL_ERROR_STATE_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_INFO_1r_fields[] = {
    { QM_CONTINUATION_CLEARED_TXf, 8, 20, SOCF_LE|SOCF_COR },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARKf, 9, 0, SOCF_LE|SOCF_RO },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf, 1, 9, SOCF_PUNCH },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARKf, 9, 10, SOCF_LE|SOCF_RO },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf, 1, 19, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_TEST_PCKT_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_DEBUGr_fields[] = {
    { CBLOCKS_MOD_ENABLE_ECCf, 1, 0, 0 },
    { CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { SFI_CBUFFER_ENABLE_ECCf, 1, 2, 0 },
    { SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_ERROR_0r_fields[] = {
    { CBLOCKS_MOD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CBLOCKS_MOD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { SFI_CBUFFER_A_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_A_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { SFI_CBUFFER_B_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { SFI_CBUFFER_B_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_ERROR_0_MASKr_fields[] = {
    { CBLOCKS_MOD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_STATUS0r_fields[] = {
    { CBLOCKS_MOD_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { SFI_CBUFFER_A_ECC_ERROR_ADDRESSf, 8, 9, SOCF_LE|SOCF_RWBW },
    { SFI_CBUFFER_B_ECC_ERROR_ADDRESSf, 8, 17, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTERr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTERr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
soc_field_info_t soc_TX_ERROR_0r_fields[] = {
    { CI_BUFFER_OVERFLOWf, 1, 11, SOCF_W1TC },
    { CRC_ERRORf, 1, 0, SOCF_W1TC },
    { EG_SFI_STORE_FORWARD_ERRORf, 1, 8, SOCF_W1TC },
    { EQ_DEQ_CNT_ERRORf, 1, 7, SOCF_W1TC },
    { GRANT_TO_DEQDONE_ERRORf, 1, 10, SOCF_W1TC },
    { HEC_CORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { HEC_UNCORRECTABLE_ERRORf, 1, 1, SOCF_W1TC },
    { QM_CONTINUATION_ERRORf, 1, 13, SOCF_W1TC },
    { SFI_8B10B_CAP_ERRORf, 1, 15, SOCF_W1TC },
    { SFI_CBUFFER_OVERFLOWf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_UNDERRUNf, 1, 4, SOCF_W1TC },
    { SFI_DBUFFER_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SFI_DBUFFER_UNDERRUNf, 1, 6, SOCF_W1TC },
    { SFI_READY_ERRORf, 1, 14, SOCF_W1TC },
    { SFI_RND_LENGTH_ERRORf, 1, 12, SOCF_W1TC },
    { SFI_TIMER_BUSY_ERRORf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_0_BCM88230_C0r_fields[] = {
    { CI_BUFFER_OVERFLOWf, 1, 11, SOCF_W1TC },
    { CRC_ERRORf, 1, 0, SOCF_W1TC },
    { EG_SFI_STORE_FORWARD_ERRORf, 1, 8, SOCF_W1TC },
    { EQ_DEQ_CNT_ERRORf, 1, 7, SOCF_W1TC },
    { GRANT_TO_DEQDONE_ERRORf, 1, 10, SOCF_W1TC },
    { HEC_CORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { HEC_UNCORRECTABLE_ERRORf, 1, 1, SOCF_W1TC },
    { QM_CONTINUATION_ERRORf, 1, 13, SOCF_W1TC },
    { SFI_8B10B_CAP_ERRORf, 1, 15, SOCF_W1TC },
    { SFI_CBUFFER_OVERFLOWf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_UNDERRUNf, 1, 4, SOCF_W1TC },
    { SFI_DBUFFER_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SFI_DBUFFER_UNDERRUNf, 1, 6, SOCF_W1TC },
    { SFI_READY_ERRORf, 1, 14, SOCF_W1TC },
    { SFI_RND_LENGTH_ERRORf, 1, 12, SOCF_W1TC },
    { SFI_TIMER_BUSY_ERRORf, 1, 9, SOCF_W1TC },
    { SRC_PORT_LOOKUP_FAILEDf, 1, 16, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
soc_field_info_t soc_TX_ERROR_0_MASKr_fields[] = {
    { CI_BUFFER_OVERFLOW_DISINTf, 1, 11, 0 },
    { CRC_ERROR_DISINTf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_DISINTf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_DISINTf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_DISINTf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_DISINTf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_DISINTf, 1, 13, 0 },
    { SFI_8B10B_CAP_ERROR_DISINTf, 1, 15, 0 },
    { SFI_CBUFFER_OVERFLOW_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_DISINTf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_DISINTf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_DISINTf, 1, 6, 0 },
    { SFI_READY_ERROR_DISINTf, 1, 14, 0 },
    { SFI_RND_LENGTH_ERROR_DISINTf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_DISINTf, 1, 9, 0 }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_0_MASK_BCM88230_C0r_fields[] = {
    { CI_BUFFER_OVERFLOW_DISINTf, 1, 11, 0 },
    { CRC_ERROR_DISINTf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_DISINTf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_DISINTf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_DISINTf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_DISINTf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_DISINTf, 1, 13, 0 },
    { SFI_8B10B_CAP_ERROR_DISINTf, 1, 15, 0 },
    { SFI_CBUFFER_OVERFLOW_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_DISINTf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_DISINTf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_DISINTf, 1, 6, 0 },
    { SFI_READY_ERROR_DISINTf, 1, 14, 0 },
    { SFI_RND_LENGTH_ERROR_DISINTf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_DISINTf, 1, 9, 0 },
    { SRC_PORT_LOOKUP_FAILED_DISINTf, 1, 16, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_HALT_MASK_0r_fields[] = {
    { CI_BUFFER_OVERFLOW_MASKf, 1, 11, 0 },
    { CRC_ERROR_MASKf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_MASKf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_MASKf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_MASKf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_MASKf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_MASKf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_MASKf, 1, 13, 0 },
    { SFI_CBUFFER_OVERFLOW_MASKf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_MASKf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_MASKf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_MASKf, 1, 6, 0 },
    { SFI_RND_LENGTH_ERROR_MASKf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_MASKf, 1, 9, 0 }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TX_HCFC_COUNTERr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_HCFC_COUNTER_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TX_IPG_LENGTHr_fields[] = {
    { TX_IPG_LENGTHf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM53314_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM53400_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM56820_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88375_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88375_B0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88470_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88470_B0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88675_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88675_B0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88680_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTERr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88270_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88270_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88375_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88375_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88470_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88470_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88675_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88675_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_LLFC_LOG_COUNTER_BCM88680_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53570_A0)
soc_field_info_t soc_TX_PAD_THRESHOLDr_fields[] = {
    { TX_PAD_THRESHOLDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_PFC_CONFIGr_fields[] = {
    { PFC_CLR_ECNf, 1, 8, 0 },
    { PFC_ENf, 1, 0, 0 },
    { PFC_SRC_EXTRACT_BIT_OFFSETf, 3, 5, SOCF_LE },
    { PFC_SRC_EXTRACT_BYTE_OFFSETf, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TX_PKT_CNT_39_32_SNAPr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_PKT_HDR_ADJUST4r_fields[] = {
    { GLOBAL_PKT_HDR_ADJUSTf, 7, 0, SOCF_LE },
    { GLOBAL_PKT_HDR_ADJUST_SIGNf, 1, 7, 0 },
    { MC_USE_GLOBAL_LEN_ADJ_IDXf, 1, 8, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TX_PREAMBLEr_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TX_PREAMBLE_BCM53400_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_PREAMBLE_BCM88375_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_PREAMBLE_BCM88375_B0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_PREAMBLE_BCM88470_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_PREAMBLE_BCM88470_B0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_PREAMBLE_BCM88675_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_PREAMBLE_BCM88675_B0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_PREAMBLE_BCM88680_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_RAM_TM0r_fields[] = {
    { CBLOCK_MOD_TMf, 2, 0, SOCF_LE },
    { CISKEW_SEG_RAM_TMf, 2, 2, SOCF_LE },
    { SFI_CBUFFER_TMf, 2, 4, SOCF_LE },
    { SFI_DBUFFER_TMf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_0r_fields[] = {
    { IFH_79_64f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_1r_fields[] = {
    { IFH_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_2r_fields[] = {
    { IFH_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_TS_DATAr_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_TX_TS_DATA_BCM53314_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TX_TS_DATA_BCM53400_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_TS_DATA_BCM88375_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_TS_DATA_BCM88375_B0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_TS_DATA_BCM88470_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_TS_DATA_BCM88470_B0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_TS_DATA_BCM88675_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_TS_DATA_BCM88675_B0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_TS_DATA_BCM88680_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88675_A0)
soc_field_info_t soc_TX_TS_SEQ_IDr_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM53400_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM56440_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88375_A0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88375_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88375_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88375_B0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88470_A0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88470_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88470_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88470_B0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88675_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88675_B0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88680_A0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM88680_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_ENABLEr_fields[] = {
    { INTERRUPT_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_CLEARr_fields[] = {
    { INTR_CLR_TRUSTZONE_ERROR_A9JTAG_M0f, 1, 11, 0 },
    { INTR_CLR_TRUSTZONE_ERROR_USB2D_M0f, 1, 10, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TRUSTZONE_ERROR_AMAC_M0f, 1, 7, 0 },
    { TRUSTZONE_ERROR_AMAC_M1f, 1, 8, 0 },
    { TRUSTZONE_ERROR_CMICD_M0f, 1, 2, 0 },
    { TRUSTZONE_ERROR_EXT_M0f, 1, 3, 0 },
    { TRUSTZONE_ERROR_EXT_M1f, 1, 4, 0 },
    { TRUSTZONE_ERROR_PCIE0_M0f, 1, 0, 0 },
    { TRUSTZONE_ERROR_PCIE1_M0f, 1, 1, 0 },
    { TRUSTZONE_ERROR_SDIO_M0f, 1, 5, 0 },
    { TRUSTZONE_ERROR_SDIO_M1f, 1, 6, 0 },
    { TRUSTZONE_ERROR_USB2H_M0f, 1, 9, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_STATUSr_fields[] = {
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TRUSTZONE_ERROR_A9JTAG_M0f, 1, 11, SOCF_RO },
    { TRUSTZONE_ERROR_AMAC_M0f, 1, 7, SOCF_RO },
    { TRUSTZONE_ERROR_AMAC_M1f, 1, 8, SOCF_RO },
    { TRUSTZONE_ERROR_CMICD_M0f, 1, 2, SOCF_RO },
    { TRUSTZONE_ERROR_EXT_M0f, 1, 3, SOCF_RO },
    { TRUSTZONE_ERROR_EXT_M1_M0f, 1, 4, SOCF_RO },
    { TRUSTZONE_ERROR_PCIE0_M0f, 1, 0, SOCF_RO },
    { TRUSTZONE_ERROR_PCIE1_M0f, 1, 1, SOCF_RO },
    { TRUSTZONE_ERROR_SDIO_M0f, 1, 5, SOCF_RO },
    { TRUSTZONE_ERROR_SDIO_M1f, 1, 6, SOCF_RO },
    { TRUSTZONE_ERROR_USB2D_M0f, 1, 10, SOCF_RO },
    { TRUSTZONE_ERROR_USB2H_M0f, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT0CLRr_fields[] = {
    { DECPROT0_PCIE0_M0_CLRf, 1, 0, 0 },
    { DECPROT0_PCIE1_M0_CLRf, 1, 1, 0 },
    { DECPROT0_PCIE2_M0_CLRf, 1, 2, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0CLR_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_CLRf, 2, 4, SOCF_LE },
    { DECPROT0_EXT_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT0_PCIE0_M0_CLRf, 2, 0, SOCF_LE },
    { DECPROT0_PCIE1_M0_CLRf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0CLR_BCM56160_A0r_fields[] = {
    { DECPROT0_CMICD_M0_CLRf, 1, 4, 0 },
    { DECPROT0_PCIE0_M0_CLRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT0SETr_fields[] = {
    { DECPROT0_PCIE0_M0_SETf, 1, 0, 0 },
    { DECPROT0_PCIE1_M0_SETf, 1, 1, 0 },
    { DECPROT0_PCIE2_M0_SETf, 1, 2, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0SET_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_SETf, 2, 4, SOCF_LE },
    { DECPROT0_EXT_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT0_PCIE0_M0_SETf, 2, 0, SOCF_LE },
    { DECPROT0_PCIE1_M0_SETf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0SET_BCM56160_A0r_fields[] = {
    { DECPROT0_CMICD_M0_SETf, 1, 4, 0 },
    { DECPROT0_PCIE0_M0_SETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT0STATr_fields[] = {
    { DECPROT0_PCIE0_M0_STATf, 1, 0, SOCF_RO },
    { DECPROT0_PCIE1_M0_STATf, 1, 1, SOCF_RO },
    { DECPROT0_PCIE2_M0_STATf, 1, 2, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0STAT_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { DECPROT0_EXT_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT0_PCIE0_M0_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT0_PCIE1_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0STAT_BCM56160_A0r_fields[] = {
    { DECPROT0_CMICD_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT0_PCIE0_M0_STATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT1CLRr_fields[] = {
    { DECPROT1_DMA_M0_CLRf, 1, 5, 0 },
    { DECPROT1_SATA_M0_CLRf, 1, 4, 0 },
    { DECPROT1_SDIO_M0_CLRf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_CLRf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_CLRf, 1, 1, 0 },
    { DECPROT1_USB3H_M0_CLRf, 1, 0, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1CLR_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT1_EXT_M1_CLRf, 2, 0, SOCF_LE },
    { DECPROT1_SDIO_M0_CLRf, 2, 2, SOCF_LE },
    { DECPROT1_SDIO_M1_CLRf, 2, 4, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1CLR_BCM56160_A0r_fields[] = {
    { DECPROT1_A9JTAG_M0_CLRf, 1, 4, 0 },
    { DECPROT1_AMAC_M0_CLRf, 1, 0, 0 },
    { DECPROT1_SDIO_M0_CLRf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_CLRf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_CLRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT1SETr_fields[] = {
    { DECPROT1_DMA_M0_SETf, 1, 5, 0 },
    { DECPROT1_SATA_M0_SETf, 1, 4, 0 },
    { DECPROT1_SDIO_M0_SETf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_SETf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_SETf, 1, 1, 0 },
    { DECPROT1_USB3H_M0_SETf, 1, 0, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1SET_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT1_EXT_M1_SETf, 2, 0, SOCF_LE },
    { DECPROT1_SDIO_M0_SETf, 2, 2, SOCF_LE },
    { DECPROT1_SDIO_M1_SETf, 2, 4, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1SET_BCM56160_A0r_fields[] = {
    { DECPROT1_A9JTAG_M0_SETf, 1, 4, 0 },
    { DECPROT1_AMAC_M0_SETf, 1, 0, 0 },
    { DECPROT1_SDIO_M0_SETf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_SETf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_SETf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT1STATr_fields[] = {
    { DECPROT1_DMA_M0_STATf, 1, 5, SOCF_RO },
    { DECPROT1_SATA_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT1_SDIO_M0_STATf, 1, 3, SOCF_RO },
    { DECPROT1_USB2D_M0_STATf, 1, 2, SOCF_RO },
    { DECPROT1_USB2H_M0_STATf, 1, 1, SOCF_RO },
    { DECPROT1_USB3H_M0_STATf, 1, 0, SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1STAT_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT1_EXT_M1_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT1_SDIO_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { DECPROT1_SDIO_M1_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56160_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1STAT_BCM56160_A0r_fields[] = {
    { DECPROT1_A9JTAG_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT1_AMAC_M0_STATf, 1, 0, SOCF_RO },
    { DECPROT1_SDIO_M0_STATf, 1, 3, SOCF_RO },
    { DECPROT1_USB2D_M0_STATf, 1, 2, SOCF_RO },
    { DECPROT1_USB2H_M0_STATf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT2CLRr_fields[] = {
    { DECPROT1_AMAC_FA_M0_CLRf, 1, 2, 0 },
    { DECPROT1_AMAC_FA_M1_CLRf, 1, 3, 0 },
    { DECPROT1_AMAC_M0_CLRf, 1, 0, 0 },
    { DECPROT1_AMAC_M1_CLRf, 1, 1, 0 },
    { DECPROT1_I2S_M0_CLRf, 1, 4, 0 },
    { DECPROT1_JTAG_M0_CLRf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2CLR_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT2_AMAC_M1_CLRf, 2, 0, SOCF_LE },
    { DECPROT2_USB2D_M0_CLRf, 2, 4, SOCF_LE },
    { DECPROT2_USB2H_M0_CLRf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT2SETr_fields[] = {
    { DECPROT1_AMAC_FA_M0_SETf, 1, 2, 0 },
    { DECPROT1_AMAC_FA_M1_SETf, 1, 3, 0 },
    { DECPROT1_AMAC_M0_SETf, 1, 0, 0 },
    { DECPROT1_AMAC_M1_SETf, 1, 1, 0 },
    { DECPROT1_I2S_M0_SETf, 1, 4, 0 },
    { DECPROT1_JTAG_M0_SETf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2SET_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT2_AMAC_M1_SETf, 2, 0, SOCF_LE },
    { DECPROT2_USB2D_M0_SETf, 2, 4, SOCF_LE },
    { DECPROT2_USB2H_M0_SETf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCDECPROT2STATr_fields[] = {
    { DECPROT1_AMAC_FA_M0_STATf, 1, 2, SOCF_RO },
    { DECPROT1_AMAC_FA_M1_STATf, 1, 3, SOCF_RO },
    { DECPROT1_AMAC_M0_STATf, 1, 0, SOCF_RO },
    { DECPROT1_AMAC_M1_STATf, 1, 1, SOCF_RO },
    { DECPROT1_I2S_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT1_JTAG_M0_STATf, 1, 5, SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2STAT_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT2_AMAC_M1_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT2_USB2D_M0_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { DECPROT2_USB2H_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
soc_field_info_t soc_TZPC_TZPCR0SIZEr_fields[] = {
    { R0SIZEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
soc_field_info_t soc_TZPC_TZPCR0SIZE_BCM53400_A0r_fields[] = {
    { R0SIZEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_64r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_127r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_255r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_511r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_1023r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_1518r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_2047r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_4095r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_9216r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_T_16383r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_1023_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_1023_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_127_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_127_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_1518_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_1518_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_16383_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_16383_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_2047_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_2047_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_255_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_255_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_4095_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_4095_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_511_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_511_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_64_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_64_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_T_9216_BCM88650_B0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_T_9216_BCM88660_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE0_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE1_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE2_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE3_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE4_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAIL_LLAm_fields[] = {
    { BUFFERf, 18, 10, SOCF_LE | SOCF_GLOBAL },
    { BUFFER_OFFSETf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 34, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_NOPm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 248, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_READm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 216, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 7, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 35, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV7f, 156, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_WRITEm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { Gf, 1, 152, 0 | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 216, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 7, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 35, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV7f, 3, 153, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_RAW_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 25, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 192, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_RAW_CMD_WRITEm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 25, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 30, 162, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { S0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { S1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { S2f, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { S3f, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { S4f, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { S5f, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { S6f, 18, 108, SOCF_LE | SOCF_GLOBAL },
    { S7f, 18, 126, SOCF_LE | SOCF_GLOBAL },
    { S8f, 18, 144, SOCF_LE | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 23, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 192, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_CMD_WRITEm_fields[] = {
    { ADATAf, 17, 128, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 23, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 47, 145, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 128, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_WIDE_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 15, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 1, 239, SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_WIDE_CMD_WRITEm_fields[] = {
    { ADATA0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { ADATA1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { ADATA10f, 16, 160, SOCF_LE | SOCF_GLOBAL },
    { ADATA11f, 16, 176, SOCF_LE | SOCF_GLOBAL },
    { ADATA2f, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { ADATA3f, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { ADATA4f, 16, 64, SOCF_LE | SOCF_GLOBAL },
    { ADATA5f, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { ADATA6f, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { ADATA7f, 16, 112, SOCF_LE | SOCF_GLOBAL },
    { ADATA8f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { ADATA9f, 16, 144, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 15, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 1, 239, SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 32, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_FIND_BUCKETm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 88, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_PROPAGATEm_fields[] = {
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 5, 243, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 48, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { TARGETf, 4, 244, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_REPLACEm_fields[] = {
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { BPM_LENGTHf, 8, 216, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 5, 243, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 16, 224, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 24, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 8, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_WRITEm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { BPM_LENGTHf, 8, 216, SOCF_LE | SOCF_GLOBAL },
    { BUCKETf, 12, 192, SOCF_LE | SOCF_GLOBAL },
    { Gf, 1, 152, 0 | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 4, 204, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 3, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 3, 153, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { TARGETf, 4, 244, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_RAW_TCAM_CMD_READm_fields[] = {
    { ADDRf, 11, 224, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 13, 235, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_RAW_TCAM_CMD_WRITEm_fields[] = {
    { ADDRf, 11, 224, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 94, 0, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 94, 96, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 13, 235, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 32, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { VDf, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { VMf, 2, 190, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_BITMAP_MAPPING_TABLEm_fields[] = {
    { DESTINATIONf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_BITMAP_MAPPING_TABLE_BCM88270_A0m_fields[] = {
    { DESTINATIONf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_BITMAP_MAPPING_TABLE_BCM88470_B0m_fields[] = {
    { DESTINATIONf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_DESTINATION_TABLEm_fields[] = {
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { QUEUE_NUMBERf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { TC_PROFILEf, 2, 15, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 17, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_DESTINATION_TABLE_BCM88270_A0m_fields[] = {
    { ECCf, 6, 17, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { QUEUE_NUMBERf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { TC_PROFILEf, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 16, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_DESTINATION_TABLE_BCM88470_B0m_fields[] = {
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { QUEUE_NUMBERf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { TC_PROFILEf, 2, 15, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 17, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_FLOW_AGR_MAPm_fields[] = {
    { ECCf, 6, 23, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_ID_QRTf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { LAG_GROUP_IDf, 10, 13, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_FLOW_AGR_MAP_BCM88270_A0m_fields[] = {
    { ECCf, 6, 23, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_ID_QRTf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { LAG_GROUP_IDf, 10, 13, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_FLOW_AGR_MAP_BCM88470_B0m_fields[] = {
    { ECCf, 6, 23, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FLOW_ID_QRTf, 13, 0, SOCF_LE | SOCF_GLOBAL },
    { LAG_GROUP_IDf, 10, 13, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_FLOW_TABLEm_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PROFILE_0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_3f, 2, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_FLOW_TABLE_BCM88270_A0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PROFILE_0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_3f, 2, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_FLOW_TABLE_BCM88470_B0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PROFILE_0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_3f, 2, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_LAG_MAPPINGm_fields[] = {
    { DESTINATIONf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_LAG_MAPPING_BCM88270_A0m_fields[] = {
    { DESTINATIONf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_LAG_MAPPING_BCM88470_B0m_fields[] = {
    { DESTINATIONf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_LAG_NEXT_MEMBERm_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { OFFSETf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_LAG_NEXT_MEMBER_BCM88270_A0m_fields[] = {
    { OFFSETf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_LAG_NEXT_MEMBER_BCM88470_B0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { OFFSETf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_LAG_TO_LAG_RANGEm_fields[] = {
    { ECCf, 5, 10, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MODEf, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { RANGEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_LAG_TO_LAG_RANGE_BCM88270_A0m_fields[] = {
    { MODEf, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { RANGEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_LAG_TO_LAG_RANGE_BCM88470_B0m_fields[] = {
    { ECCf, 5, 10, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MODEf, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { RANGEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDBm_fields[] = {
    { CUD_0f, 72, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_BCM88270_A0m_fields[] = {
    { CUD_0f, 72, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_BCM88470_B0m_fields[] = {
    { CUD_0f, 72, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_ENTRYm_fields[] = {
    { BMP_PTRf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 53, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_ENTRY_BCM88270_A0m_fields[] = {
    { BMP_PTRf, 16, 36, SOCF_LE | SOCF_GLOBAL },
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 16, 53, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 1, 52, SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 1, 69, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_ENTRY_BCM88470_B0m_fields[] = {
    { BMP_PTRf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 53, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_VECTORm_fields[] = {
    { BITMAP_VECf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 3, 67, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_VECTOR_BCM88270_A0m_fields[] = {
    { BITMAP_VECf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 3, 67, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_BITMAP_REPLICATION_VECTOR_BCM88470_B0m_fields[] = {
    { BITMAP_VECf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 3, 67, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_DOUBLE_REPLICATIONm_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_0f, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_1f, 17, 53, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 1, 71, 0 | SOCF_GLOBAL },
    { LASTf, 1, 70, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_DOUBLE_REPLICATION_BCM88270_A0m_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_0f, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_1f, 17, 53, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 1, 71, 0 | SOCF_GLOBAL },
    { LASTf, 1, 70, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_DOUBLE_REPLICATION_BCM88470_B0m_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_0f, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { DESTINATION_1f, 17, 53, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 1, 71, 0 | SOCF_GLOBAL },
    { LASTf, 1, 70, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_FORMATm_fields[] = {
    { BITMAPf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_FORMAT_BCM88270_A0m_fields[] = {
    { BITMAPf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_FORMAT_BCM88470_B0m_fields[] = {
    { BITMAPf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 66, 0 | SOCF_GLOBAL },
    { OFFSETf, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_POINTER_FORMATm_fields[] = {
    { BMP_PTRf, 17, 18, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_POINTER_FORMAT_BCM88270_A0m_fields[] = {
    { BMP_PTRf, 17, 18, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_EGRESS_BITMAP_POINTER_FORMAT_BCM88470_B0m_fields[] = {
    { BMP_PTRf, 17, 18, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_DOUBLE_CUD_FORMATm_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_2f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_DOUBLE_CUD_FORMAT_BCM88270_A0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_2f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_EGRESS_DOUBLE_CUD_FORMAT_BCM88470_B0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_1f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_2f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TDM_FORMATm_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIFf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_1f, 8, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_2f, 8, 26, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_3f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_4f, 8, 42, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TDM_FORMAT_BCM88270_A0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIFf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_1f, 8, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_2f, 8, 26, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_3f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_4f, 8, 42, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TDM_FORMAT_BCM88470_B0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIFf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_1f, 8, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_2f, 8, 26, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_3f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_4f, 8, 42, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TWO_COPIES_FORMATm_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Af, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Bf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TWO_COPIES_FORMAT_BCM88270_A0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Af, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Bf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_EGRESS_TWO_COPIES_FORMAT_BCM88470_B0m_fields[] = {
    { ENTRY_FORMATf, 3, 69, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 52, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Af, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { OUTLIF_Bf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Af, 8, 36, SOCF_LE | SOCF_GLOBAL },
    { PP_DSP_Bf, 8, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_MCDB_SINGLE_REPLICATIONm_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 53, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_MCDB_SINGLE_REPLICATION_BCM88270_A0m_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 16, 53, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 69, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_MCDB_SINGLE_REPLICATION_BCM88470_B0m_fields[] = {
    { CUD_0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { CUD_1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 17, 36, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 72, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { FORMATf, 2, 70, SOCF_LE | SOCF_GLOBAL },
    { LINK_PTRf, 17, 53, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SMOOTH_DIVISIONm_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MEMBER_0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_1f, 4, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SMOOTH_DIVISION_BCM88270_A0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MEMBER_0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_1f, 4, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SMOOTH_DIVISION_BCM88470_B0m_fields[] = {
    { ECCf, 5, 8, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MEMBER_0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_1f, 4, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SMOOTH_DIVISION_GROUP_SIZEm_fields[] = {
    { GROUP_SIZEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SMOOTH_DIVISION_GROUP_SIZE_BCM88270_A0m_fields[] = {
    { GROUP_SIZEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SMOOTH_DIVISION_GROUP_SIZE_BCM88470_B0m_fields[] = {
    { GROUP_SIZEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_DEST_TABLEm_fields[] = {
    { DESTINATIONf, 19, 0, SOCF_LE | SOCF_GLOBAL },
    { DPf, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { DP_OWf, 1, 42, 0 | SOCF_GLOBAL },
    { LAG_LB_KEYf, 16, 19, SOCF_LE | SOCF_GLOBAL },
    { LAG_LB_KEY_OWf, 1, 35, 0 | SOCF_GLOBAL },
    { TCf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { TC_OWf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_DEST_TABLE_BCM88270_A0m_fields[] = {
    { DESTINATIONf, 19, 0, SOCF_LE | SOCF_GLOBAL },
    { DPf, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { DP_OWf, 1, 42, 0 | SOCF_GLOBAL },
    { LAG_LB_KEYf, 16, 19, SOCF_LE | SOCF_GLOBAL },
    { LAG_LB_KEY_OWf, 1, 35, 0 | SOCF_GLOBAL },
    { TCf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { TC_OWf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_SNOOP_MIRROR_DEST_TABLE_BCM88470_B0m_fields[] = {
    { DESTINATIONf, 19, 0, SOCF_LE | SOCF_GLOBAL },
    { DPf, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { DP_OWf, 1, 42, 0 | SOCF_GLOBAL },
    { LAG_LB_KEYf, 16, 19, SOCF_LE | SOCF_GLOBAL },
    { LAG_LB_KEY_OWf, 1, 35, 0 | SOCF_GLOBAL },
    { TCf, 3, 36, SOCF_LE | SOCF_GLOBAL },
    { TC_OWf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_STACK_FEC_RESOLVEm_fields[] = {
    { ECCf, 5, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { STACK_LAGf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_STACK_FEC_RESOLVE_BCM88270_A0m_fields[] = {
    { ECCf, 5, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { STACK_LAGf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_STACK_FEC_RESOLVE_BCM88470_B0m_fields[] = {
    { ECCf, 5, 6, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { STACK_LAGf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_STACK_TRUNK_RESOLVEm_fields[] = {
    { BASE_QUEUEf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 15, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_STACK_TRUNK_RESOLVE_BCM88270_A0m_fields[] = {
    { BASE_QUEUEf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 14, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_STACK_TRUNK_RESOLVE_BCM88470_B0m_fields[] = {
    { BASE_QUEUEf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 15, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TAR_TRAFFIC_CLASS_MAPPINGm_fields[] = {
    { TCf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TAR_TRAFFIC_CLASS_MAPPING_BCM88270_A0m_fields[] = {
    { TCf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TAR_TRAFFIC_CLASS_MAPPING_BCM88470_B0m_fields[] = {
    { TCf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACCESS_PROFILEm_fields[] = {
    { ACTION_BITMAPf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { GLOBAL_MASK_NOF_BITSf, 5, 43, SOCF_LE | SOCF_GLOBAL },
    { GLOBAL_MASK_STARTf, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { GLOBAL_MASK_TYPEf, 3, 40, SOCF_LE | SOCF_GLOBAL },
    { IS_DIRECTf, 1, 34, 0 | SOCF_GLOBAL },
    { KEY_SIZEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { ORf, 5, 35, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTIONm_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATIONm_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_24m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_25m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_26m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_27m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_28m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_29m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_30m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_31m_fields[] = {
    { HITf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_24m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_25m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_26m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_27m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_28m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_29m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_30m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ACTION_SMALL_31m_fields[] = {
    { ACTIONf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_BANKm_fields[] = {
    { TCAM_BANKf, 334, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_BANK_COMMANDm_fields[] = {
    { TCAM_CPU_CMD_CMPf, 1, 3, 0 | SOCF_GLOBAL },
    { TCAM_CPU_CMD_DIf, 328, 4, SOCF_LE | SOCF_GLOBAL },
    { TCAM_CPU_CMD_RDf, 1, 2, 0 | SOCF_GLOBAL },
    { TCAM_CPU_CMD_VALIDf, 2, 332, SOCF_LE | SOCF_GLOBAL },
    { TCAM_CPU_CMD_WRf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_BANK_REPLYm_fields[] = {
    { TCAM_CPU_REP_AINDEXf, 12, 166, SOCF_LE | SOCF_GLOBAL },
    { TCAM_CPU_REP_DOUTf, 164, 2, SOCF_LE | SOCF_GLOBAL },
    { TCAM_CPU_REP_MATCHf, 1, 178, 0 | SOCF_GLOBAL },
    { TCAM_CPU_REP_RESERVEDf, 156, 178, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TCAM_CPU_REP_VALIDf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ENTRY_ECCm_fields[] = {
    { ENTRY_ECCf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ENTRY_ECC_SMALL_12m_fields[] = {
    { ENTRY_ECCf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ENTRY_ECC_SMALL_13m_fields[] = {
    { ENTRY_ECCf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ENTRY_ECC_SMALL_14m_fields[] = {
    { ENTRY_ECCf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_ENTRY_ECC_SMALL_15m_fields[] = {
    { ENTRY_ECCf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TCAM_TCAM_PD_PROFILEm_fields[] = {
    { BITMAPf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_BUFFER_METADATAm_fields[] = {
    { DATA_RANGEf, 144, 0, SOCF_LE | SOCF_GLOBAL },
    { DGPPf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 16, 47, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 9, 144, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 152, 0 | SOCF_GLOBAL },
    { QNUMf, 11, 96, SOCF_LE | SOCF_GLOBAL },
    { Q_DEPTHf, 16, 107, SOCF_LE | SOCF_GLOBAL },
    { SGPP_SVPf, 17, 63, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 40, SOCF_LE | SOCF_GLOBAL },
    { SRVPOOL_DEPTHf, 16, 123, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 40, 0, SOCF_LE | SOCF_GLOBAL },
    { UNUSEDf, 5, 139, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_EVENT_BUFFERm_fields[] = {
    { CELL_TYPEf, 2, 149, SOCF_LE | SOCF_GLOBAL },
    { CNGf, 2, 139, SOCF_LE | SOCF_GLOBAL },
    { DATA_RANGEf, 151, 0, SOCF_LE | SOCF_GLOBAL },
    { DGPPf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { DROP_RSN_VECTORf, 5, 144, SOCF_LE | SOCF_GLOBAL },
    { DROP_RSN_VECTOR_CFAPf, 1, 145, 0 | SOCF_GLOBAL },
    { DROP_RSN_VECTOR_PBI_PURGEf, 1, 144, 0 | SOCF_GLOBAL },
    { DROP_RSN_VECTOR_THDIf, 1, 148, 0 | SOCF_GLOBAL },
    { DROP_RSN_VECTOR_THDOf, 1, 147, 0 | SOCF_GLOBAL },
    { DROP_RSN_VECTOR_WREDf, 1, 146, 0 | SOCF_GLOBAL },
    { DVPf, 16, 47, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 151, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 9, 151, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 159, 0 | SOCF_GLOBAL },
    { PGf, 3, 141, SOCF_LE | SOCF_GLOBAL },
    { QNUMf, 11, 96, SOCF_LE | SOCF_GLOBAL },
    { Q_DEPTHf, 16, 107, SOCF_LE | SOCF_GLOBAL },
    { SGPP_SVPf, 17, 63, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 40, SOCF_LE | SOCF_GLOBAL },
    { SRVPOOL_DEPTHf, 16, 123, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 40, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_SCRATCH_BUFFERm_fields[] = {
    { CNGf, 2, 107, SOCF_LE | SOCF_GLOBAL },
    { DATA_RANGEf, 143, 0, SOCF_LE | SOCF_GLOBAL },
    { DGPPf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { DVPf, 16, 47, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 143, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 9, 143, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 151, 0 | SOCF_GLOBAL },
    { PGf, 3, 109, SOCF_LE | SOCF_GLOBAL },
    { QNUMf, 11, 96, SOCF_LE | SOCF_GLOBAL },
    { SGPP_SVPf, 17, 63, SOCF_LE | SOCF_GLOBAL },
    { SRC_PORTf, 7, 40, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 40, 0, SOCF_LE | SOCF_GLOBAL },
    { UNUSEDf, 31, 112, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TCB_THRESHOLD_PROFILE_MAPm_fields[] = {
    { DATA_RANGEf, 31, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 31, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 31, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 37, 0 | SOCF_GLOBAL },
    { QUEUE_0f, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_1f, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_2f, 3, 6, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_3f, 3, 9, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_4f, 3, 12, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_5f, 3, 15, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_6f, 3, 18, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_7f, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_8f, 3, 24, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_9f, 3, 27, SOCF_LE | SOCF_GLOBAL },
    { UNUSEDf, 1, 30, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TCP_FNm_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0) || defined(BCM_56270_A0) || \
    defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TCP_FN_BCM53400_A0m_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TCP_FN_BCM56640_A0m_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TCP_FN_BCM56960_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TCP_FN_BCM56970_A0m_fields[] = {
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TC_FREE_POOLm_fields[] = {
    { CONTEXT_TAGf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 12, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TDM_CALENDAR0m_fields[] = {
    { ECCf, 5, 21, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 20, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 26, 0 | SOCF_GLOBAL },
    { PHY_PORT_ID_EVENf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PHY_PORT_ID_ODDf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUM_EVENf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUM_ODDf, 6, 10, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 20, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
soc_field_info_t soc_TDM_CALENDAR1m_fields[] = {
    { ECCf, 5, 21, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 21, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 26, 0 | SOCF_GLOBAL },
    { PHY_PORT_ID_EVENf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PHY_PORT_ID_ODDf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUM_EVENf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUM_ODDf, 6, 10, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 20, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TDM_TABLEm_fields[] = {
    { END_FLAGf, 1, 4, 0 | SOCF_GLOBAL },
    { INTERFACE_NUMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { START_FLAGf, 1, 3, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_DS_CHANNEL_ORDER_FIFOm_fields[] = {
    { CHANNELf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 4, 4, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MODULEf, 1, 3, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_DS_READ_REQ_RXIm_fields[] = {
    { BANKf, 5, 34, SOCF_LE | SOCF_GLOBAL },
    { CHANNELf, 3, 39, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { DATA_SIZEf, 3, 10, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 43, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MODULEf, 1, 42, 0 | SOCF_GLOBAL },
    { ROWf, 15, 13, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_DS_WRITE_DATA_RXIm_fields[] = {
    { DATAf, 2048, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 49, 2048, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88690_A0)
soc_field_info_t soc_TDU_DS_WRITE_REQ_RXIm_fields[] = {
    { BANKf, 5, 34, SOCF_LE | SOCF_GLOBAL },
    { CHANNELf, 3, 39, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { DATA_SIZEf, 3, 10, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 43, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { MODULEf, 1, 42, 0 | SOCF_GLOBAL },
    { ROWf, 15, 13, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 10, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 96, 0 | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { FDR_MODE_ENABLEf, 1, 84, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 48, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 65, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 49, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 82, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 83, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 32, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 32, SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RESERVED1f, 7, 33, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED1f, 7, 49, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RSVDf, 1, 48, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 96, 0 | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { FDR_MODE_ENABLEf, 1, 84, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 48, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 65, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 49, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 3, 85, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 82, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 83, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 32, 0 | SOCF_GLOBAL },
    { ECCf, 6, 33, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 33, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 32, SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { ECCf, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 49, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 55, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 1, 48, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 96, 0 | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { FDR_MODE_ENABLEf, 1, 84, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 48, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 65, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 49, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 3, 85, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 82, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 83, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 32, 0 | SOCF_GLOBAL },
    { ECCf, 6, 33, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 33, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 32, SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { ECCf, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 49, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 55, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 1, 48, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 96, 0 | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { FDR_MODE_ENABLEf, 1, 84, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 48, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 65, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 49, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 82, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 83, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 32, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 32, SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RESERVED1f, 7, 33, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED1f, 7, 49, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RSVDf, 1, 48, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PKT_STAT_SP_SHARED_COUNTm_fields[] = {
    { SP0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SP1f, 16, 24, SOCF_LE | SOCF_GLOBAL },
    { SP2f, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { SP3f, 16, 72, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_BSTm_fields[] = {
    { BST_STAT_HDRMf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { BST_STAT_SHAREDf, 15, 21, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 36, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRM_RSVRDf, 3, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHARED_RSVRDf, 3, 18, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 15, 21, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_PG_BST_BCM56960_A0m_fields[] = {
    { DATAWIDTHf, 1, 30, SOCF_SC | SOCF_GLOBAL },
    { PARITYf, 1, 30, 0 | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 15, 15, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PG_BST_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 33, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 33, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 33, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 1, 32, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_PG_BST_Xm_fields[] = {
    { DATAWIDTHf, 1, 29, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 12, 17, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_PG_BST_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 29, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 12, 17, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 84, 0 | SOCF_GLOBAL },
    { ECCf, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 84, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 91, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 12, 27, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 15, 69, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 15, 39, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 15, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 96, 0 | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_BCM56450_A0m_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT1m_fields[] = {
    { DATAWIDTHf, 1, 51, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 51, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 51, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 57, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNT_G0f, 1, 16, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNT_G1f, 1, 15, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 15, 34, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G0f, 1, 50, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G1f, 1, 49, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 15, 17, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G0f, 1, 33, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G1f, 1, 32, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT2m_fields[] = {
    { DATAWIDTHf, 1, 46, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 46, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 46, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 52, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 17, SOCF_LE | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G0f, 1, 30, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G1f, 1, 29, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G0f, 1, 16, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G1f, 1, 15, 0 | SOCF_GLOBAL },
    { PG_RESUME_LIMITf, 15, 31, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT1_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 55, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 55, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 55, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 61, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNT_G0f, 1, 17, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNT_G1f, 1, 16, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 16, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G0f, 1, 53, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G1f, 1, 52, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 16, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G0f, 1, 35, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G1f, 1, 34, 0 | SOCF_GLOBAL },
    { RSVDf, 1, 54, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT1_Xm_fields[] = {
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 17, 38, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G0f, 1, 56, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G1f, 1, 55, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT1_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 17, 38, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G0f, 1, 56, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G1f, 1, 55, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT2_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 49, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 49, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 55, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G0f, 1, 31, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G1f, 1, 30, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G0f, 1, 17, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G1f, 1, 16, 0 | SOCF_GLOBAL },
    { PG_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 1, 48, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT2_Xm_fields[] = {
    { DATAWIDTHf, 1, 45, 0 | SOCF_GLOBAL },
    { ECCf, 6, 45, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 51, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 14, SOCF_LE | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G0f, 1, 27, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G1f, 1, 26, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G0f, 1, 13, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G1f, 1, 12, 0 | SOCF_GLOBAL },
    { PG_RESUME_LIMITf, 17, 28, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT2_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 45, 0 | SOCF_GLOBAL },
    { ECCf, 6, 45, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 51, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 14, SOCF_LE | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G0f, 1, 27, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G1f, 1, 26, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G0f, 1, 13, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G1f, 1, 12, 0 | SOCF_GLOBAL },
    { PG_RESUME_LIMITf, 17, 28, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 77, 0 | SOCF_GLOBAL },
    { ECCf, 7, 77, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 77, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 84, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 45, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 12, 33, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 15, 62, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 12, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 15, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 61, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 15, 46, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG0_Xm_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 82, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 47, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 12, 35, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 17, 65, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 17, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 34, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { FDR_MODE_ENABLEf, 1, 84, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 48, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 65, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 49, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 82, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 83, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_BCM56450_A0m_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_BCM56960_A0m_fields[] = {
    { DATAWIDTHf, 1, 83, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 7, 83, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 83, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 90, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 77, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 46, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 15, 31, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 15, 62, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 15, 47, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 30, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 15, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 88, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 82, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 49, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 16, 33, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 16, 50, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 32, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_Xm_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 82, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 47, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 12, 35, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 17, 65, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 17, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 34, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_BSTm_fields[] = {
    { BST_STATf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 18, 0 | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHARED_RSVRDf, 3, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SP_BST_STAT_SHAREDf, 15, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_SP_BST_BCM56960_A0m_fields[] = {
    { DATAWIDTHf, 1, 15, SOCF_SC | SOCF_GLOBAL },
    { PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { SP_BST_STAT_PORT_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_SP_BST_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 16, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { SP_BST_STAT_PORT_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_SP_BST_Xm_fields[] = {
    { DATAWIDTHf, 1, 17, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { SP_BST_STAT_PORT_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_SP_BST_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 17, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { SP_BST_STAT_PORT_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 15, 0 | SOCF_GLOBAL },
    { ECCf, 5, 15, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 15, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 20, 0 | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 32, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 32, SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RESERVED1f, 7, 33, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_BCM56450_A0m_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_RTm_fields[] = {
    { DATAWIDTHf, 1, 34, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 34, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 34, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 40, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G0f, 1, 16, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G1f, 1, 15, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNTf, 15, 17, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G0f, 1, 33, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G1f, 1, 32, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_RT_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 37, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 37, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 37, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 43, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G0f, 1, 17, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G1f, 1, 16, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNTf, 16, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G0f, 1, 35, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G1f, 1, 34, 0 | SOCF_GLOBAL },
    { RSVDf, 1, 36, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_RT_Xm_fields[] = {
    { DATAWIDTHf, 1, 38, 0 | SOCF_GLOBAL },
    { ECCf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 38, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 44, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_RT_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 38, 0 | SOCF_GLOBAL },
    { ECCf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 38, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 44, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 45, SOCF_LE | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { ECCf, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 15, 15, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 15, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 45, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG0_Xm_fields[] = {
    { DATAWIDTHf, 1, 54, 0 | SOCF_GLOBAL },
    { ECCf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 54, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 17, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 51, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG0_X_BCM56560_A0m_fields[] = {
    { DATAWIDTHf, 1, 54, 0 | SOCF_GLOBAL },
    { ECCf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 54, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 17, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 51, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG_BCM56260_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED1f, 7, 49, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { RSVDf, 1, 48, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_THDI_PORT_SP_CONFIG_BCM56450_A0m_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG_BCM56960_A0m_fields[] = {
    { DATAWIDTHf, 1, 48, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 15, 15, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 15, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 45, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG_BCM56970_A0m_fields[] = {
    { DATAWIDTHf, 1, 51, SOCF_SC | SOCF_GLOBAL },
    { ECCf, 6, 51, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 51, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 57, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 48, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TIMESLOT_BURST_SIZE_BYTESm_fields[] = {
    { BURST_SIZE_BYTESf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 14, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 19, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH0_RANDTABLE0m_fields[] = {
    { ECCf, 7, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RAND_NUMf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_HIST0m_fields[] = {
    { COUNTERf, 47, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 47, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCPf, 7, 47, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PARITYf, 1, 53, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REGION_DEFINITIONm_fields[] = {
    { BANK0f, 3, 24, SOCF_LE | SOCF_GLOBAL },
    { BANK1f, 3, 31, SOCF_LE | SOCF_GLOBAL },
    { BANK2f, 3, 38, SOCF_LE | SOCF_GLOBAL },
    { BANK3f, 3, 45, SOCF_LE | SOCF_GLOBAL },
    { DRAM0f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { DRAM1f, 4, 27, SOCF_LE | SOCF_GLOBAL },
    { DRAM2f, 4, 34, SOCF_LE | SOCF_GLOBAL },
    { DRAM3f, 4, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 52, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REGION_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 4, 16, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED2f, 4, 48, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCRAMBLE_TABLE0m_fields[] = {
    { ECCf, 5, 11, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REGION_BASEf, 9, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 2, 9, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV4_128m_fields[] = {
    { ECCf, 9, 119, SOCF_LE | SOCF_GLOBAL },
    { PREFIX0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PREFIX1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PREFIX2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 23, 96, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV4_256m_fields[] = {
    { ECCf, 9, 247, SOCF_LE | SOCF_GLOBAL },
    { PREFIX0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PREFIX1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PREFIX2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PREFIX3f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PREFIX4f, 32, 128, SOCF_LE | SOCF_GLOBAL },
    { PREFIX5f, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { PREFIX6f, 32, 192, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 23, 224, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV6_128m_fields[] = {
    { ECCf, 9, 119, SOCF_LE | SOCF_GLOBAL },
    { HADJf, 7, 112, SOCF_LE | SOCF_GLOBAL },
    { PSIG0f, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { PSIG1f, 48, 48, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 16, 96, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV6_256m_fields[] = {
    { ECCf, 9, 247, SOCF_LE | SOCF_GLOBAL },
    { HADJf, 7, 240, SOCF_LE | SOCF_GLOBAL },
    { PSIG0f, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { PSIG1f, 48, 48, SOCF_LE | SOCF_GLOBAL },
    { PSIG2f, 48, 96, SOCF_LE | SOCF_GLOBAL },
    { PSIG3f, 48, 144, SOCF_LE | SOCF_GLOBAL },
    { PSIG4f, 48, 192, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_EML_DELETEm_fields[] = {
    { BULK_DELf, 1, 16, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 16, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 15, 17, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 14, 2, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_EML_INS_BEGIN_ENDm_fields[] = {
    { FILTERf, 1, 16, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 16, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 15, 17, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 14, 2, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_FIFO0m_fields[] = {
    { WORD0f, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { WORD1f, 64, 64, SOCF_LE | SOCF_GLOBAL },
    { WORD2f, 64, 128, SOCF_LE | SOCF_GLOBAL },
    { WORD3f, 64, 192, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_LOCK_RELEASEm_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { GBLf, 1, 40, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 13, 41, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 2, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 5, 27, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_NOPm_fields[] = {
    { ECHOf, 1, 53, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 53, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_RAW_READm_fields[] = {
    { BANKf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { DRAMf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 18, 36, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 4, 28, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ROWf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 1, 27, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_RAW_WRITEm_fields[] = {
    { BANKf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { DRAMf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 18, 36, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ROWf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 5, 27, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_XL_READm_fields[] = {
    { ENTRYNUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { KVPAIRSf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { LOOKUPf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 10, 44, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 1, 27, SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_XL_WRITEm_fields[] = {
    { ENTRYNUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { LOOKUPf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 7, 44, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 3, 51, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 5, 27, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FREE_CHAIN_FIFO0m_fields[] = {
    { N_ENTRYf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { N_TABLEf, 5, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RESPONSEm_fields[] = {
    { ERRORCODEf, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 14, 40, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 24, 8, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RSP_FIFO0m_fields[] = {
    { RSPf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_TAPS_RESPONSEm_fields[] = {
    { ERROR0f, 1, 32, 0 | SOCF_GLOBAL },
    { ERROR1f, 1, 33, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 20, 34, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 24, 8, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { VALID0f, 1, 0, 0 | SOCF_GLOBAL },
    { VALID1f, 1, 1, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TOS_FNm_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
soc_field_info_t soc_TOS_FN_BCM53400_A0m_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TOS_FN_BCM56150_A0m_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TOS_FN_BCM56560_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOS_FN_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TOS_FN_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_DROP_STATSm_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TRILL_DROP_STATS_BCM56560_A0m_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TRILL_DROP_STATS_BCM56640_A0m_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRILL_DROP_STATS_BCM56960_A0m_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRILL_DROP_STATS_BCM56970_A0m_fields[] = {
    { TRILL_ERROR_DROPSf, 36, 108, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 36, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 36, 72, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 36, 36, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK32_CONFIG_TABLEm_fields[] = {
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
soc_field_info_t soc_TRUNK32_CONFIG_TABLE_BCM56160_A0m_fields[] = {
    { CUSTOM_HEADER_ENABLEf, 1, 6, 0 | SOCF_GLOBAL },
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { MIML_ENABLEf, 1, 5, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK32_PORT_TABLEm_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 21, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 21, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 21, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM53400_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 31, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 21, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53570_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM53570_A0m_fields[] = {
    { CLASS_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 32, 0 | SOCF_GLOBAL },
    { L3_IIFf, 9, 33, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 22, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 31, 0 | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56150_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 31, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 21, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56160_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56160_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 31, 0 | SOCF_GLOBAL },
    { L3_IIFf, 9, 32, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 21, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56634_A0m_fields[] = {
    { CLASS_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 22, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 22, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 15, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 22, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_BITMAPm_fields[] = {
    { TRUNK_BITMAPf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53314_A0m_fields[] = {
    { TRUNK_BITMAPf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53570_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53570_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 66, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56150_A0m_fields[] = {
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56160_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56160_A0m_fields[] = {
    { EVEN_PARITYf, 1, 32, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56224_A0m_fields[] = {
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56260_A0m_fields[] = {
    { EVEN_PARITYf, 1, 96, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 96, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56270_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56270_A0m_fields[] = {
    { EVEN_PARITYf, 1, 32, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56340_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56440_A0m_fields[] = {
    { EVEN_PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TRUNK_BITMAP_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 170, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 85, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 85, 85, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56560_A0m_fields[] = {
    { EVEN_PARITYf, 1, 75, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 75, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56624_A0m_fields[] = {
    { TRUNK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56800_A0m_fields[] = {
    { TRUNK_BITMAPf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56840_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 106, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56960_A0m_fields[] = {
    { EVEN_PARITYf, 1, 136, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 136, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56970_A0m_fields[] = {
    { ECCP_0f, 8, 136, SOCF_LE | SOCF_GLOBAL },
    { ECCP_1f, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { ECC_0f, 7, 136, SOCF_LE | SOCF_GLOBAL },
    { ECC_1f, 7, 144, SOCF_LE | SOCF_GLOBAL },
    { PARITY_0f, 1, 143, 0 | SOCF_GLOBAL },
    { PARITY_1f, 1, 151, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 136, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM88732_A0m_fields[] = {
    { ECCf, 5, 17, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 22, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_CBL_TABLEm_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56260_A0m_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56560_A0m_fields[] = {
    { EVEN_PARITYf, 1, 3, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 2, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56640_A0m_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 2, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56860_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56860_A0m_fields[] = {
    { EVEN_PARITYf, 1, 3, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 2, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56960_A0m_fields[] = {
    { EVEN_PARITYf, 1, 2, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56970_A0m_fields[] = {
    { ECCf, 3, 2, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 4, 2, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 5, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_EGR_MASKm_fields[] = {
    { TRUNK_EGRESS_MASKf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53570_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM53570_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 66, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56150_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56160_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56160_A0m_fields[] = {
    { EVEN_PARITYf, 1, 32, 0 | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56334_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56624_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56800_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_TRUNK_GROUPm_fields[] = {
    { MODULE0f, 6, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 6, 27, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 6, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 6, 82, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 11, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 22, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 33, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 44, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 55, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 66, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 77, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 88, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 111, 0 | SOCF_GLOBAL },
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 110, SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53570_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM53570_A0m_fields[] = {
    { EVEN_PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { MODULE0f, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 8, 22, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 8, 37, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 8, 52, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 8, 67, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 8, 82, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 8, 97, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 8, 112, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 7, 15, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 7, 30, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 7, 60, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 7, 75, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 7, 90, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 7, 105, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 126, SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 120, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56150_A0m_fields[] = {
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56160_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56160_A0m_fields[] = {
    { EVEN_PARITYf, 1, 119, 0 | SOCF_GLOBAL },
    { MODULE0f, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 8, 20, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 8, 62, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 8, 76, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 8, 90, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 8, 104, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 14, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 98, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 118, SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 112, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56224_A0m_fields[] = {
    { MODULE0f, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 4, 26, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 4, 36, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 4, 46, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 4, 66, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 4, 76, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 10, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 20, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 40, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 50, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 80, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56260_A0m_fields[] = {
    { BASE_PTRf, 10, 6, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 16, SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56270_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56270_A0m_fields[] = {
    { BASE_PTRf, 7, 5, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 2, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56440_A0m_fields[] = {
    { BASE_PTRf, 10, 6, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TRUNK_GROUP_BCM56450_A0m_fields[] = {
    { BASE_PTRf, 10, 6, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56514_A0m_fields[] = {
    { MODULE0f, 6, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 6, 27, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 6, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 6, 82, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 11, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 22, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 33, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 44, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 55, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 66, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 77, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 88, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 91, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56560_A0m_fields[] = {
    { BASE_PTRf, 11, 34, SOCF_LE | SOCF_GLOBAL },
    { ENHANCED_HASHING_ENABLEf, 1, 20, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 49, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 46, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RH_FLOW_SET_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RH_FLOW_SET_SIZEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 45, 0 | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56560_B0m_fields[] = {
    { BASE_PTRf, 11, 34, SOCF_LE | SOCF_GLOBAL },
    { ENHANCED_HASHING_ENABLEf, 1, 20, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 49, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 1, 46, SOCF_RES | SOCF_GLOBAL },
    { RH_FLOW_SET_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RH_FLOW_SET_SIZEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { RR_LB_COUNTER_SELECTf, 1, 48, 0 | SOCF_GLOBAL },
    { RR_LB_ENABLEf, 1, 47, 0 | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 45, 0 | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56624_A0m_fields[] = {
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 107, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 110, 0 | SOCF_GLOBAL },
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 107, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56640_A0m_fields[] = {
    { BASE_PTRf, 11, 11, SOCF_LE | SOCF_GLOBAL },
    { DLB_IDf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { GROUP_ENABLEf, 1, 22, 0 | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56800_A0m_fields[] = {
    { MODULE0f, 7, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 17, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 29, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 53, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 65, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 77, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 89, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 12, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 36, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 48, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 60, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 72, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 84, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 96, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 99, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56820_A0m_fields[] = {
    { MODULE0f, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 8, 20, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 8, 62, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 8, 76, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 8, 90, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 8, 104, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 14, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 98, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 112, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 115, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56840_A0m_fields[] = {
    { BASE_PTRf, 11, 11, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 22, 0 | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56850_A0m_fields[] = {
    { BASE_PTRf, 11, 34, SOCF_LE | SOCF_GLOBAL },
    { ENHANCED_HASHING_ENABLEf, 1, 20, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 49, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 46, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RH_FLOW_SET_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RH_FLOW_SET_SIZEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 45, 0 | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56960_A0m_fields[] = {
    { AGM_MONITOR_IDf, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { AGM_MONITOR_POOL_IDf, 1, 25, 0 | SOCF_GLOBAL },
    { BASE_PTRf, 11, 13, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 35, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 1, 34, SOCF_RES | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 24, SOCF_RES | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 11, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_MODEf, 2, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56970_A0m_fields[] = {
    { AGM_MONITOR_IDf, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { AGM_MONITOR_POOL_IDf, 1, 25, 0 | SOCF_GLOBAL },
    { BASE_PTRf, 11, 13, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 35, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 35, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 41, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 1, 34, SOCF_RES | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 24, SOCF_RES | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 11, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_MODEf, 2, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_MEMBERm_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56560_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56960_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56970_A0m_fields[] = {
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE_IDf, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { PORT_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
soc_field_info_t soc_TRUNK_RR_CNTm_fields[] = {
    { EVEN_PARITYf, 1, 8, 0 | SOCF_GLOBAL },
    { RRLB_CNTf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56970_A0)
soc_field_info_t soc_TRUNK_RR_CNT_BCM56970_A0m_fields[] = {
    { ECCf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 5, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { RRLB_CNTf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_INT2EXT_STREAM_MAP_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 | SOCF_GLOBAL },
    { EXTERNAL_SIDf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 10, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_INT2EXT_STREAM_MAP_TABLE_BCM56260_A0m_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 | SOCF_GLOBAL },
    { EXTERNAL_SIDf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 10, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_ADDR_MAP_TABLEm_fields[] = {
    { END_ADDRf, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { START_ADDRf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_ADDR_MAP_TABLE_BCM56260_A0m_fields[] = {
    { END_ADDRf, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { START_ADDRf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_MMU_REQUESTSm_fields[] = {
    { OUTSTANDING_MMU_REQUESTSf, 7, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_MMU_REQUESTS_BCM56260_A0m_fields[] = {
    { OUTSTANDING_MMU_REQUESTSf, 7, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_REQUESTSm_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 5, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_REQUESTS_BCM56260_A0m_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 5, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_STREAM_BITMAP_TABLEm_fields[] = {
    { STREAM_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_STREAM_BITMAP_TABLE_BCM56260_A0m_fields[] = {
    { STREAM_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
soc_field_info_t soc_TXLP_PORT_USED_ENTRIESm_fields[] = {
    { USED_ENTRIESf, 9, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
soc_field_info_t soc_TXLP_PORT_USED_ENTRIES_BCM56260_A0m_fields[] = {
    { USED_ENTRIESf, 9, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_DDP_RXI_MEMm_fields[] = {
    { DATAf, 1069, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 29, 1069, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DRAM_CTQm_fields[] = {
    { CONTROLf, 51, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DRAM_CTQ_BCM88470_B0m_fields[] = {
    { CONTROLf, 51, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DRAM_DTQm_fields[] = {
    { DATAf, 2048, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 49, 2048, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DRAM_DTQ_BCM88470_B0m_fields[] = {
    { DATAf, 2048, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 49, 2048, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DRAM_EGQCm_fields[] = {
    { CELL_SIZEf, 8, 4, SOCF_LE | SOCF_GLOBAL },
    { CNMf, 1, 3, 0 | SOCF_GLOBAL },
    { DISCARDf, 1, 28, 0 | SOCF_GLOBAL },
    { ECCf, 7, 29, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 27, 0 | SOCF_GLOBAL },
    { QNUMf, 15, 12, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_DRAM_EGQC_BCM88270_A0m_fields[] = {
    { CELL_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 26, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 25, 0 | SOCF_GLOBAL },
    { QNUMf, 14, 11, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DRAM_EGQC_BCM88470_B0m_fields[] = {
    { CELL_SIZEf, 8, 4, SOCF_LE | SOCF_GLOBAL },
    { CNMf, 1, 3, 0 | SOCF_GLOBAL },
    { DISCARDf, 1, 28, 0 | SOCF_GLOBAL },
    { ECCf, 7, 29, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 27, 0 | SOCF_GLOBAL },
    { QNUMf, 15, 12, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_DRAM_EGQDm_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_DRAM_EGQD_BCM88270_A0m_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_DRAM_EGQD_BCM88470_B0m_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_ITE_RXI_MEMm_fields[] = {
    { DATAf, 1069, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 29, 1069, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_PER_DTQ_CFGm_fields[] = {
    { DTQ_PDQ_FC_1_THf, 12, 36, SOCF_LE | SOCF_GLOBAL },
    { DTQ_PDQ_FC_2_THf, 12, 48, SOCF_LE | SOCF_GLOBAL },
    { DTQ_SPR_FC_THf, 12, 24, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_SIZEf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_STARTf, 12, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_PER_DTQ_CFG_BCM88270_A0m_fields[] = {
    { DTQ_PDQ_FC_1_THf, 12, 36, SOCF_LE | SOCF_GLOBAL },
    { DTQ_PDQ_FC_2_THf, 12, 48, SOCF_LE | SOCF_GLOBAL },
    { DTQ_SPR_FC_THf, 12, 24, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_SIZEf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_STARTf, 12, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_PER_DTQ_CFG_BCM88470_B0m_fields[] = {
    { DTQ_PDQ_FC_1_THf, 12, 36, SOCF_LE | SOCF_GLOBAL },
    { DTQ_PDQ_FC_2_THf, 12, 48, SOCF_LE | SOCF_GLOBAL },
    { DTQ_SPR_FC_THf, 12, 24, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_SIZEf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { QUEUE_STARTf, 12, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_PER_WFQ_CFGm_fields[] = {
    { DEFAULT_PKT_SIZEf, 10, 13, SOCF_LE | SOCF_GLOBAL },
    { WFQ_MASK_RD_SIZEf, 1, 12, 0 | SOCF_GLOBAL },
    { WFQ_WEIGHT_0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { WFQ_WEIGHT_1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_PER_WFQ_CFG_BCM88270_A0m_fields[] = {
    { DEFAULT_PKT_SIZEf, 10, 13, SOCF_LE | SOCF_GLOBAL },
    { WFQ_MASK_RD_SIZEf, 1, 12, 0 | SOCF_GLOBAL },
    { WFQ_WEIGHT_0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { WFQ_WEIGHT_1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_PER_WFQ_CFG_BCM88470_B0m_fields[] = {
    { DEFAULT_PKT_SIZEf, 10, 13, SOCF_LE | SOCF_GLOBAL },
    { WFQ_MASK_RD_SIZEf, 1, 12, 0 | SOCF_GLOBAL },
    { WFQ_WEIGHT_0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { WFQ_WEIGHT_1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_PRIORITY_BITS_MAPPING_2_FDTm_fields[] = {
    { PRIORITY_BITS_MAPPING_2_FDTf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_PRIORITY_BITS_MAPPING_2_FDT_BCM88270_A0m_fields[] = {
    { PRIORITY_BITS_MAPPING_2_FDTf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_PRIORITY_BITS_MAPPING_2_FDT_BCM88470_B0m_fields[] = {
    { PRIORITY_BITS_MAPPING_2_FDTf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SRAM_CTQm_fields[] = {
    { CONTROLf, 51, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SRAM_CTQ_BCM88470_B0m_fields[] = {
    { CONTROLf, 51, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 51, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SRAM_DTQm_fields[] = {
    { DATAf, 2048, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 49, 2048, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SRAM_DTQ_BCM88470_B0m_fields[] = {
    { DATAf, 2048, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 49, 2048, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SRAM_EGQCm_fields[] = {
    { CELL_SIZEf, 8, 4, SOCF_LE | SOCF_GLOBAL },
    { CNMf, 1, 3, 0 | SOCF_GLOBAL },
    { DISCARDf, 1, 28, 0 | SOCF_GLOBAL },
    { ECCf, 7, 29, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 27, 0 | SOCF_GLOBAL },
    { QNUMf, 15, 12, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_SRAM_EGQC_BCM88270_A0m_fields[] = {
    { CELL_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 26, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 25, 0 | SOCF_GLOBAL },
    { QNUMf, 14, 11, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SRAM_EGQC_BCM88470_B0m_fields[] = {
    { CELL_SIZEf, 8, 4, SOCF_LE | SOCF_GLOBAL },
    { CNMf, 1, 3, 0 | SOCF_GLOBAL },
    { DISCARDf, 1, 28, 0 | SOCF_GLOBAL },
    { ECCf, 7, 29, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 2, 0 | SOCF_GLOBAL },
    { LASTf, 1, 27, 0 | SOCF_GLOBAL },
    { QNUMf, 15, 12, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_A0)
soc_field_info_t soc_TXQ_SRAM_EGQDm_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88270_A0)
soc_field_info_t soc_TXQ_SRAM_EGQD_BCM88270_A0m_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88470_B0)
soc_field_info_t soc_TXQ_SRAM_EGQD_BCM88470_B0m_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 12, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TXSACRPTPKTSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR | SOCF_GLOBAL },
    { ECCf, 6, 40, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 40, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 46, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TXUNTAGPKTSm_fields[] = {
    { COUNTf, 44, 0, SOCF_LE|SOCF_COR | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56860_A0)
soc_field_info_t soc_TX_INITIAL_PROT_GROUP_TABLEm_fields[] = {
    { REPLACE_ENABLE_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_PFC_SRC_PORT_LKUPm_fields[] = {
    { ENABLEf, 1, 16, 0 | SOCF_GLOBAL },
    { KEYf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TX_PROT_GROUP_1_1_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 129, 0 | SOCF_GLOBAL },
    { REPLACE_ENABLEf, 128, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 128, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
soc_field_info_t soc_TX_PROT_GROUP_1_TABLEm_fields[] = {
    { PROT_ENABLEf, 1, 0, 0 | SOCF_GLOBAL },
    { PROT_MODEf, 1, 1, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_SFI_CFIFOm_fields[] = {
    { CWORDf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { RDPTRf, 8, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_SFI_DFIFOm_fields[] = {
    { DWORDf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TYPE_RESOLUTION_TABLEm_fields[] = {
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL },
    { TYPE0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { TYPE1f, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { TYPE10f, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { TYPE11f, 4, 44, SOCF_LE | SOCF_GLOBAL },
    { TYPE12f, 4, 48, SOCF_LE | SOCF_GLOBAL },
    { TYPE13f, 4, 52, SOCF_LE | SOCF_GLOBAL },
    { TYPE14f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { TYPE15f, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { TYPE2f, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { TYPE3f, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { TYPE4f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { TYPE5f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { TYPE6f, 4, 24, SOCF_LE | SOCF_GLOBAL },
    { TYPE7f, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { TYPE8f, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { TYPE9f, 4, 36, SOCF_LE | SOCF_GLOBAL }
};
#endif

