#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000165ff41bbe0 .scope module, "top" "top" 2 130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /OUTPUT 1 "Sh";
v00000165ff4ce880_0 .net "Bin", 0 0, v00000165ff4766c0_0;  1 drivers
v00000165ff4ce100_0 .net "Bout", 0 0, L_00000165ff45e1b0;  1 drivers
v00000165ff4ce920_0 .var "CLK", 0 0;
v00000165ff4cdf20_0 .var "LAccumulator", 0 0;
v00000165ff4ce9c0_0 .var "LSubtrahend", 0 0;
v00000165ff4cee20_0 .var "LoadAcc", 7 0;
v00000165ff4cdfc0_0 .var "LoadSubtrahend", 7 0;
v00000165ff4cef60_0 .var "R", 0 0;
o00000165ff4776c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000165ff4cdca0_0 .net "Sh", 0 0, o00000165ff4776c8;  0 drivers
v00000165ff4ceb00_0 .net "Si", 0 0, L_00000165ff45d7a0;  1 drivers
o00000165ff4776f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000165ff4ceba0_0 .net "St", 0 0, o00000165ff4776f8;  0 drivers
v00000165ff4ceec0_0 .net "minuend", 0 0, v00000165ff476120_0;  1 drivers
v00000165ff4cec40_0 .net "subtrahend", 0 0, v00000165ff4cf5a0_0;  1 drivers
S_00000165ff462040 .scope module, "accumulatorReg" "accumulator_shift_reg" 2 139, 2 2 0, S_00000165ff41bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /OUTPUT 1 "Sout";
v00000165ff476c60_0 .net "CLK", 0 0, v00000165ff4ce920_0;  1 drivers
v00000165ff476800_0 .net "L", 0 0, v00000165ff4cdf20_0;  1 drivers
v00000165ff4764e0_0 .net "Load", 7 0, v00000165ff4cee20_0;  1 drivers
v00000165ff476d00_0 .net "Si", 0 0, L_00000165ff45d7a0;  alias, 1 drivers
v00000165ff476120_0 .var "Sout", 0 0;
v00000165ff4768a0_0 .var "accumulator", 7 0;
E_00000165ff460130 .event negedge, v00000165ff476c60_0;
E_00000165ff460ab0 .event posedge, v00000165ff476c60_0;
E_00000165ff460bb0 .event anyedge, v00000165ff476c60_0;
S_00000165ff4614c0 .scope module, "flipflop" "borrow_flipflop" 2 157, 2 89 0, S_00000165ff41bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v00000165ff476300_0 .net "CLK", 0 0, v00000165ff4ce920_0;  alias, 1 drivers
v00000165ff476da0_0 .net "D", 0 0, L_00000165ff45e1b0;  alias, 1 drivers
v00000165ff4766c0_0 .var "Q", 0 0;
v00000165ff476ee0_0 .net "R", 0 0, v00000165ff4cef60_0;  1 drivers
S_00000165ff461650 .scope module, "subtractor" "full_subtractor" 2 162, 2 111 0, S_00000165ff41bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_00000165ff45de30 .functor XOR 1, v00000165ff476120_0, v00000165ff4cf5a0_0, C4<0>, C4<0>;
L_00000165ff45d7a0 .functor XOR 1, L_00000165ff45de30, v00000165ff4766c0_0, C4<0>, C4<0>;
L_00000165ff45dff0 .functor NOT 1, v00000165ff476120_0, C4<0>, C4<0>, C4<0>;
L_00000165ff45d650 .functor AND 1, L_00000165ff45dff0, v00000165ff4766c0_0, C4<1>, C4<1>;
L_00000165ff45e290 .functor AND 1, v00000165ff4cf5a0_0, v00000165ff4766c0_0, C4<1>, C4<1>;
L_00000165ff45e060 .functor OR 1, L_00000165ff45d650, L_00000165ff45e290, C4<0>, C4<0>;
L_00000165ff45e140 .functor NOT 1, v00000165ff476120_0, C4<0>, C4<0>, C4<0>;
L_00000165ff45e300 .functor AND 1, L_00000165ff45e140, v00000165ff4cf5a0_0, C4<1>, C4<1>;
L_00000165ff45e1b0 .functor OR 1, L_00000165ff45e060, L_00000165ff45e300, C4<0>, C4<0>;
v00000165ff476e40_0 .net "Bin", 0 0, v00000165ff4766c0_0;  alias, 1 drivers
v00000165ff476080_0 .net "Bout", 0 0, L_00000165ff45e1b0;  alias, 1 drivers
v00000165ff4763a0_0 .net "D", 0 0, L_00000165ff45d7a0;  alias, 1 drivers
v00000165ff476a80_0 .net "X", 0 0, v00000165ff476120_0;  alias, 1 drivers
v00000165ff476b20_0 .net "Y", 0 0, v00000165ff4cf5a0_0;  alias, 1 drivers
v00000165ff476440_0 .net *"_ivl_0", 0 0, L_00000165ff45de30;  1 drivers
v00000165ff476bc0_0 .net *"_ivl_10", 0 0, L_00000165ff45e060;  1 drivers
v00000165ff476580_0 .net *"_ivl_12", 0 0, L_00000165ff45e140;  1 drivers
v00000165ff476940_0 .net *"_ivl_14", 0 0, L_00000165ff45e300;  1 drivers
v00000165ff476620_0 .net *"_ivl_4", 0 0, L_00000165ff45dff0;  1 drivers
v00000165ff475fe0_0 .net *"_ivl_6", 0 0, L_00000165ff45d650;  1 drivers
v00000165ff4761c0_0 .net *"_ivl_8", 0 0, L_00000165ff45e290;  1 drivers
E_00000165ff460330 .event anyedge, v00000165ff476da0_0;
S_00000165ff470dd0 .scope module, "subtrahendReg" "addend_shift_reg" 2 149, 2 47 0, S_00000165ff41bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v00000165ff476260_0 .net "CLK", 0 0, v00000165ff4ce920_0;  alias, 1 drivers
v00000165ff476760_0 .net "L", 0 0, v00000165ff4ce9c0_0;  1 drivers
v00000165ff4769e0_0 .net "Load", 7 0, v00000165ff4cdfc0_0;  1 drivers
v00000165ff4cf5a0_0 .var "Sout", 0 0;
v00000165ff4cea60_0 .var "subtrahend", 7 0;
S_00000165ff461eb0 .scope module, "topTB" "topTB" 2 202;
 .timescale 0 0;
    .scope S_00000165ff462040;
T_0 ;
    %wait E_00000165ff460bb0;
    %load/vec4 v00000165ff476800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000165ff4764e0_0;
    %store/vec4 v00000165ff4768a0_0, 0, 8;
    %vpi_call 2 16 "$display", "Accumulator Loaded: %b", v00000165ff4768a0_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000165ff462040;
T_1 ;
    %wait E_00000165ff460ab0;
    %load/vec4 v00000165ff476800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 23 "$display", "\012Positive Edge" {0 0 0};
    %load/vec4 v00000165ff4768a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000165ff476120_0, 0, 1;
    %vpi_call 2 26 "$display", "Accumulator: %b Sout: %b", v00000165ff4768a0_0, v00000165ff476120_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000165ff462040;
T_2 ;
    %wait E_00000165ff460130;
    %load/vec4 v00000165ff476800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 33 "$display", "\012Negative Edge" {0 0 0};
    %load/vec4 v00000165ff476d00_0;
    %load/vec4 v00000165ff4768a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000165ff4768a0_0, 0, 8;
    %vpi_call 2 37 "$display", "Accumulator: %b Si: %b", v00000165ff4768a0_0, v00000165ff476d00_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000165ff470dd0;
T_3 ;
    %wait E_00000165ff460bb0;
    %load/vec4 v00000165ff476760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000165ff4769e0_0;
    %store/vec4 v00000165ff4cea60_0, 0, 8;
    %vpi_call 2 62 "$display", "Subtrahend Loaded: %b", v00000165ff4cea60_0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000165ff470dd0;
T_4 ;
    %wait E_00000165ff460ab0;
    %load/vec4 v00000165ff476760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 69 "$display", "\012Positive Edge" {0 0 0};
    %load/vec4 v00000165ff4cea60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000165ff4cf5a0_0, 0, 1;
    %vpi_call 2 72 "$display", "Subtrahend: %b Sout: %b", v00000165ff4cea60_0, v00000165ff4cf5a0_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000165ff470dd0;
T_5 ;
    %wait E_00000165ff460130;
    %load/vec4 v00000165ff476760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 78 "$display", "\012Negative Edge" {0 0 0};
    %load/vec4 v00000165ff4cea60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000165ff4cea60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000165ff4cea60_0, 0, 8;
    %vpi_call 2 81 "$display", "Subtrahend: %b", v00000165ff4cea60_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000165ff4614c0;
T_6 ;
    %wait E_00000165ff460130;
    %load/vec4 v00000165ff476ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000165ff476da0_0;
    %store/vec4 v00000165ff4766c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4766c0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000165ff461650;
T_7 ;
    %wait E_00000165ff460330;
    %vpi_call 2 120 "$display", "X: %b Y: %b Bin: %b D: %b Bout: %b", v00000165ff476a80_0, v00000165ff476b20_0, v00000165ff476e40_0, v00000165ff4763a0_0, v00000165ff476080_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000165ff41bbe0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4ce920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165ff4cdf20_0, 0, 1;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v00000165ff4cee20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165ff4ce9c0_0, 0, 1;
    %pushi/vec4 208, 0, 8;
    %store/vec4 v00000165ff4cdfc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165ff4cef60_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000165ff41bbe0;
T_9 ;
    %vpi_call 2 170 "$display", "\012CLK: %b Min: %b, Sub: %b, D: %b Bout: %b", v00000165ff4ce920_0, v00000165ff4ceec0_0, v00000165ff4cec40_0, v00000165ff4ceb00_0, v00000165ff4ce100_0 {0 0 0};
    %vpi_call 2 171 "$monitor", "Si: %b Bout: %b", v00000165ff4ceb00_0, v00000165ff4ce100_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4cef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4ce920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4cdf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4ce9c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165ff4cef60_0, 0, 1;
    %load/vec4 v00000165ff4ce920_0;
    %inv;
    %store/vec4 v00000165ff4ce920_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000165ff41bbe0;
T_10 ;
    %delay 180, 0;
    %vpi_call 2 185 "$finish" {0 0 0};
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Capstone.v";
