{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647492516034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647492516053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 22:48:35 2022 " "Processing started: Wed Mar 16 22:48:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647492516053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492516053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_interfaz -c vga_interfaz " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_interfaz -c vga_interfaz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492516053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647492518206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647492518207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/vga_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543156 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/vga_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492543156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_interface2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/vga_interface2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface2-behavior " "Found design unit 1: vga_interface2-behavior" {  } { { "output_files/vga_interface2.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/output_files/vga_interface2.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543177 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface2 " "Found entity 1: vga_interface2" {  } { { "output_files/vga_interface2.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/output_files/vga_interface2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492543177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_5-behavior " "Found design unit 1: VGA_5-behavior" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543196 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_5 " "Found entity 1: VGA_5" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492543196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chelis/desktop/izel/quartus/vga/matrixx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chelis/desktop/izel/quartus/vga/matrixx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixx-ma " "Found design unit 1: matrixx-ma" {  } { { "../Izel/Quartus/VGA/matrixx.vhd" "" { Text "C:/Users/Chelis/Desktop/Izel/Quartus/VGA/matrixx.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543206 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixx " "Found entity 1: matrixx" {  } { { "../Izel/Quartus/VGA/matrixx.vhd" "" { Text "C:/Users/Chelis/Desktop/Izel/Quartus/VGA/matrixx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647492543206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492543206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_55.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/vga_55.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492543225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_5 " "Elaborating entity \"VGA_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647492543366 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "xaxiss_5 VGA_5.vhd(50) " "VHDL Signal Declaration warning at VGA_5.vhd(50): used explicit default value for signal \"xaxiss_5\" because signal was never assigned a value" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647492544023 "|VGA_5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "yaxiss_5 VGA_5.vhd(51) " "VHDL Signal Declaration warning at VGA_5.vhd(51): used explicit default value for signal \"yaxiss_5\" because signal was never assigned a value" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647492544023 "|VGA_5"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vida VGA_5.vhd(158) " "VHDL Variable Declaration warning at VGA_5.vhd(158): used initial value expression for variable \"vida\" because variable was never assigned a value" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 158 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1647492544023 "|VGA_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "t VGA_5.vhd(36) " "Using initial value X (don't care) for net \"t\" at VGA_5.vhd(36)" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492544023 "|VGA_5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLANKn_5 VCC " "Pin \"BLANKn_5\" is stuck at VCC" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647492650614 "|VGA_5|BLANKn_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNCn_5 GND " "Pin \"SYNCn_5\" is stuck at GND" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647492650614 "|VGA_5|SYNCn_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "t GND " "Pin \"t\" is stuck at GND" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647492650614 "|VGA_5|t"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647492650614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647492650932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647492653866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647492653866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Srst_5 " "No output dependent on input pin \"Srst_5\"" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647492654933 "|VGA_5|Srst_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0 " "No output dependent on input pin \"key0\"" {  } { { "VGA_5.vhd" "" { Text "C:/Users/Chelis/Desktop/Act_4_1/VGA_5.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647492654933 "|VGA_5|key0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647492654933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "734 " "Implemented 734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647492654934 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647492654934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "708 " "Implemented 708 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647492654934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647492654934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5028 " "Peak virtual memory: 5028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647492655023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 22:50:55 2022 " "Processing ended: Wed Mar 16 22:50:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647492655023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647492655023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647492655023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647492655023 ""}
