set_min_delay 30 -rise -rise_from [get_ports clk2] -fall_from [get_clocks {core_clk}] -through ff* -fall_through and1 -to clk2 -rise_to [get_clocks {core_clk}] -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
