#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x195f7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x195f980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19522d0 .functor NOT 1, L_0x19ad520, C4<0>, C4<0>, C4<0>;
L_0x19ad300 .functor XOR 2, L_0x19ad1a0, L_0x19ad260, C4<00>, C4<00>;
L_0x19ad410 .functor XOR 2, L_0x19ad300, L_0x19ad370, C4<00>, C4<00>;
v0x19a8e00_0 .net *"_ivl_10", 1 0, L_0x19ad370;  1 drivers
v0x19a8f00_0 .net *"_ivl_12", 1 0, L_0x19ad410;  1 drivers
v0x19a8fe0_0 .net *"_ivl_2", 1 0, L_0x19ac1c0;  1 drivers
v0x19a90a0_0 .net *"_ivl_4", 1 0, L_0x19ad1a0;  1 drivers
v0x19a9180_0 .net *"_ivl_6", 1 0, L_0x19ad260;  1 drivers
v0x19a92b0_0 .net *"_ivl_8", 1 0, L_0x19ad300;  1 drivers
v0x19a9390_0 .net "a", 0 0, v0x19a5f30_0;  1 drivers
v0x19a9430_0 .net "b", 0 0, v0x19a5fd0_0;  1 drivers
v0x19a94d0_0 .net "c", 0 0, v0x19a6070_0;  1 drivers
v0x19a9570_0 .var "clk", 0 0;
v0x19a9610_0 .net "d", 0 0, v0x19a61b0_0;  1 drivers
v0x19a96b0_0 .net "out_pos_dut", 0 0, L_0x19ad020;  1 drivers
v0x19a9750_0 .net "out_pos_ref", 0 0, L_0x19aac80;  1 drivers
v0x19a97f0_0 .net "out_sop_dut", 0 0, L_0x19abbe0;  1 drivers
v0x19a9890_0 .net "out_sop_ref", 0 0, L_0x19806e0;  1 drivers
v0x19a9930_0 .var/2u "stats1", 223 0;
v0x19a99d0_0 .var/2u "strobe", 0 0;
v0x19a9a70_0 .net "tb_match", 0 0, L_0x19ad520;  1 drivers
v0x19a9b40_0 .net "tb_mismatch", 0 0, L_0x19522d0;  1 drivers
v0x19a9be0_0 .net "wavedrom_enable", 0 0, v0x19a6480_0;  1 drivers
v0x19a9cb0_0 .net "wavedrom_title", 511 0, v0x19a6520_0;  1 drivers
L_0x19ac1c0 .concat [ 1 1 0 0], L_0x19aac80, L_0x19806e0;
L_0x19ad1a0 .concat [ 1 1 0 0], L_0x19aac80, L_0x19806e0;
L_0x19ad260 .concat [ 1 1 0 0], L_0x19ad020, L_0x19abbe0;
L_0x19ad370 .concat [ 1 1 0 0], L_0x19aac80, L_0x19806e0;
L_0x19ad520 .cmp/eeq 2, L_0x19ac1c0, L_0x19ad410;
S_0x195fb10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x195f980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19526b0 .functor AND 1, v0x19a6070_0, v0x19a61b0_0, C4<1>, C4<1>;
L_0x1952a90 .functor NOT 1, v0x19a5f30_0, C4<0>, C4<0>, C4<0>;
L_0x1952e70 .functor NOT 1, v0x19a5fd0_0, C4<0>, C4<0>, C4<0>;
L_0x19530f0 .functor AND 1, L_0x1952a90, L_0x1952e70, C4<1>, C4<1>;
L_0x196a380 .functor AND 1, L_0x19530f0, v0x19a6070_0, C4<1>, C4<1>;
L_0x19806e0 .functor OR 1, L_0x19526b0, L_0x196a380, C4<0>, C4<0>;
L_0x19aa100 .functor NOT 1, v0x19a5fd0_0, C4<0>, C4<0>, C4<0>;
L_0x19aa170 .functor OR 1, L_0x19aa100, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19aa280 .functor AND 1, v0x19a6070_0, L_0x19aa170, C4<1>, C4<1>;
L_0x19aa340 .functor NOT 1, v0x19a5f30_0, C4<0>, C4<0>, C4<0>;
L_0x19aa410 .functor OR 1, L_0x19aa340, v0x19a5fd0_0, C4<0>, C4<0>;
L_0x19aa480 .functor AND 1, L_0x19aa280, L_0x19aa410, C4<1>, C4<1>;
L_0x19aa600 .functor NOT 1, v0x19a5fd0_0, C4<0>, C4<0>, C4<0>;
L_0x19aa670 .functor OR 1, L_0x19aa600, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19aa590 .functor AND 1, v0x19a6070_0, L_0x19aa670, C4<1>, C4<1>;
L_0x19aa800 .functor NOT 1, v0x19a5f30_0, C4<0>, C4<0>, C4<0>;
L_0x19aa900 .functor OR 1, L_0x19aa800, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19aa9c0 .functor AND 1, L_0x19aa590, L_0x19aa900, C4<1>, C4<1>;
L_0x19aab70 .functor XNOR 1, L_0x19aa480, L_0x19aa9c0, C4<0>, C4<0>;
v0x1951c00_0 .net *"_ivl_0", 0 0, L_0x19526b0;  1 drivers
v0x1952000_0 .net *"_ivl_12", 0 0, L_0x19aa100;  1 drivers
v0x19523e0_0 .net *"_ivl_14", 0 0, L_0x19aa170;  1 drivers
v0x19527c0_0 .net *"_ivl_16", 0 0, L_0x19aa280;  1 drivers
v0x1952ba0_0 .net *"_ivl_18", 0 0, L_0x19aa340;  1 drivers
v0x1952f80_0 .net *"_ivl_2", 0 0, L_0x1952a90;  1 drivers
v0x1953200_0 .net *"_ivl_20", 0 0, L_0x19aa410;  1 drivers
v0x19a44a0_0 .net *"_ivl_24", 0 0, L_0x19aa600;  1 drivers
v0x19a4580_0 .net *"_ivl_26", 0 0, L_0x19aa670;  1 drivers
v0x19a4660_0 .net *"_ivl_28", 0 0, L_0x19aa590;  1 drivers
v0x19a4740_0 .net *"_ivl_30", 0 0, L_0x19aa800;  1 drivers
v0x19a4820_0 .net *"_ivl_32", 0 0, L_0x19aa900;  1 drivers
v0x19a4900_0 .net *"_ivl_36", 0 0, L_0x19aab70;  1 drivers
L_0x7fc518cc7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19a49c0_0 .net *"_ivl_38", 0 0, L_0x7fc518cc7018;  1 drivers
v0x19a4aa0_0 .net *"_ivl_4", 0 0, L_0x1952e70;  1 drivers
v0x19a4b80_0 .net *"_ivl_6", 0 0, L_0x19530f0;  1 drivers
v0x19a4c60_0 .net *"_ivl_8", 0 0, L_0x196a380;  1 drivers
v0x19a4d40_0 .net "a", 0 0, v0x19a5f30_0;  alias, 1 drivers
v0x19a4e00_0 .net "b", 0 0, v0x19a5fd0_0;  alias, 1 drivers
v0x19a4ec0_0 .net "c", 0 0, v0x19a6070_0;  alias, 1 drivers
v0x19a4f80_0 .net "d", 0 0, v0x19a61b0_0;  alias, 1 drivers
v0x19a5040_0 .net "out_pos", 0 0, L_0x19aac80;  alias, 1 drivers
v0x19a5100_0 .net "out_sop", 0 0, L_0x19806e0;  alias, 1 drivers
v0x19a51c0_0 .net "pos0", 0 0, L_0x19aa480;  1 drivers
v0x19a5280_0 .net "pos1", 0 0, L_0x19aa9c0;  1 drivers
L_0x19aac80 .functor MUXZ 1, L_0x7fc518cc7018, L_0x19aa480, L_0x19aab70, C4<>;
S_0x19a5400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x195f980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19a5f30_0 .var "a", 0 0;
v0x19a5fd0_0 .var "b", 0 0;
v0x19a6070_0 .var "c", 0 0;
v0x19a6110_0 .net "clk", 0 0, v0x19a9570_0;  1 drivers
v0x19a61b0_0 .var "d", 0 0;
v0x19a62a0_0 .var/2u "fail", 0 0;
v0x19a6340_0 .var/2u "fail1", 0 0;
v0x19a63e0_0 .net "tb_match", 0 0, L_0x19ad520;  alias, 1 drivers
v0x19a6480_0 .var "wavedrom_enable", 0 0;
v0x19a6520_0 .var "wavedrom_title", 511 0;
E_0x195e160/0 .event negedge, v0x19a6110_0;
E_0x195e160/1 .event posedge, v0x19a6110_0;
E_0x195e160 .event/or E_0x195e160/0, E_0x195e160/1;
S_0x19a5730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19a5400;
 .timescale -12 -12;
v0x19a5970_0 .var/2s "i", 31 0;
E_0x195e000 .event posedge, v0x19a6110_0;
S_0x19a5a70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19a5400;
 .timescale -12 -12;
v0x19a5c70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19a5d50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19a5400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19a6700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x195f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19aae30 .functor NOT 1, v0x19a5f30_0, C4<0>, C4<0>, C4<0>;
L_0x19aaec0 .functor NOT 1, v0x19a5fd0_0, C4<0>, C4<0>, C4<0>;
L_0x19ab060 .functor AND 1, L_0x19aae30, L_0x19aaec0, C4<1>, C4<1>;
L_0x19ab170 .functor AND 1, L_0x19ab060, v0x19a6070_0, C4<1>, C4<1>;
L_0x19ab370 .functor NOT 1, v0x19a61b0_0, C4<0>, C4<0>, C4<0>;
L_0x19ab4f0 .functor AND 1, L_0x19ab170, L_0x19ab370, C4<1>, C4<1>;
L_0x19ab640 .functor AND 1, v0x19a5f30_0, v0x19a5fd0_0, C4<1>, C4<1>;
L_0x19ab7c0 .functor AND 1, L_0x19ab640, v0x19a6070_0, C4<1>, C4<1>;
L_0x19ab8d0 .functor NOT 1, v0x19a61b0_0, C4<0>, C4<0>, C4<0>;
L_0x19ab940 .functor AND 1, L_0x19ab7c0, L_0x19ab8d0, C4<1>, C4<1>;
L_0x19abab0 .functor OR 1, L_0x19ab4f0, L_0x19ab940, C4<0>, C4<0>;
L_0x19abb70 .functor AND 1, v0x19a5f30_0, v0x19a5fd0_0, C4<1>, C4<1>;
L_0x19abc50 .functor AND 1, L_0x19abb70, v0x19a6070_0, C4<1>, C4<1>;
L_0x19abd10 .functor AND 1, L_0x19abc50, v0x19a61b0_0, C4<1>, C4<1>;
L_0x19abbe0 .functor OR 1, L_0x19abab0, L_0x19abd10, C4<0>, C4<0>;
L_0x19abf40 .functor OR 1, v0x19a5f30_0, v0x19a5fd0_0, C4<0>, C4<0>;
L_0x19ac040 .functor NOT 1, v0x19a6070_0, C4<0>, C4<0>, C4<0>;
L_0x19ac0b0 .functor OR 1, L_0x19abf40, L_0x19ac040, C4<0>, C4<0>;
L_0x19ac260 .functor OR 1, L_0x19ac0b0, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19ac320 .functor NOT 1, v0x19a5fd0_0, C4<0>, C4<0>, C4<0>;
L_0x19ac440 .functor OR 1, v0x19a5f30_0, L_0x19ac320, C4<0>, C4<0>;
L_0x19ac500 .functor NOT 1, v0x19a6070_0, C4<0>, C4<0>, C4<0>;
L_0x19ac630 .functor OR 1, L_0x19ac440, L_0x19ac500, C4<0>, C4<0>;
L_0x19ac740 .functor OR 1, L_0x19ac630, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19ac8d0 .functor AND 1, L_0x19ac260, L_0x19ac740, C4<1>, C4<1>;
L_0x19ac9e0 .functor NOT 1, v0x19a5f30_0, C4<0>, C4<0>, C4<0>;
L_0x19acb30 .functor OR 1, L_0x19ac9e0, v0x19a5fd0_0, C4<0>, C4<0>;
L_0x19acbf0 .functor NOT 1, v0x19a6070_0, C4<0>, C4<0>, C4<0>;
L_0x19acd50 .functor OR 1, L_0x19acb30, L_0x19acbf0, C4<0>, C4<0>;
L_0x19ace60 .functor OR 1, L_0x19acd50, v0x19a61b0_0, C4<0>, C4<0>;
L_0x19ad020 .functor AND 1, L_0x19ac8d0, L_0x19ace60, C4<1>, C4<1>;
v0x19a68c0_0 .net *"_ivl_0", 0 0, L_0x19aae30;  1 drivers
v0x19a69a0_0 .net *"_ivl_10", 0 0, L_0x19ab4f0;  1 drivers
v0x19a6a80_0 .net *"_ivl_12", 0 0, L_0x19ab640;  1 drivers
v0x19a6b70_0 .net *"_ivl_14", 0 0, L_0x19ab7c0;  1 drivers
v0x19a6c50_0 .net *"_ivl_16", 0 0, L_0x19ab8d0;  1 drivers
v0x19a6d80_0 .net *"_ivl_18", 0 0, L_0x19ab940;  1 drivers
v0x19a6e60_0 .net *"_ivl_2", 0 0, L_0x19aaec0;  1 drivers
v0x19a6f40_0 .net *"_ivl_20", 0 0, L_0x19abab0;  1 drivers
v0x19a7020_0 .net *"_ivl_22", 0 0, L_0x19abb70;  1 drivers
v0x19a7190_0 .net *"_ivl_24", 0 0, L_0x19abc50;  1 drivers
v0x19a7270_0 .net *"_ivl_26", 0 0, L_0x19abd10;  1 drivers
v0x19a7350_0 .net *"_ivl_30", 0 0, L_0x19abf40;  1 drivers
v0x19a7430_0 .net *"_ivl_32", 0 0, L_0x19ac040;  1 drivers
v0x19a7510_0 .net *"_ivl_34", 0 0, L_0x19ac0b0;  1 drivers
v0x19a75f0_0 .net *"_ivl_36", 0 0, L_0x19ac260;  1 drivers
v0x19a76d0_0 .net *"_ivl_38", 0 0, L_0x19ac320;  1 drivers
v0x19a77b0_0 .net *"_ivl_4", 0 0, L_0x19ab060;  1 drivers
v0x19a79a0_0 .net *"_ivl_40", 0 0, L_0x19ac440;  1 drivers
v0x19a7a80_0 .net *"_ivl_42", 0 0, L_0x19ac500;  1 drivers
v0x19a7b60_0 .net *"_ivl_44", 0 0, L_0x19ac630;  1 drivers
v0x19a7c40_0 .net *"_ivl_46", 0 0, L_0x19ac740;  1 drivers
v0x19a7d20_0 .net *"_ivl_48", 0 0, L_0x19ac8d0;  1 drivers
v0x19a7e00_0 .net *"_ivl_50", 0 0, L_0x19ac9e0;  1 drivers
v0x19a7ee0_0 .net *"_ivl_52", 0 0, L_0x19acb30;  1 drivers
v0x19a7fc0_0 .net *"_ivl_54", 0 0, L_0x19acbf0;  1 drivers
v0x19a80a0_0 .net *"_ivl_56", 0 0, L_0x19acd50;  1 drivers
v0x19a8180_0 .net *"_ivl_58", 0 0, L_0x19ace60;  1 drivers
v0x19a8260_0 .net *"_ivl_6", 0 0, L_0x19ab170;  1 drivers
v0x19a8340_0 .net *"_ivl_8", 0 0, L_0x19ab370;  1 drivers
v0x19a8420_0 .net "a", 0 0, v0x19a5f30_0;  alias, 1 drivers
v0x19a84c0_0 .net "b", 0 0, v0x19a5fd0_0;  alias, 1 drivers
v0x19a85b0_0 .net "c", 0 0, v0x19a6070_0;  alias, 1 drivers
v0x19a86a0_0 .net "d", 0 0, v0x19a61b0_0;  alias, 1 drivers
v0x19a89a0_0 .net "out_pos", 0 0, L_0x19ad020;  alias, 1 drivers
v0x19a8a60_0 .net "out_sop", 0 0, L_0x19abbe0;  alias, 1 drivers
S_0x19a8be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x195f980;
 .timescale -12 -12;
E_0x19479f0 .event anyedge, v0x19a99d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19a99d0_0;
    %nor/r;
    %assign/vec4 v0x19a99d0_0, 0;
    %wait E_0x19479f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19a5400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a62a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a6340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19a5400;
T_4 ;
    %wait E_0x195e160;
    %load/vec4 v0x19a63e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19a62a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19a5400;
T_5 ;
    %wait E_0x195e000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %wait E_0x195e000;
    %load/vec4 v0x19a62a0_0;
    %store/vec4 v0x19a6340_0, 0, 1;
    %fork t_1, S_0x19a5730;
    %jmp t_0;
    .scope S_0x19a5730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19a5970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19a5970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x195e000;
    %load/vec4 v0x19a5970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19a5970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19a5970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19a5400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x195e160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19a61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a5fd0_0, 0;
    %assign/vec4 v0x19a5f30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19a62a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19a6340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x195f980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19a99d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x195f980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19a9570_0;
    %inv;
    %store/vec4 v0x19a9570_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x195f980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19a6110_0, v0x19a9b40_0, v0x19a9390_0, v0x19a9430_0, v0x19a94d0_0, v0x19a9610_0, v0x19a9890_0, v0x19a97f0_0, v0x19a9750_0, v0x19a96b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x195f980;
T_9 ;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x195f980;
T_10 ;
    %wait E_0x195e160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19a9930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
    %load/vec4 v0x19a9a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19a9930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19a9890_0;
    %load/vec4 v0x19a9890_0;
    %load/vec4 v0x19a97f0_0;
    %xor;
    %load/vec4 v0x19a9890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19a9750_0;
    %load/vec4 v0x19a9750_0;
    %load/vec4 v0x19a96b0_0;
    %xor;
    %load/vec4 v0x19a9750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19a9930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19a9930_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter0/response0/top_module.sv";
