# Intel AVB Filter Driver - AI Coding Instructions

## Architecture Overview

This is a **Windows NDIS 6.30 lightweight filter driver** that bridges AVB/TSN capabilities between user applications and Intel Ethernet hardware. The key architectural insight is the **three-layer abstraction**:

1. **NDIS Filter Layer** (`filter.c`, `device.c`) - Windows kernel driver that attaches to Intel adapters
2. **AVB Integration Layer** (`avb_integration.c/.h`) - Hardware abstraction bridge with IOCTL interface  
3. **Intel AVB Library** (`external/intel_avb/lib/`) - Cross-platform hardware access library

**Critical Data Flow**: User App ‚Üí DeviceIoControl ‚Üí NDIS Filter ‚Üí Platform Operations ‚Üí Intel Library ‚Üí Hardware

## ‚ö†Ô∏è **CURRENT IMPLEMENTATION STATUS - JANUARY 2025**

### What Actually Works ‚úÖ
- **NDIS Filter Infrastructure**: Complete and functional
- **Device Detection**: Successfully identifies Intel controllers
- **IOCTL Interface**: Full user-mode API implementation
- **Intel Library Integration**: Complete API compatibility layer
- **TSN Framework**: Advanced logic for Time-Aware Shaper and Frame Preemption
- **Build System**: Successfully compiles for x64/ARM64

### What Needs Work ‚ùå
- **Hardware Access**: Currently **SIMULATED/STUBBED** - not real hardware access
- **MMIO Operations**: All memory-mapped I/O uses fake responses
- **Production Testing**: Cannot validate on real hardware
- **I217 Support**: Missing from device identification despite being implemented

## Essential Patterns (Updated for Reality)

### Memory Management
- **Always use AVB-specific pool tags**: `FILTER_ALLOC_TAG` ('AvbM'), `FILTER_REQUEST_ID` ('AvbR'), `FILTER_TAG` ('AvbF')
- **NonPagedPool** for all contexts that might be accessed at DISPATCH_LEVEL
- **Zero memory on allocation**: Use `ExAllocatePoolZero()` pattern consistently

### Hardware Access Abstraction ‚ö†Ô∏è **CURRENTLY SIMULATED**
The core pattern is **platform operations structure** in `avb_integration.c`:
```c
static const struct platform_ops ndis_platform_ops = {
    .init = AvbPlatformInit,
    .pci_read_config = AvbPciReadConfig,      // ‚Üê SIMULATED
    .mmio_read = AvbMmioRead,                 // ‚Üê SIMULATED
    .mdio_read = AvbMdioRead,                 // ‚Üê SIMULATED
    .read_timestamp = AvbReadTimestamp        // ‚Üê SIMULATED
};
```
**Current Reality**: These return fake values based on Intel specifications, not real hardware.

### IOCTL Processing Pattern ‚úÖ **WORKING**
All AVB IOCTLs follow this pattern in `AvbHandleDeviceIoControl()`:
1. Validate buffer sizes (`inputBufferLength >= sizeof(REQUEST_TYPE)`)
2. Call Intel library function
3. Set `request->status` based on result
4. Set `information = sizeof(REQUEST_TYPE)`

### Debug Output Conventions ‚úÖ **WORKING**
- **Entry/Exit tracing**: `DEBUGP(DL_TRACE, "==>FunctionName")` and `<==FunctionName`
- **Error reporting**: `DEBUGP(DL_ERROR, "Specific failure reason: 0x%x", errorCode)`
- **Hardware operations**: Logs show "simulated" operations, not real hardware

### TSN Configuration Pattern ‚úÖ **LOGIC COMPLETE**
TSN features use configuration templates defined in `tsn_config.c`:
```c
// Example: Audio streaming configuration
const struct tsn_tas_config AVB_TAS_CONFIG_AUDIO = {
    .cycle_time = 125000,  // 125us cycle
    .num_entries = 4,
    .entries = { /* gate control entries */ }
};
```
**Device capability detection**: `AvbSupportsTas()`, `AvbSupportsFp()`, `AvbSupportsPtm()` functions work correctly.

## Critical Build Requirements ‚úÖ **WORKING**

### Visual Studio Project Configuration
- **NDIS630=1** preprocessor definition is mandatory
- **Include paths must include**: `external\intel_avb\lib` for Intel library headers
- **Output name**: `ndislwf.sys` (not the project name)
- **Link with**: `ndis.lib` for NDIS functions

### Precompiled Headers
- **All .c files must include `precomp.h`** - no exceptions
- **precomp.h includes**: `ndis.h`, `filteruser.h`, `flt_dbg.h`, `filter.h`, `avb_integration.h`, `tsn_config.h` in dependency order

## Device Integration Patterns ‚úÖ **WORKING**

### Filter Attachment
Each Intel adapter gets an `MS_FILTER` instance with embedded AVB context:
```c
// In MS_FILTER structure (filter.h):
PVOID AvbContext;  // Points to AVB_DEVICE_CONTEXT

// Initialization pattern in FilterAttach:
Status = AvbInitializeDevice(pFilter, &pFilter->AvbContext);
```

### Intel Device Identification ‚ö†Ô∏è **INCOMPLETE**
Device detection happens through PCI vendor/device ID checking:
```c
#define INTEL_VENDOR_ID 0x8086

// CURRENTLY SUPPORTED (incomplete list):
// I210 (0x1533), I219 (0x15B7), I225 (0x15F2), I226 (0x3100 - WRONG!)

// SHOULD SUPPORT (from actual code):
// I210: 0x1533, 0x1536, 0x1537, 0x1538, 0x157B
// I217: 0x153A, 0x153B  // ‚Üê MISSING but implemented!
// I219: 0x15B7, 0x15B8, 0x15D6, 0x15D7, 0x15D8, 0x0DC7, 0x1570, 0x15E3
// I225: 0x15F2, 0x15F3, 0x0D9F
// I226: 0x125B, 0x125C, 0x125D  // Not 0x3100!
```

**Hardware Specifications**: Detailed NIC specifications are available in `external/intel_avb/spec/`:
- **I210**: `333016 - I210_Datasheet_v_3_7.pdf`, `332763_I210_SpecUpdate_Rev3.0.md`
- **I217**: `i217-ethernet-controller-datasheet-2.md` ‚Üê **Missing from instructions**
- **I219**: `ethernet-connection-i219-datasheet.md`
- **I225/I226**: `2407151103_Intel-Altera-KTI226V-S-RKTU_C26159200.pdf`, `621661-Intel¬Æ Ethernet Controller I225-Public External Specification Update-v1.2.md`

## Cross-Component Communication ‚úÖ **WORKING**

### User-Space to Kernel
- **Device name**: `\\Device\\IntelAvbFilter` (kernel), `\\DosDevices\\IntelAvbFilter` (user-mode)
- **IOCTL codes**: Defined in `avb_integration.h` using `_NDIS_CONTROL_CODE` macro
- **Always use METHOD_BUFFERED** for IOCTL definitions

### Kernel to Hardware ‚ö†Ô∏è **SIMULATED**
- **NDIS OID requests** for PCI config space access (works for device detection only)
- **Memory-mapped I/O** through NDIS resource management (NOT IMPLEMENTED - simulated)
- **Intel library abstraction** handles device-specific register layouts (with fake data)

## Testing and Debugging ‚úÖ **WORKING**

### Build Commands
```cmd
# Driver build (Visual Studio required)
# Open IntelAvbFilter.sln, build for x64/ARM64

# Test application build
nmake -f avb_test.mak
```

### Debug Setup
- **Enable debug output**: Set debug levels in driver, use DebugView.exe
- **Kernel debugging**: Use DbgengKernelDebugger (configured in .vcxproj)
- **Driver installation**: `pnputil /add-driver IntelAvbFilter.inf /install`

**Note**: Debug output shows simulated operations, not real hardware access.

## Critical Files Reference (Updated Status)

- **`filter.h`**: ‚úÖ Core NDIS filter definitions, MS_FILTER structure with AvbContext
- **`avb_integration.c`**: ‚ö†Ô∏è Hardware abstraction implementation, **SIMULATED hardware access**
- **`device.c`**: ‚úÖ IOCTL routing, connects user-space to AVB integration layer
- **`tsn_config.c/.h`**: ‚úÖ TSN configuration templates and device capability detection
- **`avb_hardware_access.c`**: ‚ö†Ô∏è **SIMULATED** hardware access using Intel spec patterns
- **`intel_kernel_real.c`**: ‚ö†Ô∏è TSN framework with **SIMULATED** register programming
- **`external/intel_avb/lib/intel_windows.c`**: ‚ö†Ô∏è Windows-specific **SIMULATED** hardware access
- **`IntelAvbFilter.inf`**: ‚úÖ Driver installation, filter class "scheduler", service auto-start

## External Dependencies ‚úÖ **COMPLETE REFERENCE ARCHITECTURE**

Your project now has **comprehensive reference implementations** for all aspects of Intel hardware driver development:

### **Hardware Access References:**
- **Intel AVB Library**: Git submodule at `external/intel_avb/`, provides hardware abstraction framework
- **Intel IGB Driver**: Official Linux driver at `external/intel_igb/`, real register access patterns  
- **Intel TSN Reference**: TSN implementation at `external/iotg_tsn_ref_sw/`, advanced features
- **Microsoft NDIS Samples**: Official Windows patterns at `external/windows_driver_samples/`, BAR0 discovery ‚Üê **NEW!**

### **Hardware Specifications:**
- **Complete Intel datasheets** in `external/intel_avb/spec/` for I210/I217/I219/I225/I226
- **DPDK compatibility** through proven register access patterns
- **Windows Driver Kit** for NDIS headers and kernel development
- **NDIS 6.30** minimum version for required TSN/AVB features

### **Reference Architecture Matrix:**
| Component | Purpose | Status | Source |
|-----------|---------|--------|---------|
| **BAR0 Discovery** | Hardware resource enumeration | üîÑ Ready for implementation | Microsoft NDIS samples |
| **Register Access** | Real MMIO operations | ‚úÖ Implemented | Intel IGB + Your code |
| **Device Specifications** | Hardware programming details | ‚úÖ Available | Intel official datasheets |
| **NDIS Integration** | Filter driver patterns | ‚úÖ Working | Your architecture + Microsoft |
| **TSN Features** | Advanced capabilities | ‚úÖ Framework ready | Intel TSN reference |

## üö® **UPDATED IMPLEMENTATION STATUS**

### Priority 1: Complete Hardware Access ‚Üê **NOW ACHIEVABLE**
1. ‚úÖ **Real MMIO implementation** - Completed in `avb_hardware_real_intel.c`
2. üîÑ **BAR0 resource discovery** - Microsoft patterns available for implementation  
3. üîÑ **Hardware integration testing** - Ready once BAR0 discovery implemented

### Priority 2: Production Validation
1. **Hardware-in-Loop Testing**: Test on actual Intel hardware
2. **Performance Validation**: Measure real timing accuracy
3. **TSN Feature Validation**: Test advanced I225/I226 capabilities

### Priority 3: Advanced Features
1. **Multi-device Synchronization**: Cross-controller coordination
2. **Production Deployment**: Documentation and installation procedures
3. **Performance Optimization**: Fine-tuning for production workloads

## üéØ **UPDATED SUCCESS CRITERIA FOR PRODUCTION**

Implementation is production-ready when:
- üîÑ **BAR0 discovery implemented** using Microsoft NDIS patterns ‚Üê **Next milestone**
- ‚è≥ Hardware register access tested on actual Intel controllers
- ‚è≥ I217 support added and tested  
- ‚è≥ Device ID table matches actual supported hardware
- ‚è≥ TSN features validated on real I225/I226 hardware
- ‚è≥ Performance meets timing requirements for AVB/TSN applications

---

**Current Status**: Architecture Complete + Hardware Framework + Reference Implementations = **Ready for BAR0 Integration** üöÄ
**Last Updated**: January 2025  
**Next Milestone**: BAR0 Discovery Implementation using Microsoft patterns

**Strategic Achievement**: Your project now has **complete reference implementations** from Intel, Microsoft, and DPDK communities - providing all necessary patterns for production Intel hardware driver development.
