WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500173 heartbeat IPC: 3.99973 cumulative IPC: 3.99973 (Simulation time: 0 hr 3 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500174 cumulative IPC: 3.99973 (Simulation time: 0 hr 3 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500174 (Simulation time: 0 hr 3 min 17 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5450752 heartbeat IPC: 3.38917 cumulative IPC: 3.38917 (Simulation time: 0 hr 7 min 13 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8304299 heartbeat IPC: 3.50442 cumulative IPC: 3.44583 (Simulation time: 0 hr 10 min 58 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11308188 heartbeat IPC: 3.32902 cumulative IPC: 3.40599 (Simulation time: 0 hr 14 min 46 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 14154152 heartbeat IPC: 3.51375 cumulative IPC: 3.43231 (Simulation time: 0 hr 18 min 34 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 16762506 heartbeat IPC: 3.83384 cumulative IPC: 3.50574 (Simulation time: 0 hr 21 min 59 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 14262333 cumulative IPC: 3.50574 (Simulation time: 0 hr 21 min 59 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 14262333 (Simulation time: 0 hr 21 min 59 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.50574 instructions: 50000000 cycles: 14262333
CPU 0 Branch Prediction Accuracy: 98.999% MPKI: 1.35481 Average ROB Occupancy at Mispredict: 113.732
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0121201
BRANCH_INDIRECT: 0.378961
BRANCH_CONDITIONAL: 0.961261
BRANCH_DIRECT_CALL: 0.00112001
BRANCH_INDIRECT_CALL: 0.000220001
BRANCH_RETURN: 0.00112001

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 193.442 cycles
cpu0_DTLB TOTAL       ACCESS:   12973544  HIT:   12955534  MISS:      18010
cpu0_DTLB LOAD         ACCESS:   12973544  HIT:   12955534  MISS:      18010
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.4421 cycles
cpu0_ITLB TOTAL       ACCESS:      83618  HIT:      83095  MISS:        523
cpu0_ITLB LOAD         ACCESS:      83618  HIT:      83095  MISS:        523
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.61377 cycles
cpu0_L1D TOTAL       ACCESS:   17101967  HIT:   17095582  MISS:       6385
cpu0_L1D LOAD         ACCESS:    5939148  HIT:    5933367  MISS:       5781
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11162498  HIT:   11162165  MISS:        333
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         50  MISS:        271
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 89.0852 cycles
cpu0_L1I TOTAL       ACCESS:      91345  HIT:      89642  MISS:       1703
cpu0_L1I LOAD         ACCESS:      91345  HIT:      89642  MISS:       1703
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.1198 cycles
cpu0_L2C TOTAL       ACCESS:       4195  HIT:       1542  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3605  HIT:       1183  MISS:       2422
cpu0_L2C RFO          ACCESS:        101  HIT:         31  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        219  HIT:        219  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        270  HIT:        109  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 214.442 cycles
cpu0_STLB TOTAL       ACCESS:      12458  HIT:      12162  MISS:        296
cpu0_STLB LOAD         ACCESS:      12458  HIT:      12162  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 368.254 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        981
  ROW_BUFFER_MISS:       1672
 AVG DBUS CONGESTED CYCLE:     3.8225
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

