
Projeto4_PWM tres leds.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006460  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080066f8  080066f8  000076f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006730  08006730  00007730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006738  08006738  00007738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800673c  0800673c  0000773c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08006740  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  08006750  00008010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  080067b0  00008070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000688  240000d0  08006810  000080d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000758  08006810  00008758  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000080d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c2f  00000000  00000000  000080fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002857  00000000  00000000  0001fd2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f50  00000000  00000000  00022588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd8  00000000  00000000  000234d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003792c  00000000  00000000  000240b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b76  00000000  00000000  0005b9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00160998  00000000  00000000  00071552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d1eea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004120  00000000  00000000  001d1f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  001d6050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080066e0 	.word	0x080066e0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	080066e0 	.word	0x080066e0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b086      	sub	sp, #24
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ce:	f000 fd33 	bl	8001038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d2:	f000 f859 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d6:	f000 f99d 	bl	8000914 <MX_GPIO_Init>
  MX_ETH_Init();
 80005da:	f000 f8d1 	bl	8000780 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005de:	f000 f91b 	bl	8000818 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005e2:	f000 f965 	bl	80008b0 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

	  uint32_t frequency = 100;
 80005e6:	2364      	movs	r3, #100	@ 0x64
 80005e8:	617b      	str	r3, [r7, #20]
	  uint32_t duty_cycle = 90;
 80005ea:	235a      	movs	r3, #90	@ 0x5a
 80005ec:	613b      	str	r3, [r7, #16]
	  uint32_t period_ms = 1000 / frequency;
 80005ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f8:	60fb      	str	r3, [r7, #12]
	  // Calcula ON time e OFF time baseado no duty cycle
	  uint32_t on_time = (period_ms * duty_cycle) / 100;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	693a      	ldr	r2, [r7, #16]
 80005fe:	fb02 f303 	mul.w	r3, r2, r3
 8000602:	4a1e      	ldr	r2, [pc, #120]	@ (800067c <main+0xb4>)
 8000604:	fba2 2303 	umull	r2, r3, r2, r3
 8000608:	095b      	lsrs	r3, r3, #5
 800060a:	60bb      	str	r3, [r7, #8]
	  uint32_t off_time = period_ms - on_time;
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Liga GPIO durante ON time
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000614:	2201      	movs	r2, #1
 8000616:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800061a:	4819      	ldr	r0, [pc, #100]	@ (8000680 <main+0xb8>)
 800061c:	f001 fcaa 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(on_time);
 8000620:	68b8      	ldr	r0, [r7, #8]
 8000622:	f000 fd9b 	bl	800115c <HAL_Delay>

	  // Desliga GPIO durante OFF time
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800062c:	4814      	ldr	r0, [pc, #80]	@ (8000680 <main+0xb8>)
 800062e:	f001 fca1 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(off_time);
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 fd92 	bl	800115c <HAL_Delay>

	  // Liga GPIO durante ON time
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	4810      	ldr	r0, [pc, #64]	@ (8000680 <main+0xb8>)
 800063e:	f001 fc99 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(on_time);
 8000642:	68b8      	ldr	r0, [r7, #8]
 8000644:	f000 fd8a 	bl	800115c <HAL_Delay>

	  // Desliga GPIO durante OFF time
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	2101      	movs	r1, #1
 800064c:	480c      	ldr	r0, [pc, #48]	@ (8000680 <main+0xb8>)
 800064e:	f001 fc91 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(off_time);
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f000 fd82 	bl	800115c <HAL_Delay>

	  // Liga GPIO durante ON time
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8000658:	2201      	movs	r2, #1
 800065a:	2102      	movs	r1, #2
 800065c:	4809      	ldr	r0, [pc, #36]	@ (8000684 <main+0xbc>)
 800065e:	f001 fc89 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(on_time);
 8000662:	68b8      	ldr	r0, [r7, #8]
 8000664:	f000 fd7a 	bl	800115c <HAL_Delay>

	  // Desliga GPIO durante OFF time
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	2102      	movs	r1, #2
 800066c:	4805      	ldr	r0, [pc, #20]	@ (8000684 <main+0xbc>)
 800066e:	f001 fc81 	bl	8001f74 <HAL_GPIO_WritePin>
	  HAL_Delay(off_time);
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f000 fd72 	bl	800115c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000678:	bf00      	nop
 800067a:	e7cb      	b.n	8000614 <main+0x4c>
 800067c:	51eb851f 	.word	0x51eb851f
 8000680:	58020400 	.word	0x58020400
 8000684:	58021000 	.word	0x58021000

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b09c      	sub	sp, #112	@ 0x70
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000692:	224c      	movs	r2, #76	@ 0x4c
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f005 fff5 	bl	8006686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2220      	movs	r2, #32
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f005 ffef 	bl	8006686 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006a8:	2002      	movs	r0, #2
 80006aa:	f001 fdad 	bl	8002208 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006ae:	2300      	movs	r3, #0
 80006b0:	603b      	str	r3, [r7, #0]
 80006b2:	4b31      	ldr	r3, [pc, #196]	@ (8000778 <SystemClock_Config+0xf0>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b6:	4a30      	ldr	r2, [pc, #192]	@ (8000778 <SystemClock_Config+0xf0>)
 80006b8:	f023 0301 	bic.w	r3, r3, #1
 80006bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006be:	4b2e      	ldr	r3, [pc, #184]	@ (8000778 <SystemClock_Config+0xf0>)
 80006c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	4b2c      	ldr	r3, [pc, #176]	@ (800077c <SystemClock_Config+0xf4>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006d0:	4a2a      	ldr	r2, [pc, #168]	@ (800077c <SystemClock_Config+0xf4>)
 80006d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b28      	ldr	r3, [pc, #160]	@ (800077c <SystemClock_Config+0xf4>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e0:	603b      	str	r3, [r7, #0]
 80006e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006e4:	bf00      	nop
 80006e6:	4b25      	ldr	r3, [pc, #148]	@ (800077c <SystemClock_Config+0xf4>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006f2:	d1f8      	bne.n	80006e6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006f4:	2301      	movs	r3, #1
 80006f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006f8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fe:	2302      	movs	r3, #2
 8000700:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000702:	2302      	movs	r3, #2
 8000704:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000706:	2301      	movs	r3, #1
 8000708:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 30;
 800070a:	231e      	movs	r3, #30
 800070c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800070e:	2302      	movs	r3, #2
 8000710:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000712:	2304      	movs	r3, #4
 8000714:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000716:	2302      	movs	r3, #2
 8000718:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800071a:	230c      	movs	r3, #12
 800071c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800071e:	2300      	movs	r3, #0
 8000720:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072a:	4618      	mov	r0, r3
 800072c:	f001 fdb6 	bl	800229c <HAL_RCC_OscConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000736:	f000 f9c9 	bl	8000acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073a:	233f      	movs	r3, #63	@ 0x3f
 800073c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073e:	2303      	movs	r3, #3
 8000740:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 8000742:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000746:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2101      	movs	r1, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f002 f9f5 	bl	8002b50 <HAL_RCC_ClockConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800076c:	f000 f9ae 	bl	8000acc <Error_Handler>
  }
}
 8000770:	bf00      	nop
 8000772:	3770      	adds	r7, #112	@ 0x70
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	58000400 	.word	0x58000400
 800077c:	58024800 	.word	0x58024800

08000780 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000784:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <MX_ETH_Init+0x80>)
 8000786:	4a1f      	ldr	r2, [pc, #124]	@ (8000804 <MX_ETH_Init+0x84>)
 8000788:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800078a:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <MX_ETH_Init+0x88>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000790:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <MX_ETH_Init+0x88>)
 8000792:	2280      	movs	r2, #128	@ 0x80
 8000794:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000796:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <MX_ETH_Init+0x88>)
 8000798:	22e1      	movs	r2, #225	@ 0xe1
 800079a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800079c:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_ETH_Init+0x88>)
 800079e:	2200      	movs	r2, #0
 80007a0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <MX_ETH_Init+0x88>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007a8:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_ETH_Init+0x88>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007ae:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_ETH_Init+0x80>)
 80007b0:	4a15      	ldr	r2, [pc, #84]	@ (8000808 <MX_ETH_Init+0x88>)
 80007b2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <MX_ETH_Init+0x80>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <MX_ETH_Init+0x80>)
 80007bc:	4a13      	ldr	r2, [pc, #76]	@ (800080c <MX_ETH_Init+0x8c>)
 80007be:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <MX_ETH_Init+0x80>)
 80007c2:	4a13      	ldr	r2, [pc, #76]	@ (8000810 <MX_ETH_Init+0x90>)
 80007c4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <MX_ETH_Init+0x80>)
 80007c8:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80007cc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80007ce:	480c      	ldr	r0, [pc, #48]	@ (8000800 <MX_ETH_Init+0x80>)
 80007d0:	f000 fdec 	bl	80013ac <HAL_ETH_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80007da:	f000 f977 	bl	8000acc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007de:	2238      	movs	r2, #56	@ 0x38
 80007e0:	2100      	movs	r1, #0
 80007e2:	480c      	ldr	r0, [pc, #48]	@ (8000814 <MX_ETH_Init+0x94>)
 80007e4:	f005 ff4f 	bl	8006686 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000814 <MX_ETH_Init+0x94>)
 80007ea:	2221      	movs	r2, #33	@ 0x21
 80007ec:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007ee:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <MX_ETH_Init+0x94>)
 80007f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007f4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007f6:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <MX_ETH_Init+0x94>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	24000124 	.word	0x24000124
 8000804:	40028000 	.word	0x40028000
 8000808:	2400074c 	.word	0x2400074c
 800080c:	24000070 	.word	0x24000070
 8000810:	24000010 	.word	0x24000010
 8000814:	240000ec 	.word	0x240000ec

08000818 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800081c:	4b22      	ldr	r3, [pc, #136]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 800081e:	4a23      	ldr	r2, [pc, #140]	@ (80008ac <MX_USART3_UART_Init+0x94>)
 8000820:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000822:	4b21      	ldr	r3, [pc, #132]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000828:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800082a:	4b1f      	ldr	r3, [pc, #124]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000830:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000836:	4b1c      	ldr	r3, [pc, #112]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800083c:	4b1a      	ldr	r3, [pc, #104]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 800083e:	220c      	movs	r2, #12
 8000840:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000842:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000848:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 800084a:	2200      	movs	r2, #0
 800084c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084e:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000854:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000856:	2200      	movs	r2, #0
 8000858:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800085a:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 800085c:	2200      	movs	r2, #0
 800085e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000860:	4811      	ldr	r0, [pc, #68]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000862:	f004 fb2d 	bl	8004ec0 <HAL_UART_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800086c:	f000 f92e 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000870:	2100      	movs	r1, #0
 8000872:	480d      	ldr	r0, [pc, #52]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000874:	f005 fb35 	bl	8005ee2 <HAL_UARTEx_SetTxFifoThreshold>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800087e:	f000 f925 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000882:	2100      	movs	r1, #0
 8000884:	4808      	ldr	r0, [pc, #32]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000886:	f005 fb6a 	bl	8005f5e <HAL_UARTEx_SetRxFifoThreshold>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000890:	f000 f91c 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000894:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <MX_USART3_UART_Init+0x90>)
 8000896:	f005 faeb 	bl	8005e70 <HAL_UARTEx_DisableFifoMode>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80008a0:	f000 f914 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	240001d4 	.word	0x240001d4
 80008ac:	40004800 	.word	0x40004800

080008b0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008b4:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008b6:	4a16      	ldr	r2, [pc, #88]	@ (8000910 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80008b8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80008ba:	4b14      	ldr	r3, [pc, #80]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008bc:	2209      	movs	r2, #9
 80008be:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008c0:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008c2:	2202      	movs	r2, #2
 80008c4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008ce:	2202      	movs	r2, #2
 80008d0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008de:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80008e4:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008ea:	4b08      	ldr	r3, [pc, #32]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008f6:	4805      	ldr	r0, [pc, #20]	@ (800090c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008f8:	f001 fb55 	bl	8001fa6 <HAL_PCD_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000902:	f000 f8e3 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	24000268 	.word	0x24000268
 8000910:	40080000 	.word	0x40080000

08000914 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08c      	sub	sp, #48	@ 0x30
 8000918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092a:	4b62      	ldr	r3, [pc, #392]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800092c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000930:	4a60      	ldr	r2, [pc, #384]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000932:	f043 0304 	orr.w	r3, r3, #4
 8000936:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800093a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800093c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000940:	f003 0304 	and.w	r3, r3, #4
 8000944:	61bb      	str	r3, [r7, #24]
 8000946:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000948:	4b5a      	ldr	r3, [pc, #360]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800094a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094e:	4a59      	ldr	r2, [pc, #356]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000954:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000958:	4b56      	ldr	r3, [pc, #344]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000962:	617b      	str	r3, [r7, #20]
 8000964:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	4b53      	ldr	r3, [pc, #332]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800096c:	4a51      	ldr	r2, [pc, #324]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000976:	4b4f      	ldr	r3, [pc, #316]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800097c:	f003 0301 	and.w	r3, r3, #1
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000984:	4b4b      	ldr	r3, [pc, #300]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800098a:	4a4a      	ldr	r2, [pc, #296]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 800098c:	f043 0302 	orr.w	r3, r3, #2
 8000990:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000994:	4b47      	ldr	r3, [pc, #284]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 8000996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099a:	f003 0302 	and.w	r3, r3, #2
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a2:	4b44      	ldr	r3, [pc, #272]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a8:	4a42      	ldr	r2, [pc, #264]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009aa:	f043 0308 	orr.w	r3, r3, #8
 80009ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b2:	4b40      	ldr	r3, [pc, #256]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b8:	f003 0308 	and.w	r3, r3, #8
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009c0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c6:	4a3b      	ldr	r2, [pc, #236]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009d0:	4b38      	ldr	r3, [pc, #224]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009de:	4b35      	ldr	r3, [pc, #212]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e4:	4a33      	ldr	r2, [pc, #204]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009e6:	f043 0310 	orr.w	r3, r3, #16
 80009ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009ee:	4b31      	ldr	r3, [pc, #196]	@ (8000ab4 <MX_GPIO_Init+0x1a0>)
 80009f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f4:	f003 0310 	and.w	r3, r3, #16
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a02:	482d      	ldr	r0, [pc, #180]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 8000a04:	f001 fab6 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a0e:	482b      	ldr	r0, [pc, #172]	@ (8000abc <MX_GPIO_Init+0x1a8>)
 8000a10:	f001 fab0 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2102      	movs	r1, #2
 8000a18:	4829      	ldr	r0, [pc, #164]	@ (8000ac0 <MX_GPIO_Init+0x1ac>)
 8000a1a:	f001 faab 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4619      	mov	r1, r3
 8000a32:	4824      	ldr	r0, [pc, #144]	@ (8000ac4 <MX_GPIO_Init+0x1b0>)
 8000a34:	f001 f8ee 	bl	8001c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000a38:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4819      	ldr	r0, [pc, #100]	@ (8000ab8 <MX_GPIO_Init+0x1a4>)
 8000a52:	f001 f8df 	bl	8001c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a68:	f107 031c 	add.w	r3, r7, #28
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4813      	ldr	r0, [pc, #76]	@ (8000abc <MX_GPIO_Init+0x1a8>)
 8000a70:	f001 f8d0 	bl	8001c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000a74:	2380      	movs	r3, #128	@ 0x80
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a78:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	480f      	ldr	r0, [pc, #60]	@ (8000ac8 <MX_GPIO_Init+0x1b4>)
 8000a8a:	f001 f8c3 	bl	8001c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <MX_GPIO_Init+0x1ac>)
 8000aa6:	f001 f8b5 	bl	8001c14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aaa:	bf00      	nop
 8000aac:	3730      	adds	r7, #48	@ 0x30
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	58024400 	.word	0x58024400
 8000ab8:	58020400 	.word	0x58020400
 8000abc:	58020c00 	.word	0x58020c00
 8000ac0:	58021000 	.word	0x58021000
 8000ac4:	58020800 	.word	0x58020800
 8000ac8:	58021800 	.word	0x58021800

08000acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad0:	b672      	cpsid	i
}
 8000ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <Error_Handler+0x8>

08000ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <HAL_MspInit+0x30>)
 8000ae0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ae4:	4a08      	ldr	r2, [pc, #32]	@ (8000b08 <HAL_MspInit+0x30>)
 8000ae6:	f043 0302 	orr.w	r3, r3, #2
 8000aea:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <HAL_MspInit+0x30>)
 8000af0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000af4:	f003 0302 	and.w	r3, r3, #2
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	58024400 	.word	0x58024400

08000b0c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08e      	sub	sp, #56	@ 0x38
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a59      	ldr	r2, [pc, #356]	@ (8000c90 <HAL_ETH_MspInit+0x184>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	f040 80ab 	bne.w	8000c86 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000b30:	4b58      	ldr	r3, [pc, #352]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b36:	4a57      	ldr	r2, [pc, #348]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b3c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b40:	4b54      	ldr	r3, [pc, #336]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b4a:	623b      	str	r3, [r7, #32]
 8000b4c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000b4e:	4b51      	ldr	r3, [pc, #324]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b54:	4a4f      	ldr	r2, [pc, #316]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b68:	61fb      	str	r3, [r7, #28]
 8000b6a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000b6c:	4b49      	ldr	r3, [pc, #292]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b72:	4a48      	ldr	r2, [pc, #288]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b78:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b7c:	4b45      	ldr	r3, [pc, #276]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	61bb      	str	r3, [r7, #24]
 8000b88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8a:	4b42      	ldr	r3, [pc, #264]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	4a40      	ldr	r2, [pc, #256]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b92:	f043 0304 	orr.w	r3, r3, #4
 8000b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	f003 0304 	and.w	r3, r3, #4
 8000ba4:	617b      	str	r3, [r7, #20]
 8000ba6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bae:	4a39      	ldr	r2, [pc, #228]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb8:	4b36      	ldr	r3, [pc, #216]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	4b33      	ldr	r3, [pc, #204]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bcc:	4a31      	ldr	r2, [pc, #196]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bce:	f043 0302 	orr.w	r3, r3, #2
 8000bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000be4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bea:	4a2a      	ldr	r2, [pc, #168]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf4:	4b27      	ldr	r3, [pc, #156]	@ (8000c94 <HAL_ETH_MspInit+0x188>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c02:	2332      	movs	r3, #50	@ 0x32
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c12:	230b      	movs	r3, #11
 8000c14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	481e      	ldr	r0, [pc, #120]	@ (8000c98 <HAL_ETH_MspInit+0x18c>)
 8000c1e:	f000 fff9 	bl	8001c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000c22:	2386      	movs	r3, #134	@ 0x86
 8000c24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c32:	230b      	movs	r3, #11
 8000c34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4817      	ldr	r0, [pc, #92]	@ (8000c9c <HAL_ETH_MspInit+0x190>)
 8000c3e:	f000 ffe9 	bl	8001c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c50:	2300      	movs	r3, #0
 8000c52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c54:	230b      	movs	r3, #11
 8000c56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4810      	ldr	r0, [pc, #64]	@ (8000ca0 <HAL_ETH_MspInit+0x194>)
 8000c60:	f000 ffd8 	bl	8001c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000c64:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c76:	230b      	movs	r3, #11
 8000c78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4808      	ldr	r0, [pc, #32]	@ (8000ca4 <HAL_ETH_MspInit+0x198>)
 8000c82:	f000 ffc7 	bl	8001c14 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000c86:	bf00      	nop
 8000c88:	3738      	adds	r7, #56	@ 0x38
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40028000 	.word	0x40028000
 8000c94:	58024400 	.word	0x58024400
 8000c98:	58020800 	.word	0x58020800
 8000c9c:	58020000 	.word	0x58020000
 8000ca0:	58020400 	.word	0x58020400
 8000ca4:	58021800 	.word	0x58021800

08000ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b0ba      	sub	sp, #232	@ 0xe8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	22c0      	movs	r2, #192	@ 0xc0
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f005 fcdc 	bl	8006686 <memset>
  if(huart->Instance==USART3)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a27      	ldr	r2, [pc, #156]	@ (8000d70 <HAL_UART_MspInit+0xc8>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d146      	bne.n	8000d66 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000cd8:	f04f 0202 	mov.w	r2, #2
 8000cdc:	f04f 0300 	mov.w	r3, #0
 8000ce0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cea:	f107 0310 	add.w	r3, r7, #16
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 faba 	bl	8003268 <HAL_RCCEx_PeriphCLKConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000cfa:	f7ff fee7 	bl	8000acc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d04:	4a1b      	ldr	r2, [pc, #108]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d0e:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d1c:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d22:	4a14      	ldr	r2, [pc, #80]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d24:	f043 0308 	orr.w	r3, r3, #8
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <HAL_UART_MspInit+0xcc>)
 8000d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000d3a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d54:	2307      	movs	r3, #7
 8000d56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d5a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <HAL_UART_MspInit+0xd0>)
 8000d62:	f000 ff57 	bl	8001c14 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d66:	bf00      	nop
 8000d68:	37e8      	adds	r7, #232	@ 0xe8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40004800 	.word	0x40004800
 8000d74:	58024400 	.word	0x58024400
 8000d78:	58020c00 	.word	0x58020c00

08000d7c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b0ba      	sub	sp, #232	@ 0xe8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	22c0      	movs	r2, #192	@ 0xc0
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f005 fc72 	bl	8006686 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a30      	ldr	r2, [pc, #192]	@ (8000e68 <HAL_PCD_MspInit+0xec>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d159      	bne.n	8000e60 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000dac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000db8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000dbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f002 fa4f 	bl	8003268 <HAL_RCCEx_PeriphCLKConfig>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8000dd0:	f7ff fe7c 	bl	8000acc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000dd4:	f001 fa52 	bl	800227c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd8:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dde:	4a23      	ldr	r2, [pc, #140]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de8:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000df6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000dfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000e10:	230a      	movs	r3, #10
 8000e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4814      	ldr	r0, [pc, #80]	@ (8000e70 <HAL_PCD_MspInit+0xf4>)
 8000e1e:	f000 fef9 	bl	8001c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e36:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	480c      	ldr	r0, [pc, #48]	@ (8000e70 <HAL_PCD_MspInit+0xf4>)
 8000e3e:	f000 fee9 	bl	8001c14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000e44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e48:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000e4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e4e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_PCD_MspInit+0xf0>)
 8000e54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000e60:	bf00      	nop
 8000e62:	37e8      	adds	r7, #232	@ 0xe8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40080000 	.word	0x40080000
 8000e6c:	58024400 	.word	0x58024400
 8000e70:	58020000 	.word	0x58020000

08000e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <NMI_Handler+0x4>

08000e7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <HardFault_Handler+0x4>

08000e84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <MemManage_Handler+0x4>

08000e8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <BusFault_Handler+0x4>

08000e94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <UsageFault_Handler+0x4>

08000e9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eca:	f000 f927 	bl	800111c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ed8:	f000 f826 	bl	8000f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ede:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f02:	f005 fbc9 	bl	8006698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f06:	f7ff fb5f 	bl	80005c8 <main>
  bx  lr
 8000f0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f0c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f10:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f14:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f18:	08006740 	.word	0x08006740
  ldr r2, =_sbss
 8000f1c:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000f20:	24000758 	.word	0x24000758

08000f24 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f24:	e7fe      	b.n	8000f24 <ADC3_IRQHandler>
	...

08000f28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f2c:	4b37      	ldr	r3, [pc, #220]	@ (800100c <SystemInit+0xe4>)
 8000f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f32:	4a36      	ldr	r2, [pc, #216]	@ (800100c <SystemInit+0xe4>)
 8000f34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f3c:	4b34      	ldr	r3, [pc, #208]	@ (8001010 <SystemInit+0xe8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 030f 	and.w	r3, r3, #15
 8000f44:	2b06      	cmp	r3, #6
 8000f46:	d807      	bhi.n	8000f58 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f48:	4b31      	ldr	r3, [pc, #196]	@ (8001010 <SystemInit+0xe8>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f023 030f 	bic.w	r3, r3, #15
 8000f50:	4a2f      	ldr	r2, [pc, #188]	@ (8001010 <SystemInit+0xe8>)
 8000f52:	f043 0307 	orr.w	r3, r3, #7
 8000f56:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f58:	4b2e      	ldr	r3, [pc, #184]	@ (8001014 <SystemInit+0xec>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a2d      	ldr	r2, [pc, #180]	@ (8001014 <SystemInit+0xec>)
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <SystemInit+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001014 <SystemInit+0xec>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4929      	ldr	r1, [pc, #164]	@ (8001014 <SystemInit+0xec>)
 8000f70:	4b29      	ldr	r3, [pc, #164]	@ (8001018 <SystemInit+0xf0>)
 8000f72:	4013      	ands	r3, r2
 8000f74:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f76:	4b26      	ldr	r3, [pc, #152]	@ (8001010 <SystemInit+0xe8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d007      	beq.n	8000f92 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f82:	4b23      	ldr	r3, [pc, #140]	@ (8001010 <SystemInit+0xe8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f023 030f 	bic.w	r3, r3, #15
 8000f8a:	4a21      	ldr	r2, [pc, #132]	@ (8001010 <SystemInit+0xe8>)
 8000f8c:	f043 0307 	orr.w	r3, r3, #7
 8000f90:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000f92:	4b20      	ldr	r3, [pc, #128]	@ (8001014 <SystemInit+0xec>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000f98:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <SystemInit+0xec>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001014 <SystemInit+0xec>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <SystemInit+0xec>)
 8000fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800101c <SystemInit+0xf4>)
 8000fa8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000faa:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <SystemInit+0xec>)
 8000fac:	4a1c      	ldr	r2, [pc, #112]	@ (8001020 <SystemInit+0xf8>)
 8000fae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fb0:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <SystemInit+0xec>)
 8000fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8001024 <SystemInit+0xfc>)
 8000fb4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <SystemInit+0xec>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <SystemInit+0xec>)
 8000fbe:	4a19      	ldr	r2, [pc, #100]	@ (8001024 <SystemInit+0xfc>)
 8000fc0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <SystemInit+0xec>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <SystemInit+0xec>)
 8000fca:	4a16      	ldr	r2, [pc, #88]	@ (8001024 <SystemInit+0xfc>)
 8000fcc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000fce:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <SystemInit+0xec>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <SystemInit+0xec>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8001014 <SystemInit+0xec>)
 8000fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fde:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <SystemInit+0xec>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <SystemInit+0x100>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	4b10      	ldr	r3, [pc, #64]	@ (800102c <SystemInit+0x104>)
 8000fec:	4013      	ands	r3, r2
 8000fee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ff2:	d202      	bcs.n	8000ffa <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <SystemInit+0x108>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <SystemInit+0x10c>)
 8000ffc:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001000:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00
 8001010:	52002000 	.word	0x52002000
 8001014:	58024400 	.word	0x58024400
 8001018:	eaf6ed7f 	.word	0xeaf6ed7f
 800101c:	02020200 	.word	0x02020200
 8001020:	01ff0000 	.word	0x01ff0000
 8001024:	01010280 	.word	0x01010280
 8001028:	5c001000 	.word	0x5c001000
 800102c:	ffff0000 	.word	0xffff0000
 8001030:	51008108 	.word	0x51008108
 8001034:	52004000 	.word	0x52004000

08001038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800103e:	2003      	movs	r0, #3
 8001040:	f000 f982 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001044:	f001 ff3a 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 8001048:	4602      	mov	r2, r0
 800104a:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <HAL_Init+0x68>)
 800104c:	699b      	ldr	r3, [r3, #24]
 800104e:	0a1b      	lsrs	r3, r3, #8
 8001050:	f003 030f 	and.w	r3, r3, #15
 8001054:	4913      	ldr	r1, [pc, #76]	@ (80010a4 <HAL_Init+0x6c>)
 8001056:	5ccb      	ldrb	r3, [r1, r3]
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	fa22 f303 	lsr.w	r3, r2, r3
 8001060:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001062:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <HAL_Init+0x68>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	f003 030f 	and.w	r3, r3, #15
 800106a:	4a0e      	ldr	r2, [pc, #56]	@ (80010a4 <HAL_Init+0x6c>)
 800106c:	5cd3      	ldrb	r3, [r2, r3]
 800106e:	f003 031f 	and.w	r3, r3, #31
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	fa22 f303 	lsr.w	r3, r2, r3
 8001078:	4a0b      	ldr	r2, [pc, #44]	@ (80010a8 <HAL_Init+0x70>)
 800107a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800107c:	4a0b      	ldr	r2, [pc, #44]	@ (80010ac <HAL_Init+0x74>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f814 	bl	80010b0 <HAL_InitTick>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e002      	b.n	8001098 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001092:	f7ff fd21 	bl	8000ad8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001096:	2300      	movs	r3, #0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	58024400 	.word	0x58024400
 80010a4:	080066f8 	.word	0x080066f8
 80010a8:	24000004 	.word	0x24000004
 80010ac:	24000000 	.word	0x24000000

080010b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010b8:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <HAL_InitTick+0x60>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e021      	b.n	8001108 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <HAL_InitTick+0x64>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <HAL_InitTick+0x60>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f959 	bl	8001392 <HAL_SYSTICK_Config>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e00e      	b.n	8001108 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b0f      	cmp	r3, #15
 80010ee:	d80a      	bhi.n	8001106 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f0:	2200      	movs	r2, #0
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295
 80010f8:	f000 f931 	bl	800135e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010fc:	4a06      	ldr	r2, [pc, #24]	@ (8001118 <HAL_InitTick+0x68>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001102:	2300      	movs	r3, #0
 8001104:	e000      	b.n	8001108 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	2400000c 	.word	0x2400000c
 8001114:	24000000 	.word	0x24000000
 8001118:	24000008 	.word	0x24000008

0800111c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <HAL_IncTick+0x20>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <HAL_IncTick+0x24>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4413      	add	r3, r2
 800112c:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <HAL_IncTick+0x24>)
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	2400000c 	.word	0x2400000c
 8001140:	24000754 	.word	0x24000754

08001144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return uwTick;
 8001148:	4b03      	ldr	r3, [pc, #12]	@ (8001158 <HAL_GetTick+0x14>)
 800114a:	681b      	ldr	r3, [r3, #0]
}
 800114c:	4618      	mov	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	24000754 	.word	0x24000754

0800115c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001164:	f7ff ffee 	bl	8001144 <HAL_GetTick>
 8001168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001174:	d005      	beq.n	8001182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001176:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <HAL_Delay+0x44>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	461a      	mov	r2, r3
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4413      	add	r3, r2
 8001180:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001182:	bf00      	nop
 8001184:	f7ff ffde 	bl	8001144 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	68fa      	ldr	r2, [r7, #12]
 8001190:	429a      	cmp	r2, r3
 8001192:	d8f7      	bhi.n	8001184 <HAL_Delay+0x28>
  {
  }
}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	2400000c 	.word	0x2400000c

080011a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011a8:	4b03      	ldr	r3, [pc, #12]	@ (80011b8 <HAL_GetREVID+0x14>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	0c1b      	lsrs	r3, r3, #16
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	5c001000 	.word	0x5c001000

080011bc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80011cc:	4904      	ldr	r1, [pc, #16]	@ (80011e0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	604b      	str	r3, [r1, #4]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	58000400 	.word	0x58000400

080011e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <__NVIC_SetPriorityGrouping+0x40>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001200:	4013      	ands	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 800120e:	4313      	orrs	r3, r2
 8001210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001212:	4a04      	ldr	r2, [pc, #16]	@ (8001224 <__NVIC_SetPriorityGrouping+0x40>)
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	60d3      	str	r3, [r2, #12]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00
 8001228:	05fa0000 	.word	0x05fa0000

0800122c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <__NVIC_GetPriorityGrouping+0x18>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	f003 0307 	and.w	r3, r3, #7
}
 800123a:	4618      	mov	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001254:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0a      	blt.n	8001272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	490c      	ldr	r1, [pc, #48]	@ (8001294 <__NVIC_SetPriority+0x4c>)
 8001262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	440b      	add	r3, r1
 800126c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001270:	e00a      	b.n	8001288 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4908      	ldr	r1, [pc, #32]	@ (8001298 <__NVIC_SetPriority+0x50>)
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	3b04      	subs	r3, #4
 8001280:	0112      	lsls	r2, r2, #4
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	440b      	add	r3, r1
 8001286:	761a      	strb	r2, [r3, #24]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b480      	push	{r7}
 800129e:	b089      	sub	sp, #36	@ 0x24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f1c3 0307 	rsb	r3, r3, #7
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	bf28      	it	cs
 80012ba:	2304      	movcs	r3, #4
 80012bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3304      	adds	r3, #4
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d902      	bls.n	80012cc <NVIC_EncodePriority+0x30>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3b03      	subs	r3, #3
 80012ca:	e000      	b.n	80012ce <NVIC_EncodePriority+0x32>
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43da      	mvns	r2, r3
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	43d9      	mvns	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	4313      	orrs	r3, r2
         );
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3724      	adds	r7, #36	@ 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001314:	d301      	bcc.n	800131a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001316:	2301      	movs	r3, #1
 8001318:	e00f      	b.n	800133a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	4a0a      	ldr	r2, [pc, #40]	@ (8001344 <SysTick_Config+0x40>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001322:	210f      	movs	r1, #15
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f7ff ff8e 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132c:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <SysTick_Config+0x40>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001332:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <SysTick_Config+0x40>)
 8001334:	2207      	movs	r2, #7
 8001336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010

08001348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff47 	bl	80011e4 <__NVIC_SetPriorityGrouping>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800136c:	f7ff ff5e 	bl	800122c <__NVIC_GetPriorityGrouping>
 8001370:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	6978      	ldr	r0, [r7, #20]
 8001378:	f7ff ff90 	bl	800129c <NVIC_EncodePriority>
 800137c:	4602      	mov	r2, r0
 800137e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff5f 	bl	8001248 <__NVIC_SetPriority>
}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffb2 	bl	8001304 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e0e3      	b.n	8001586 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d106      	bne.n	80013d6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2223      	movs	r2, #35	@ 0x23
 80013cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fb9b 	bl	8000b0c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	4b6e      	ldr	r3, [pc, #440]	@ (8001590 <HAL_ETH_Init+0x1e4>)
 80013d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013dc:	4a6c      	ldr	r2, [pc, #432]	@ (8001590 <HAL_ETH_Init+0x1e4>)
 80013de:	f043 0302 	orr.w	r3, r3, #2
 80013e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001590 <HAL_ETH_Init+0x1e4>)
 80013e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	7a1b      	ldrb	r3, [r3, #8]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d103      	bne.n	8001404 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80013fc:	2000      	movs	r0, #0
 80013fe:	f7ff fedd 	bl	80011bc <HAL_SYSCFG_ETHInterfaceSelect>
 8001402:	e003      	b.n	800140c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001404:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001408:	f7ff fed8 	bl	80011bc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800140c:	4b61      	ldr	r3, [pc, #388]	@ (8001594 <HAL_ETH_Init+0x1e8>)
 800140e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001426:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001428:	f7ff fe8c 	bl	8001144 <HAL_GetTick>
 800142c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800142e:	e011      	b.n	8001454 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001430:	f7ff fe88 	bl	8001144 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800143e:	d909      	bls.n	8001454 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2204      	movs	r2, #4
 8001444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	22e0      	movs	r2, #224	@ 0xe0
 800144c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e098      	b.n	8001586 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1e4      	bne.n	8001430 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f89e 	bl	80015a8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800146c:	f001 fea0 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 8001470:	4603      	mov	r3, r0
 8001472:	4a49      	ldr	r2, [pc, #292]	@ (8001598 <HAL_ETH_Init+0x1ec>)
 8001474:	fba2 2303 	umull	r2, r3, r2, r3
 8001478:	0c9a      	lsrs	r2, r3, #18
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	3a01      	subs	r2, #1
 8001480:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f000 fa81 	bl	800198c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001492:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001496:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014a6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	f003 0303 	and.w	r3, r3, #3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d009      	beq.n	80014ca <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	22e0      	movs	r2, #224	@ 0xe0
 80014c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e05d      	b.n	8001586 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014d2:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80014d6:	4b31      	ldr	r3, [pc, #196]	@ (800159c <HAL_ETH_Init+0x1f0>)
 80014d8:	4013      	ands	r3, r2
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6952      	ldr	r2, [r2, #20]
 80014de:	0051      	lsls	r1, r2, #1
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	6812      	ldr	r2, [r2, #0]
 80014e4:	430b      	orrs	r3, r1
 80014e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014ea:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f000 fae9 	bl	8001ac6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f000 fb2f 	bl	8001b58 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	3305      	adds	r3, #5
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	021a      	lsls	r2, r3, #8
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	3304      	adds	r3, #4
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	430a      	orrs	r2, r1
 8001514:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	3303      	adds	r3, #3
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	061a      	lsls	r2, r3, #24
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	3302      	adds	r3, #2
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	041b      	lsls	r3, r3, #16
 800152c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	3301      	adds	r3, #1
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001538:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001546:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001548:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <HAL_ETH_Init+0x1f4>)
 800155a:	430b      	orrs	r3, r1
 800155c:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <HAL_ETH_Init+0x1f8>)
 800156e:	430b      	orrs	r3, r1
 8001570:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2210      	movs	r2, #16
 8001580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	58024400 	.word	0x58024400
 8001594:	58000400 	.word	0x58000400
 8001598:	431bde83 	.word	0x431bde83
 800159c:	ffff8001 	.word	0xffff8001
 80015a0:	0c020060 	.word	0x0c020060
 80015a4:	0c20c000 	.word	0x0c20c000

080015a8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80015c0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80015c2:	f001 fdf5 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 80015c6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001634 <HAL_ETH_SetMDIOClockRange+0x8c>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d804      	bhi.n	80015da <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	e022      	b.n	8001620 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	4a16      	ldr	r2, [pc, #88]	@ (8001638 <HAL_ETH_SetMDIOClockRange+0x90>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d204      	bcs.n	80015ec <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	e019      	b.n	8001620 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	4a13      	ldr	r2, [pc, #76]	@ (800163c <HAL_ETH_SetMDIOClockRange+0x94>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d915      	bls.n	8001620 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <HAL_ETH_SetMDIOClockRange+0x98>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d804      	bhi.n	8001606 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	e00c      	b.n	8001620 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	4a0e      	ldr	r2, [pc, #56]	@ (8001644 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d804      	bhi.n	8001618 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	e003      	b.n	8001620 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800161e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	02160ebf 	.word	0x02160ebf
 8001638:	03938700 	.word	0x03938700
 800163c:	05f5e0ff 	.word	0x05f5e0ff
 8001640:	08f0d17f 	.word	0x08f0d17f
 8001644:	0ee6b27f 	.word	0x0ee6b27f

08001648 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800165a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	791b      	ldrb	r3, [r3, #4]
 8001660:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001662:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	7b1b      	ldrb	r3, [r3, #12]
 8001668:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800166a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	7b5b      	ldrb	r3, [r3, #13]
 8001670:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001672:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	7b9b      	ldrb	r3, [r3, #14]
 8001678:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800167a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	7bdb      	ldrb	r3, [r3, #15]
 8001680:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001682:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	7c12      	ldrb	r2, [r2, #16]
 8001688:	2a00      	cmp	r2, #0
 800168a:	d102      	bne.n	8001692 <ETH_SetMACConfig+0x4a>
 800168c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001690:	e000      	b.n	8001694 <ETH_SetMACConfig+0x4c>
 8001692:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001694:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	7c52      	ldrb	r2, [r2, #17]
 800169a:	2a00      	cmp	r2, #0
 800169c:	d102      	bne.n	80016a4 <ETH_SetMACConfig+0x5c>
 800169e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80016a2:	e000      	b.n	80016a6 <ETH_SetMACConfig+0x5e>
 80016a4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	7c9b      	ldrb	r3, [r3, #18]
 80016ac:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80016ae:	431a      	orrs	r2, r3
               macconf->Speed |
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80016b4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80016ba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	7f1b      	ldrb	r3, [r3, #28]
 80016c0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80016c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	7f5b      	ldrb	r3, [r3, #29]
 80016c8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80016ca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	7f92      	ldrb	r2, [r2, #30]
 80016d0:	2a00      	cmp	r2, #0
 80016d2:	d102      	bne.n	80016da <ETH_SetMACConfig+0x92>
 80016d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016d8:	e000      	b.n	80016dc <ETH_SetMACConfig+0x94>
 80016da:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80016dc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	7fdb      	ldrb	r3, [r3, #31]
 80016e2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80016e4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	d102      	bne.n	80016f6 <ETH_SetMACConfig+0xae>
 80016f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016f4:	e000      	b.n	80016f8 <ETH_SetMACConfig+0xb0>
 80016f6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80016f8:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80016fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001706:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001708:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800170e:	4313      	orrs	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	4b56      	ldr	r3, [pc, #344]	@ (8001874 <ETH_SetMACConfig+0x22c>)
 800171a:	4013      	ands	r3, r2
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	68f9      	ldr	r1, [r7, #12]
 8001722:	430b      	orrs	r3, r1
 8001724:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800172a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001732:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001734:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800173c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800173e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001746:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001748:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001750:	2a00      	cmp	r2, #0
 8001752:	d102      	bne.n	800175a <ETH_SetMACConfig+0x112>
 8001754:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001758:	e000      	b.n	800175c <ETH_SetMACConfig+0x114>
 800175a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800175c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	685a      	ldr	r2, [r3, #4]
 800176c:	4b42      	ldr	r3, [pc, #264]	@ (8001878 <ETH_SetMACConfig+0x230>)
 800176e:	4013      	ands	r3, r2
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	430b      	orrs	r3, r1
 8001778:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001780:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001786:	4313      	orrs	r3, r2
 8001788:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	68da      	ldr	r2, [r3, #12]
 8001790:	4b3a      	ldr	r3, [pc, #232]	@ (800187c <ETH_SetMACConfig+0x234>)
 8001792:	4013      	ands	r3, r2
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	68f9      	ldr	r1, [r7, #12]
 800179a:	430b      	orrs	r3, r1
 800179c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017a4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017aa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80017b2:	2a00      	cmp	r2, #0
 80017b4:	d101      	bne.n	80017ba <ETH_SetMACConfig+0x172>
 80017b6:	2280      	movs	r2, #128	@ 0x80
 80017b8:	e000      	b.n	80017bc <ETH_SetMACConfig+0x174>
 80017ba:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80017bc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017c4:	4313      	orrs	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80017ce:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 80017d2:	4013      	ands	r3, r2
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	68f9      	ldr	r1, [r7, #12]
 80017da:	430b      	orrs	r3, r1
 80017dc:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80017e4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80017ec:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80017ee:	4313      	orrs	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017fa:	f023 0103 	bic.w	r1, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	430a      	orrs	r2, r1
 8001806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001812:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	430a      	orrs	r2, r1
 8001820:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800182e:	2a00      	cmp	r2, #0
 8001830:	d101      	bne.n	8001836 <ETH_SetMACConfig+0x1ee>
 8001832:	2240      	movs	r2, #64	@ 0x40
 8001834:	e000      	b.n	8001838 <ETH_SetMACConfig+0x1f0>
 8001836:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001838:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001840:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001842:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800184a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800184c:	4313      	orrs	r3, r2
 800184e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001858:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	430a      	orrs	r2, r1
 8001864:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	00048083 	.word	0x00048083
 8001878:	c0f88000 	.word	0xc0f88000
 800187c:	fffffef0 	.word	0xfffffef0

08001880 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b38      	ldr	r3, [pc, #224]	@ (8001978 <ETH_SetDMAConfig+0xf8>)
 8001896:	4013      	ands	r3, r2
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	6811      	ldr	r1, [r2, #0]
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	430b      	orrs	r3, r1
 80018a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018a6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	791b      	ldrb	r3, [r3, #4]
 80018ac:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018b2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	7b1b      	ldrb	r3, [r3, #12]
 80018b8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	4b2c      	ldr	r3, [pc, #176]	@ (800197c <ETH_SetDMAConfig+0xfc>)
 80018ca:	4013      	ands	r3, r2
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6812      	ldr	r2, [r2, #0]
 80018d0:	68f9      	ldr	r1, [r7, #12]
 80018d2:	430b      	orrs	r3, r1
 80018d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018d8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	7b5b      	ldrb	r3, [r3, #13]
 80018de:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80018e4:	4313      	orrs	r3, r2
 80018e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018f0:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80018f4:	4b22      	ldr	r3, [pc, #136]	@ (8001980 <ETH_SetDMAConfig+0x100>)
 80018f6:	4013      	ands	r3, r2
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	6812      	ldr	r2, [r2, #0]
 80018fc:	68f9      	ldr	r1, [r7, #12]
 80018fe:	430b      	orrs	r3, r1
 8001900:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001904:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	7d1b      	ldrb	r3, [r3, #20]
 8001910:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001912:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	7f5b      	ldrb	r3, [r3, #29]
 8001918:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800191a:	4313      	orrs	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001926:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800192a:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <ETH_SetDMAConfig+0x104>)
 800192c:	4013      	ands	r3, r2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	68f9      	ldr	r1, [r7, #12]
 8001934:	430b      	orrs	r3, r1
 8001936:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800193a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	7f1b      	ldrb	r3, [r3, #28]
 8001942:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001948:	4313      	orrs	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001954:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <ETH_SetDMAConfig+0x108>)
 800195a:	4013      	ands	r3, r2
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6812      	ldr	r2, [r2, #0]
 8001960:	68f9      	ldr	r1, [r7, #12]
 8001962:	430b      	orrs	r3, r1
 8001964:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001968:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	ffff87fd 	.word	0xffff87fd
 800197c:	ffff2ffe 	.word	0xffff2ffe
 8001980:	fffec000 	.word	0xfffec000
 8001984:	ffc0efef 	.word	0xffc0efef
 8001988:	7fc0ffff 	.word	0x7fc0ffff

0800198c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b0a4      	sub	sp, #144	@ 0x90
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001994:	2301      	movs	r3, #1
 8001996:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800199a:	2300      	movs	r3, #0
 800199c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800199e:	2300      	movs	r3, #0
 80019a0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80019aa:	2301      	movs	r3, #1
 80019ac:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80019b0:	2301      	movs	r3, #1
 80019b2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80019b6:	2301      	movs	r3, #1
 80019b8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80019c2:	2301      	movs	r3, #1
 80019c4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80019c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019cc:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80019d8:	2300      	movs	r3, #0
 80019da:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80019de:	2300      	movs	r3, #0
 80019e0:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80019e4:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80019e8:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80019f4:	2301      	movs	r3, #1
 80019f6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001a06:	2300      	movs	r3, #0
 8001a08:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001a24:	2320      	movs	r3, #32
 8001a26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001a36:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001a3c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a40:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001a60:	2301      	movs	r3, #1
 8001a62:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001a66:	2300      	movs	r3, #0
 8001a68:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001a70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a74:	4619      	mov	r1, r3
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff fde6 	bl	8001648 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001a80:	2301      	movs	r3, #1
 8001a82:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001a96:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a9a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001aa0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001aa4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001aac:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001ab0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ab2:	f107 0308 	add.w	r3, r7, #8
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff fee1 	bl	8001880 <ETH_SetDMAConfig>
}
 8001abe:	bf00      	nop
 8001ac0:	3790      	adds	r7, #144	@ 0x90
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	e01d      	b.n	8001b10 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68d9      	ldr	r1, [r3, #12]
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4613      	mov	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	2200      	movs	r2, #0
 8001af0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001afe:	68b9      	ldr	r1, [r7, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	3206      	adds	r2, #6
 8001b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d9de      	bls.n	8001ad4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b24:	461a      	mov	r2, r3
 8001b26:	2303      	movs	r3, #3
 8001b28:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b38:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b48:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	e023      	b.n	8001bae <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6919      	ldr	r1, [r3, #16]
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	440b      	add	r3, r1
 8001b76:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	2200      	movs	r2, #0
 8001b82:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001b9c:	68b9      	ldr	r1, [r7, #8]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	3212      	adds	r2, #18
 8001ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	3301      	adds	r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d9d8      	bls.n	8001b66 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bda:	461a      	mov	r2, r3
 8001bdc:	2303      	movs	r3, #3
 8001bde:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691a      	ldr	r2, [r3, #16]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bee:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c02:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8001c06:	bf00      	nop
 8001c08:	3714      	adds	r7, #20
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
	...

08001c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	@ 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c22:	4b89      	ldr	r3, [pc, #548]	@ (8001e48 <HAL_GPIO_Init+0x234>)
 8001c24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c26:	e194      	b.n	8001f52 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa01 f303 	lsl.w	r3, r1, r3
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8186 	beq.w	8001f4c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d005      	beq.n	8001c58 <HAL_GPIO_Init+0x44>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d130      	bne.n	8001cba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68da      	ldr	r2, [r3, #12]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c8e:	2201      	movs	r2, #1
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	091b      	lsrs	r3, r3, #4
 8001ca4:	f003 0201 	and.w	r2, r3, #1
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	2b03      	cmp	r3, #3
 8001cc4:	d017      	beq.n	8001cf6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	2203      	movs	r2, #3
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d123      	bne.n	8001d4a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	08da      	lsrs	r2, r3, #3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3208      	adds	r2, #8
 8001d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	220f      	movs	r2, #15
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	4013      	ands	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	691a      	ldr	r2, [r3, #16]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	08da      	lsrs	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3208      	adds	r2, #8
 8001d44:	69b9      	ldr	r1, [r7, #24]
 8001d46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	2203      	movs	r2, #3
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0203 	and.w	r2, r3, #3
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f000 80e0 	beq.w	8001f4c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001e4c <HAL_GPIO_Init+0x238>)
 8001d8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d92:	4a2e      	ldr	r2, [pc, #184]	@ (8001e4c <HAL_GPIO_Init+0x238>)
 8001d94:	f043 0302 	orr.w	r3, r3, #2
 8001d98:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001e4c <HAL_GPIO_Init+0x238>)
 8001d9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001daa:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <HAL_GPIO_Init+0x23c>)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	089b      	lsrs	r3, r3, #2
 8001db0:	3302      	adds	r3, #2
 8001db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	220f      	movs	r2, #15
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a20      	ldr	r2, [pc, #128]	@ (8001e54 <HAL_GPIO_Init+0x240>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d052      	beq.n	8001e7c <HAL_GPIO_Init+0x268>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e58 <HAL_GPIO_Init+0x244>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d031      	beq.n	8001e42 <HAL_GPIO_Init+0x22e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a1e      	ldr	r2, [pc, #120]	@ (8001e5c <HAL_GPIO_Init+0x248>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d02b      	beq.n	8001e3e <HAL_GPIO_Init+0x22a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a1d      	ldr	r2, [pc, #116]	@ (8001e60 <HAL_GPIO_Init+0x24c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d025      	beq.n	8001e3a <HAL_GPIO_Init+0x226>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e64 <HAL_GPIO_Init+0x250>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d01f      	beq.n	8001e36 <HAL_GPIO_Init+0x222>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e68 <HAL_GPIO_Init+0x254>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d019      	beq.n	8001e32 <HAL_GPIO_Init+0x21e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a1a      	ldr	r2, [pc, #104]	@ (8001e6c <HAL_GPIO_Init+0x258>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d013      	beq.n	8001e2e <HAL_GPIO_Init+0x21a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a19      	ldr	r2, [pc, #100]	@ (8001e70 <HAL_GPIO_Init+0x25c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d00d      	beq.n	8001e2a <HAL_GPIO_Init+0x216>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a18      	ldr	r2, [pc, #96]	@ (8001e74 <HAL_GPIO_Init+0x260>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d007      	beq.n	8001e26 <HAL_GPIO_Init+0x212>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a17      	ldr	r2, [pc, #92]	@ (8001e78 <HAL_GPIO_Init+0x264>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d101      	bne.n	8001e22 <HAL_GPIO_Init+0x20e>
 8001e1e:	2309      	movs	r3, #9
 8001e20:	e02d      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e22:	230a      	movs	r3, #10
 8001e24:	e02b      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e26:	2308      	movs	r3, #8
 8001e28:	e029      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e2a:	2307      	movs	r3, #7
 8001e2c:	e027      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e2e:	2306      	movs	r3, #6
 8001e30:	e025      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e32:	2305      	movs	r3, #5
 8001e34:	e023      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e36:	2304      	movs	r3, #4
 8001e38:	e021      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e01f      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e3e:	2302      	movs	r3, #2
 8001e40:	e01d      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e01b      	b.n	8001e7e <HAL_GPIO_Init+0x26a>
 8001e46:	bf00      	nop
 8001e48:	58000080 	.word	0x58000080
 8001e4c:	58024400 	.word	0x58024400
 8001e50:	58000400 	.word	0x58000400
 8001e54:	58020000 	.word	0x58020000
 8001e58:	58020400 	.word	0x58020400
 8001e5c:	58020800 	.word	0x58020800
 8001e60:	58020c00 	.word	0x58020c00
 8001e64:	58021000 	.word	0x58021000
 8001e68:	58021400 	.word	0x58021400
 8001e6c:	58021800 	.word	0x58021800
 8001e70:	58021c00 	.word	0x58021c00
 8001e74:	58022000 	.word	0x58022000
 8001e78:	58022400 	.word	0x58022400
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	69fa      	ldr	r2, [r7, #28]
 8001e80:	f002 0203 	and.w	r2, r2, #3
 8001e84:	0092      	lsls	r2, r2, #2
 8001e86:	4093      	lsls	r3, r2
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e8e:	4938      	ldr	r1, [pc, #224]	@ (8001f70 <HAL_GPIO_Init+0x35c>)
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	3302      	adds	r3, #2
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001ec2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ef0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f ae63 	bne.w	8001c28 <HAL_GPIO_Init+0x14>
  }
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	3724      	adds	r7, #36	@ 0x24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	58000400 	.word	0x58000400

08001f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	807b      	strh	r3, [r7, #2]
 8001f80:	4613      	mov	r3, r2
 8001f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f84:	787b      	ldrb	r3, [r7, #1]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f8a:	887a      	ldrh	r2, [r7, #2]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f90:	e003      	b.n	8001f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f92:	887b      	ldrh	r3, [r7, #2]
 8001f94:	041a      	lsls	r2, r3, #16
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	619a      	str	r2, [r3, #24]
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af02      	add	r7, sp, #8
 8001fac:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d101      	bne.n	8001fb8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e0fe      	b.n	80021b6 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d106      	bne.n	8001fd2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7fe fed5 	bl	8000d7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f004 f8bc 	bl	800615c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	7c1a      	ldrb	r2, [r3, #16]
 8001fec:	f88d 2000 	strb.w	r2, [sp]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff4:	f004 f840 	bl	8006078 <USB_CoreInit>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d005      	beq.n	800200a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2202      	movs	r2, #2
 8002002:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e0d5      	b.n	80021b6 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f004 f8b4 	bl	800617e <USB_SetCurrentMode>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2202      	movs	r2, #2
 8002020:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0c6      	b.n	80021b6 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002028:	2300      	movs	r3, #0
 800202a:	73fb      	strb	r3, [r7, #15]
 800202c:	e04a      	b.n	80020c4 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	4613      	mov	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	440b      	add	r3, r1
 800203c:	3315      	adds	r3, #21
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002042:	7bfa      	ldrb	r2, [r7, #15]
 8002044:	6879      	ldr	r1, [r7, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	3314      	adds	r3, #20
 8002052:	7bfa      	ldrb	r2, [r7, #15]
 8002054:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002056:	7bfa      	ldrb	r2, [r7, #15]
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	b298      	uxth	r0, r3
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	332e      	adds	r3, #46	@ 0x2e
 800206a:	4602      	mov	r2, r0
 800206c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800206e:	7bfa      	ldrb	r2, [r7, #15]
 8002070:	6879      	ldr	r1, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	4413      	add	r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	440b      	add	r3, r1
 800207c:	3318      	adds	r3, #24
 800207e:	2200      	movs	r2, #0
 8002080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	6879      	ldr	r1, [r7, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4413      	add	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	440b      	add	r3, r1
 8002090:	331c      	adds	r3, #28
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002096:	7bfa      	ldrb	r2, [r7, #15]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	4413      	add	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	3320      	adds	r3, #32
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020aa:	7bfa      	ldrb	r2, [r7, #15]
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4613      	mov	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	4413      	add	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	3324      	adds	r3, #36	@ 0x24
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	3301      	adds	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	791b      	ldrb	r3, [r3, #4]
 80020c8:	7bfa      	ldrb	r2, [r7, #15]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d3af      	bcc.n	800202e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	73fb      	strb	r3, [r7, #15]
 80020d2:	e044      	b.n	800215e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80020d4:	7bfa      	ldrb	r2, [r7, #15]
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	4613      	mov	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80020e6:	2200      	movs	r2, #0
 80020e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80020ea:	7bfa      	ldrb	r2, [r7, #15]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	4613      	mov	r3, r2
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	4413      	add	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80020fc:	7bfa      	ldrb	r2, [r7, #15]
 80020fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002100:	7bfa      	ldrb	r2, [r7, #15]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002116:	7bfa      	ldrb	r2, [r7, #15]
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800212c:	7bfa      	ldrb	r2, [r7, #15]
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	4613      	mov	r3, r2
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	4413      	add	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002142:	7bfa      	ldrb	r2, [r7, #15]
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	3301      	adds	r3, #1
 800215c:	73fb      	strb	r3, [r7, #15]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	791b      	ldrb	r3, [r3, #4]
 8002162:	7bfa      	ldrb	r2, [r7, #15]
 8002164:	429a      	cmp	r2, r3
 8002166:	d3b5      	bcc.n	80020d4 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7c1a      	ldrb	r2, [r3, #16]
 8002170:	f88d 2000 	strb.w	r2, [sp]
 8002174:	3304      	adds	r3, #4
 8002176:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002178:	f004 f84e 	bl	8006218 <USB_DevInit>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d005      	beq.n	800218e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e013      	b.n	80021b6 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7b1b      	ldrb	r3, [r3, #12]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d102      	bne.n	80021aa <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f80b 	bl	80021c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f004 fa09 	bl	80065c6 <USB_DevDisconnect>

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2201      	movs	r2, #1
 80021d2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021ee:	4b05      	ldr	r3, [pc, #20]	@ (8002204 <HAL_PCDEx_ActivateLPM+0x44>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	10000003 	.word	0x10000003

08002208 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002210:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <HAL_PWREx_ConfigSupply+0x70>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b04      	cmp	r3, #4
 800221a:	d00a      	beq.n	8002232 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <HAL_PWREx_ConfigSupply+0x70>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	429a      	cmp	r2, r3
 8002228:	d001      	beq.n	800222e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e01f      	b.n	800226e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	e01d      	b.n	800226e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_PWREx_ConfigSupply+0x70>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f023 0207 	bic.w	r2, r3, #7
 800223a:	490f      	ldr	r1, [pc, #60]	@ (8002278 <HAL_PWREx_ConfigSupply+0x70>)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4313      	orrs	r3, r2
 8002240:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002242:	f7fe ff7f 	bl	8001144 <HAL_GetTick>
 8002246:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002248:	e009      	b.n	800225e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800224a:	f7fe ff7b 	bl	8001144 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002258:	d901      	bls.n	800225e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e007      	b.n	800226e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800225e:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <HAL_PWREx_ConfigSupply+0x70>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800226a:	d1ee      	bne.n	800224a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	58024800 	.word	0x58024800

0800227c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002280:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	4a04      	ldr	r2, [pc, #16]	@ (8002298 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800228a:	60d3      	str	r3, [r2, #12]
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	58024800 	.word	0x58024800

0800229c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	@ 0x30
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	f000 bc48 	b.w	8002b40 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 8088 	beq.w	80023ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022be:	4b99      	ldr	r3, [pc, #612]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022c8:	4b96      	ldr	r3, [pc, #600]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80022ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80022ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d0:	2b10      	cmp	r3, #16
 80022d2:	d007      	beq.n	80022e4 <HAL_RCC_OscConfig+0x48>
 80022d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d6:	2b18      	cmp	r3, #24
 80022d8:	d111      	bne.n	80022fe <HAL_RCC_OscConfig+0x62>
 80022da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d10c      	bne.n	80022fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e4:	4b8f      	ldr	r3, [pc, #572]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d06d      	beq.n	80023cc <HAL_RCC_OscConfig+0x130>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d169      	bne.n	80023cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	f000 bc21 	b.w	8002b40 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002306:	d106      	bne.n	8002316 <HAL_RCC_OscConfig+0x7a>
 8002308:	4b86      	ldr	r3, [pc, #536]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a85      	ldr	r2, [pc, #532]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800230e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	e02e      	b.n	8002374 <HAL_RCC_OscConfig+0xd8>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10c      	bne.n	8002338 <HAL_RCC_OscConfig+0x9c>
 800231e:	4b81      	ldr	r3, [pc, #516]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a80      	ldr	r2, [pc, #512]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	4b7e      	ldr	r3, [pc, #504]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a7d      	ldr	r2, [pc, #500]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002330:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	e01d      	b.n	8002374 <HAL_RCC_OscConfig+0xd8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002340:	d10c      	bne.n	800235c <HAL_RCC_OscConfig+0xc0>
 8002342:	4b78      	ldr	r3, [pc, #480]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a77      	ldr	r2, [pc, #476]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	4b75      	ldr	r3, [pc, #468]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a74      	ldr	r2, [pc, #464]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	e00b      	b.n	8002374 <HAL_RCC_OscConfig+0xd8>
 800235c:	4b71      	ldr	r3, [pc, #452]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a70      	ldr	r2, [pc, #448]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002366:	6013      	str	r3, [r2, #0]
 8002368:	4b6e      	ldr	r3, [pc, #440]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a6d      	ldr	r2, [pc, #436]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800236e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002372:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d013      	beq.n	80023a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7fe fee2 	bl	8001144 <HAL_GetTick>
 8002380:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7fe fede 	bl	8001144 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	@ 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e3d4      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002396:	4b63      	ldr	r3, [pc, #396]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0f0      	beq.n	8002384 <HAL_RCC_OscConfig+0xe8>
 80023a2:	e014      	b.n	80023ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a4:	f7fe fece 	bl	8001144 <HAL_GetTick>
 80023a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ac:	f7fe feca 	bl	8001144 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b64      	cmp	r3, #100	@ 0x64
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e3c0      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023be:	4b59      	ldr	r3, [pc, #356]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f0      	bne.n	80023ac <HAL_RCC_OscConfig+0x110>
 80023ca:	e000      	b.n	80023ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f000 80ca 	beq.w	8002570 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023dc:	4b51      	ldr	r3, [pc, #324]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023e4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80023e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ea:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80023ec:	6a3b      	ldr	r3, [r7, #32]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d007      	beq.n	8002402 <HAL_RCC_OscConfig+0x166>
 80023f2:	6a3b      	ldr	r3, [r7, #32]
 80023f4:	2b18      	cmp	r3, #24
 80023f6:	d156      	bne.n	80024a6 <HAL_RCC_OscConfig+0x20a>
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d151      	bne.n	80024a6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002402:	4b48      	ldr	r3, [pc, #288]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <HAL_RCC_OscConfig+0x17e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e392      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800241a:	4b42      	ldr	r3, [pc, #264]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 0219 	bic.w	r2, r3, #25
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	493f      	ldr	r1, [pc, #252]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002428:	4313      	orrs	r3, r2
 800242a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7fe fe8a 	bl	8001144 <HAL_GetTick>
 8002430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002434:	f7fe fe86 	bl	8001144 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e37c      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002446:	4b37      	ldr	r3, [pc, #220]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0304 	and.w	r3, r3, #4
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002452:	f7fe fea7 	bl	80011a4 <HAL_GetREVID>
 8002456:	4603      	mov	r3, r0
 8002458:	f241 0203 	movw	r2, #4099	@ 0x1003
 800245c:	4293      	cmp	r3, r2
 800245e:	d817      	bhi.n	8002490 <HAL_RCC_OscConfig+0x1f4>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b40      	cmp	r3, #64	@ 0x40
 8002466:	d108      	bne.n	800247a <HAL_RCC_OscConfig+0x1de>
 8002468:	4b2e      	ldr	r3, [pc, #184]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002470:	4a2c      	ldr	r2, [pc, #176]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002476:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002478:	e07a      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247a:	4b2a      	ldr	r3, [pc, #168]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	031b      	lsls	r3, r3, #12
 8002488:	4926      	ldr	r1, [pc, #152]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800248a:	4313      	orrs	r3, r2
 800248c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800248e:	e06f      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002490:	4b24      	ldr	r3, [pc, #144]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	061b      	lsls	r3, r3, #24
 800249e:	4921      	ldr	r1, [pc, #132]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a4:	e064      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d047      	beq.n	800253e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f023 0219 	bic.w	r2, r3, #25
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	491a      	ldr	r1, [pc, #104]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7fe fe40 	bl	8001144 <HAL_GetTick>
 80024c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024c8:	f7fe fe3c 	bl	8001144 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e332      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024da:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e6:	f7fe fe5d 	bl	80011a4 <HAL_GetREVID>
 80024ea:	4603      	mov	r3, r0
 80024ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d819      	bhi.n	8002528 <HAL_RCC_OscConfig+0x28c>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	2b40      	cmp	r3, #64	@ 0x40
 80024fa:	d108      	bne.n	800250e <HAL_RCC_OscConfig+0x272>
 80024fc:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002504:	4a07      	ldr	r2, [pc, #28]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800250a:	6053      	str	r3, [r2, #4]
 800250c:	e030      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
 800250e:	4b05      	ldr	r3, [pc, #20]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	031b      	lsls	r3, r3, #12
 800251c:	4901      	ldr	r1, [pc, #4]	@ (8002524 <HAL_RCC_OscConfig+0x288>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
 8002522:	e025      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
 8002524:	58024400 	.word	0x58024400
 8002528:	4b9a      	ldr	r3, [pc, #616]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	061b      	lsls	r3, r3, #24
 8002536:	4997      	ldr	r1, [pc, #604]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002538:	4313      	orrs	r3, r2
 800253a:	604b      	str	r3, [r1, #4]
 800253c:	e018      	b.n	8002570 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800253e:	4b95      	ldr	r3, [pc, #596]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a94      	ldr	r2, [pc, #592]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254a:	f7fe fdfb 	bl	8001144 <HAL_GetTick>
 800254e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002552:	f7fe fdf7 	bl	8001144 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e2ed      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002564:	4b8b      	ldr	r3, [pc, #556]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1f0      	bne.n	8002552 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0310 	and.w	r3, r3, #16
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80a9 	beq.w	80026d0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800257e:	4b85      	ldr	r3, [pc, #532]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002586:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002588:	4b82      	ldr	r3, [pc, #520]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b08      	cmp	r3, #8
 8002592:	d007      	beq.n	80025a4 <HAL_RCC_OscConfig+0x308>
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	2b18      	cmp	r3, #24
 8002598:	d13a      	bne.n	8002610 <HAL_RCC_OscConfig+0x374>
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f003 0303 	and.w	r3, r3, #3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d135      	bne.n	8002610 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025a4:	4b7b      	ldr	r3, [pc, #492]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <HAL_RCC_OscConfig+0x320>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	2b80      	cmp	r3, #128	@ 0x80
 80025b6:	d001      	beq.n	80025bc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e2c1      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025bc:	f7fe fdf2 	bl	80011a4 <HAL_GetREVID>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d817      	bhi.n	80025fa <HAL_RCC_OscConfig+0x35e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	d108      	bne.n	80025e4 <HAL_RCC_OscConfig+0x348>
 80025d2:	4b70      	ldr	r3, [pc, #448]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80025da:	4a6e      	ldr	r2, [pc, #440]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80025e0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025e2:	e075      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025e4:	4b6b      	ldr	r3, [pc, #428]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	069b      	lsls	r3, r3, #26
 80025f2:	4968      	ldr	r1, [pc, #416]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025f8:	e06a      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025fa:	4b66      	ldr	r3, [pc, #408]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	061b      	lsls	r3, r3, #24
 8002608:	4962      	ldr	r1, [pc, #392]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800260a:	4313      	orrs	r3, r2
 800260c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800260e:	e05f      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d042      	beq.n	800269e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002618:	4b5e      	ldr	r3, [pc, #376]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a5d      	ldr	r2, [pc, #372]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800261e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002624:	f7fe fd8e 	bl	8001144 <HAL_GetTick>
 8002628:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800262c:	f7fe fd8a 	bl	8001144 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e280      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800263e:	4b55      	ldr	r3, [pc, #340]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800264a:	f7fe fdab 	bl	80011a4 <HAL_GetREVID>
 800264e:	4603      	mov	r3, r0
 8002650:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002654:	4293      	cmp	r3, r2
 8002656:	d817      	bhi.n	8002688 <HAL_RCC_OscConfig+0x3ec>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	2b20      	cmp	r3, #32
 800265e:	d108      	bne.n	8002672 <HAL_RCC_OscConfig+0x3d6>
 8002660:	4b4c      	ldr	r3, [pc, #304]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002668:	4a4a      	ldr	r2, [pc, #296]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800266a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800266e:	6053      	str	r3, [r2, #4]
 8002670:	e02e      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
 8002672:	4b48      	ldr	r3, [pc, #288]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	069b      	lsls	r3, r3, #26
 8002680:	4944      	ldr	r1, [pc, #272]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	604b      	str	r3, [r1, #4]
 8002686:	e023      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
 8002688:	4b42      	ldr	r3, [pc, #264]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	061b      	lsls	r3, r3, #24
 8002696:	493f      	ldr	r1, [pc, #252]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002698:	4313      	orrs	r3, r2
 800269a:	60cb      	str	r3, [r1, #12]
 800269c:	e018      	b.n	80026d0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800269e:	4b3d      	ldr	r3, [pc, #244]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a3c      	ldr	r2, [pc, #240]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80026a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026aa:	f7fe fd4b 	bl	8001144 <HAL_GetTick>
 80026ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80026b2:	f7fe fd47 	bl	8001144 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e23d      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026c4:	4b33      	ldr	r3, [pc, #204]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1f0      	bne.n	80026b2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0308 	and.w	r3, r3, #8
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d036      	beq.n	800274a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d019      	beq.n	8002718 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80026e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 80026ea:	f043 0301 	orr.w	r3, r3, #1
 80026ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f0:	f7fe fd28 	bl	8001144 <HAL_GetTick>
 80026f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f8:	f7fe fd24 	bl	8001144 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e21a      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800270c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0x45c>
 8002716:	e018      	b.n	800274a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002718:	4b1e      	ldr	r3, [pc, #120]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800271a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800271c:	4a1d      	ldr	r2, [pc, #116]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800271e:	f023 0301 	bic.w	r3, r3, #1
 8002722:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002724:	f7fe fd0e 	bl	8001144 <HAL_GetTick>
 8002728:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800272c:	f7fe fd0a 	bl	8001144 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e200      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f0      	bne.n	800272c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d039      	beq.n	80027ca <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d01c      	beq.n	8002798 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800275e:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a0c      	ldr	r2, [pc, #48]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002764:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002768:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800276a:	f7fe fceb 	bl	8001144 <HAL_GetTick>
 800276e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002772:	f7fe fce7 	bl	8001144 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e1dd      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0f0      	beq.n	8002772 <HAL_RCC_OscConfig+0x4d6>
 8002790:	e01b      	b.n	80027ca <HAL_RCC_OscConfig+0x52e>
 8002792:	bf00      	nop
 8002794:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002798:	4b9b      	ldr	r3, [pc, #620]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a9a      	ldr	r2, [pc, #616]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800279e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027a2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027a4:	f7fe fcce 	bl	8001144 <HAL_GetTick>
 80027a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ac:	f7fe fcca 	bl	8001144 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e1c0      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027be:	4b92      	ldr	r3, [pc, #584]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 8081 	beq.w	80028da <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027d8:	4b8c      	ldr	r3, [pc, #560]	@ (8002a0c <HAL_RCC_OscConfig+0x770>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a8b      	ldr	r2, [pc, #556]	@ (8002a0c <HAL_RCC_OscConfig+0x770>)
 80027de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027e4:	f7fe fcae 	bl	8001144 <HAL_GetTick>
 80027e8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ec:	f7fe fcaa 	bl	8001144 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b64      	cmp	r3, #100	@ 0x64
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e1a0      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027fe:	4b83      	ldr	r3, [pc, #524]	@ (8002a0c <HAL_RCC_OscConfig+0x770>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d106      	bne.n	8002820 <HAL_RCC_OscConfig+0x584>
 8002812:	4b7d      	ldr	r3, [pc, #500]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002816:	4a7c      	ldr	r2, [pc, #496]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6713      	str	r3, [r2, #112]	@ 0x70
 800281e:	e02d      	b.n	800287c <HAL_RCC_OscConfig+0x5e0>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10c      	bne.n	8002842 <HAL_RCC_OscConfig+0x5a6>
 8002828:	4b77      	ldr	r3, [pc, #476]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800282c:	4a76      	ldr	r2, [pc, #472]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800282e:	f023 0301 	bic.w	r3, r3, #1
 8002832:	6713      	str	r3, [r2, #112]	@ 0x70
 8002834:	4b74      	ldr	r3, [pc, #464]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002838:	4a73      	ldr	r2, [pc, #460]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800283a:	f023 0304 	bic.w	r3, r3, #4
 800283e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002840:	e01c      	b.n	800287c <HAL_RCC_OscConfig+0x5e0>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b05      	cmp	r3, #5
 8002848:	d10c      	bne.n	8002864 <HAL_RCC_OscConfig+0x5c8>
 800284a:	4b6f      	ldr	r3, [pc, #444]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002850:	f043 0304 	orr.w	r3, r3, #4
 8002854:	6713      	str	r3, [r2, #112]	@ 0x70
 8002856:	4b6c      	ldr	r3, [pc, #432]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800285a:	4a6b      	ldr	r2, [pc, #428]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6713      	str	r3, [r2, #112]	@ 0x70
 8002862:	e00b      	b.n	800287c <HAL_RCC_OscConfig+0x5e0>
 8002864:	4b68      	ldr	r3, [pc, #416]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002868:	4a67      	ldr	r2, [pc, #412]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002870:	4b65      	ldr	r3, [pc, #404]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002874:	4a64      	ldr	r2, [pc, #400]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002876:	f023 0304 	bic.w	r3, r3, #4
 800287a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d015      	beq.n	80028b0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002884:	f7fe fc5e 	bl	8001144 <HAL_GetTick>
 8002888:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800288a:	e00a      	b.n	80028a2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288c:	f7fe fc5a 	bl	8001144 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e14e      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028a2:	4b59      	ldr	r3, [pc, #356]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80028a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0ee      	beq.n	800288c <HAL_RCC_OscConfig+0x5f0>
 80028ae:	e014      	b.n	80028da <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b0:	f7fe fc48 	bl	8001144 <HAL_GetTick>
 80028b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028b6:	e00a      	b.n	80028ce <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b8:	f7fe fc44 	bl	8001144 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e138      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80028d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1ee      	bne.n	80028b8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 812d 	beq.w	8002b3e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80028e4:	4b48      	ldr	r3, [pc, #288]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028ec:	2b18      	cmp	r3, #24
 80028ee:	f000 80bd 	beq.w	8002a6c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	f040 809e 	bne.w	8002a38 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fc:	4b42      	ldr	r3, [pc, #264]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a41      	ldr	r2, [pc, #260]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002902:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7fe fc1c 	bl	8001144 <HAL_GetTick>
 800290c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002910:	f7fe fc18 	bl	8001144 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e10e      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002922:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800292e:	4b36      	ldr	r3, [pc, #216]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002930:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002932:	4b37      	ldr	r3, [pc, #220]	@ (8002a10 <HAL_RCC_OscConfig+0x774>)
 8002934:	4013      	ands	r3, r2
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800293e:	0112      	lsls	r2, r2, #4
 8002940:	430a      	orrs	r2, r1
 8002942:	4931      	ldr	r1, [pc, #196]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002944:	4313      	orrs	r3, r2
 8002946:	628b      	str	r3, [r1, #40]	@ 0x28
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	3b01      	subs	r3, #1
 800294e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002956:	3b01      	subs	r3, #1
 8002958:	025b      	lsls	r3, r3, #9
 800295a:	b29b      	uxth	r3, r3
 800295c:	431a      	orrs	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002962:	3b01      	subs	r3, #1
 8002964:	041b      	lsls	r3, r3, #16
 8002966:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800296a:	431a      	orrs	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	3b01      	subs	r3, #1
 8002972:	061b      	lsls	r3, r3, #24
 8002974:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002978:	4923      	ldr	r1, [pc, #140]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800297a:	4313      	orrs	r3, r2
 800297c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800297e:	4b22      	ldr	r3, [pc, #136]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002982:	4a21      	ldr	r2, [pc, #132]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800298a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800298c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800298e:	4b21      	ldr	r3, [pc, #132]	@ (8002a14 <HAL_RCC_OscConfig+0x778>)
 8002990:	4013      	ands	r3, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002996:	00d2      	lsls	r2, r2, #3
 8002998:	491b      	ldr	r1, [pc, #108]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 800299a:	4313      	orrs	r3, r2
 800299c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800299e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a2:	f023 020c 	bic.w	r2, r3, #12
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	4917      	ldr	r1, [pc, #92]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80029b0:	4b15      	ldr	r3, [pc, #84]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b4:	f023 0202 	bic.w	r2, r3, #2
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	4912      	ldr	r1, [pc, #72]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029c2:	4b11      	ldr	r3, [pc, #68]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c6:	4a10      	ldr	r2, [pc, #64]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d2:	4a0d      	ldr	r2, [pc, #52]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80029da:	4b0b      	ldr	r3, [pc, #44]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029de:	4a0a      	ldr	r2, [pc, #40]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80029e6:	4b08      	ldr	r3, [pc, #32]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ea:	4a07      	ldr	r2, [pc, #28]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f2:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <HAL_RCC_OscConfig+0x76c>)
 80029f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fe:	f7fe fba1 	bl	8001144 <HAL_GetTick>
 8002a02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a04:	e011      	b.n	8002a2a <HAL_RCC_OscConfig+0x78e>
 8002a06:	bf00      	nop
 8002a08:	58024400 	.word	0x58024400
 8002a0c:	58024800 	.word	0x58024800
 8002a10:	fffffc0c 	.word	0xfffffc0c
 8002a14:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a18:	f7fe fb94 	bl	8001144 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e08a      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a2a:	4b47      	ldr	r3, [pc, #284]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x77c>
 8002a36:	e082      	b.n	8002b3e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a38:	4b43      	ldr	r3, [pc, #268]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a42      	ldr	r2, [pc, #264]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a44:	f7fe fb7e 	bl	8001144 <HAL_GetTick>
 8002a48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4c:	f7fe fb7a 	bl	8001144 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e070      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x7b0>
 8002a6a:	e068      	b.n	8002b3e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a6c:	4b36      	ldr	r3, [pc, #216]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a72:	4b35      	ldr	r3, [pc, #212]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a76:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d031      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	f003 0203 	and.w	r2, r3, #3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d12a      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	091b      	lsrs	r3, r3, #4
 8002a92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d122      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d11a      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	0a5b      	lsrs	r3, r3, #9
 8002ab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aba:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d111      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	0c1b      	lsrs	r3, r3, #16
 8002ac4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002acc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d108      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	0e1b      	lsrs	r3, r3, #24
 8002ad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ade:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d001      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e02b      	b.n	8002b40 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002ae8:	4b17      	ldr	r3, [pc, #92]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aec:	08db      	lsrs	r3, r3, #3
 8002aee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002af2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d01f      	beq.n	8002b3e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002afe:	4b12      	ldr	r3, [pc, #72]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	4a11      	ldr	r2, [pc, #68]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b04:	f023 0301 	bic.w	r3, r3, #1
 8002b08:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b0a:	f7fe fb1b 	bl	8001144 <HAL_GetTick>
 8002b0e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002b10:	bf00      	nop
 8002b12:	f7fe fb17 	bl	8001144 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d0f9      	beq.n	8002b12 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b22:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <HAL_RCC_OscConfig+0x8b0>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b2a:	00d2      	lsls	r2, r2, #3
 8002b2c:	4906      	ldr	r1, [pc, #24]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002b32:	4b05      	ldr	r3, [pc, #20]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b36:	4a04      	ldr	r2, [pc, #16]	@ (8002b48 <HAL_RCC_OscConfig+0x8ac>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3730      	adds	r7, #48	@ 0x30
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	58024400 	.word	0x58024400
 8002b4c:	ffff0007 	.word	0xffff0007

08002b50 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e19c      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b64:	4b8a      	ldr	r3, [pc, #552]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 030f 	and.w	r3, r3, #15
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d910      	bls.n	8002b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b87      	ldr	r3, [pc, #540]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 020f 	bic.w	r2, r3, #15
 8002b7a:	4985      	ldr	r1, [pc, #532]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b83      	ldr	r3, [pc, #524]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e184      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d010      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691a      	ldr	r2, [r3, #16]
 8002ba4:	4b7b      	ldr	r3, [pc, #492]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d908      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002bb0:	4b78      	ldr	r3, [pc, #480]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	4975      	ldr	r1, [pc, #468]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d010      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	4b70      	ldr	r3, [pc, #448]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d908      	bls.n	8002bf0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bde:	4b6d      	ldr	r3, [pc, #436]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	496a      	ldr	r1, [pc, #424]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d010      	beq.n	8002c1e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699a      	ldr	r2, [r3, #24]
 8002c00:	4b64      	ldr	r3, [pc, #400]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d908      	bls.n	8002c1e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002c0c:	4b61      	ldr	r3, [pc, #388]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	495e      	ldr	r1, [pc, #376]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0320 	and.w	r3, r3, #32
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d010      	beq.n	8002c4c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69da      	ldr	r2, [r3, #28]
 8002c2e:	4b59      	ldr	r3, [pc, #356]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d908      	bls.n	8002c4c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c3a:	4b56      	ldr	r3, [pc, #344]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	4953      	ldr	r1, [pc, #332]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d010      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68da      	ldr	r2, [r3, #12]
 8002c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	f003 030f 	and.w	r3, r3, #15
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d908      	bls.n	8002c7a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c68:	4b4a      	ldr	r3, [pc, #296]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f023 020f 	bic.w	r2, r3, #15
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4947      	ldr	r1, [pc, #284]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d055      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002c86:	4b43      	ldr	r3, [pc, #268]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	4940      	ldr	r1, [pc, #256]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d121      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0f6      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d107      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cb8:	4b36      	ldr	r3, [pc, #216]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d115      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0ea      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d107      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002cd0:	4b30      	ldr	r3, [pc, #192]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d109      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0de      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0d6      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cf0:	4b28      	ldr	r3, [pc, #160]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f023 0207 	bic.w	r2, r3, #7
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4925      	ldr	r1, [pc, #148]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d02:	f7fe fa1f 	bl	8001144 <HAL_GetTick>
 8002d06:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d08:	e00a      	b.n	8002d20 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d0a:	f7fe fa1b 	bl	8001144 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e0be      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d20:	4b1c      	ldr	r3, [pc, #112]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d1eb      	bne.n	8002d0a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d010      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d208      	bcs.n	8002d60 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d4e:	4b11      	ldr	r3, [pc, #68]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f023 020f 	bic.w	r2, r3, #15
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	490e      	ldr	r1, [pc, #56]	@ (8002d94 <HAL_RCC_ClockConfig+0x244>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 030f 	and.w	r3, r3, #15
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d214      	bcs.n	8002d98 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	4b08      	ldr	r3, [pc, #32]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 020f 	bic.w	r2, r3, #15
 8002d76:	4906      	ldr	r1, [pc, #24]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7e:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <HAL_RCC_ClockConfig+0x240>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e086      	b.n	8002e9e <HAL_RCC_ClockConfig+0x34e>
 8002d90:	52002000 	.word	0x52002000
 8002d94:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d010      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d208      	bcs.n	8002dc6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002db4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	4939      	ldr	r1, [pc, #228]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d010      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	4b34      	ldr	r3, [pc, #208]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d208      	bcs.n	8002df4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002de2:	4b31      	ldr	r3, [pc, #196]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	492e      	ldr	r1, [pc, #184]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0310 	and.w	r3, r3, #16
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d010      	beq.n	8002e22 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	699a      	ldr	r2, [r3, #24]
 8002e04:	4b28      	ldr	r3, [pc, #160]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d208      	bcs.n	8002e22 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e10:	4b25      	ldr	r3, [pc, #148]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	4922      	ldr	r1, [pc, #136]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d010      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	69da      	ldr	r2, [r3, #28]
 8002e32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d208      	bcs.n	8002e50 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	4917      	ldr	r1, [pc, #92]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e50:	f000 f834 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 8002e54:	4602      	mov	r2, r0
 8002e56:	4b14      	ldr	r3, [pc, #80]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	0a1b      	lsrs	r3, r3, #8
 8002e5c:	f003 030f 	and.w	r3, r3, #15
 8002e60:	4912      	ldr	r1, [pc, #72]	@ (8002eac <HAL_RCC_ClockConfig+0x35c>)
 8002e62:	5ccb      	ldrb	r3, [r1, r3]
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea8 <HAL_RCC_ClockConfig+0x358>)
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	4a0d      	ldr	r2, [pc, #52]	@ (8002eac <HAL_RCC_ClockConfig+0x35c>)
 8002e78:	5cd3      	ldrb	r3, [r2, r3]
 8002e7a:	f003 031f 	and.w	r3, r3, #31
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	fa22 f303 	lsr.w	r3, r2, r3
 8002e84:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb0 <HAL_RCC_ClockConfig+0x360>)
 8002e86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e88:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <HAL_RCC_ClockConfig+0x364>)
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <HAL_RCC_ClockConfig+0x368>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe f90c 	bl	80010b0 <HAL_InitTick>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	58024400 	.word	0x58024400
 8002eac:	080066f8 	.word	0x080066f8
 8002eb0:	24000004 	.word	0x24000004
 8002eb4:	24000000 	.word	0x24000000
 8002eb8:	24000008 	.word	0x24000008

08002ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b089      	sub	sp, #36	@ 0x24
 8002ec0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ec2:	4bb3      	ldr	r3, [pc, #716]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002eca:	2b18      	cmp	r3, #24
 8002ecc:	f200 8155 	bhi.w	800317a <HAL_RCC_GetSysClockFreq+0x2be>
 8002ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed6:	bf00      	nop
 8002ed8:	08002f3d 	.word	0x08002f3d
 8002edc:	0800317b 	.word	0x0800317b
 8002ee0:	0800317b 	.word	0x0800317b
 8002ee4:	0800317b 	.word	0x0800317b
 8002ee8:	0800317b 	.word	0x0800317b
 8002eec:	0800317b 	.word	0x0800317b
 8002ef0:	0800317b 	.word	0x0800317b
 8002ef4:	0800317b 	.word	0x0800317b
 8002ef8:	08002f63 	.word	0x08002f63
 8002efc:	0800317b 	.word	0x0800317b
 8002f00:	0800317b 	.word	0x0800317b
 8002f04:	0800317b 	.word	0x0800317b
 8002f08:	0800317b 	.word	0x0800317b
 8002f0c:	0800317b 	.word	0x0800317b
 8002f10:	0800317b 	.word	0x0800317b
 8002f14:	0800317b 	.word	0x0800317b
 8002f18:	08002f69 	.word	0x08002f69
 8002f1c:	0800317b 	.word	0x0800317b
 8002f20:	0800317b 	.word	0x0800317b
 8002f24:	0800317b 	.word	0x0800317b
 8002f28:	0800317b 	.word	0x0800317b
 8002f2c:	0800317b 	.word	0x0800317b
 8002f30:	0800317b 	.word	0x0800317b
 8002f34:	0800317b 	.word	0x0800317b
 8002f38:	08002f6f 	.word	0x08002f6f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f3c:	4b94      	ldr	r3, [pc, #592]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d009      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f48:	4b91      	ldr	r3, [pc, #580]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	08db      	lsrs	r3, r3, #3
 8002f4e:	f003 0303 	and.w	r3, r3, #3
 8002f52:	4a90      	ldr	r2, [pc, #576]	@ (8003194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f54:	fa22 f303 	lsr.w	r3, r2, r3
 8002f58:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002f5a:	e111      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f5c:	4b8d      	ldr	r3, [pc, #564]	@ (8003194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f5e:	61bb      	str	r3, [r7, #24]
      break;
 8002f60:	e10e      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002f62:	4b8d      	ldr	r3, [pc, #564]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f64:	61bb      	str	r3, [r7, #24]
      break;
 8002f66:	e10b      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002f68:	4b8c      	ldr	r3, [pc, #560]	@ (800319c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f6a:	61bb      	str	r3, [r7, #24]
      break;
 8002f6c:	e108      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f6e:	4b88      	ldr	r3, [pc, #544]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002f78:	4b85      	ldr	r3, [pc, #532]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f82:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f84:	4b82      	ldr	r3, [pc, #520]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002f8e:	4b80      	ldr	r3, [pc, #512]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f92:	08db      	lsrs	r3, r3, #3
 8002f94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	fb02 f303 	mul.w	r3, r2, r3
 8002f9e:	ee07 3a90 	vmov	s15, r3
 8002fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fa6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80e1 	beq.w	8003174 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	f000 8083 	beq.w	80030c0 <HAL_RCC_GetSysClockFreq+0x204>
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	f200 80a1 	bhi.w	8003104 <HAL_RCC_GetSysClockFreq+0x248>
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x114>
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d056      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002fce:	e099      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d02d      	beq.n	8003038 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002fdc:	4b6c      	ldr	r3, [pc, #432]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	f003 0303 	and.w	r3, r3, #3
 8002fe6:	4a6b      	ldr	r2, [pc, #428]	@ (8003194 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	ee07 3a90 	vmov	s15, r3
 8002ff4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	ee07 3a90 	vmov	s15, r3
 8002ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003006:	4b62      	ldr	r3, [pc, #392]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800300e:	ee07 3a90 	vmov	s15, r3
 8003012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003016:	ed97 6a02 	vldr	s12, [r7, #8]
 800301a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80031a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800301e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800302a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800302e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003032:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003036:	e087      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	ee07 3a90 	vmov	s15, r3
 800303e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003042:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80031a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800304a:	4b51      	ldr	r3, [pc, #324]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003052:	ee07 3a90 	vmov	s15, r3
 8003056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800305a:	ed97 6a02 	vldr	s12, [r7, #8]
 800305e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80031a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800306a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800306e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003076:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800307a:	e065      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	ee07 3a90 	vmov	s15, r3
 8003082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003086:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800308a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800308e:	4b40      	ldr	r3, [pc, #256]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003096:	ee07 3a90 	vmov	s15, r3
 800309a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800309e:	ed97 6a02 	vldr	s12, [r7, #8]
 80030a2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80031a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030be:	e043      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	ee07 3a90 	vmov	s15, r3
 80030c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80031ac <HAL_RCC_GetSysClockFreq+0x2f0>
 80030ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030da:	ee07 3a90 	vmov	s15, r3
 80030de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80030e6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80031a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003102:	e021      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	ee07 3a90 	vmov	s15, r3
 800310a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800310e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80031a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003116:	4b1e      	ldr	r3, [pc, #120]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800311e:	ee07 3a90 	vmov	s15, r3
 8003122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003126:	ed97 6a02 	vldr	s12, [r7, #8]
 800312a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80031a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800312e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800313a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800313e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003142:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003146:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003148:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314c:	0a5b      	lsrs	r3, r3, #9
 800314e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003152:	3301      	adds	r3, #1
 8003154:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	ee07 3a90 	vmov	s15, r3
 800315c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003160:	edd7 6a07 	vldr	s13, [r7, #28]
 8003164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800316c:	ee17 3a90 	vmov	r3, s15
 8003170:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003172:	e005      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	61bb      	str	r3, [r7, #24]
      break;
 8003178:	e002      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800317a:	4b07      	ldr	r3, [pc, #28]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800317c:	61bb      	str	r3, [r7, #24]
      break;
 800317e:	bf00      	nop
  }

  return sysclockfreq;
 8003180:	69bb      	ldr	r3, [r7, #24]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3724      	adds	r7, #36	@ 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	58024400 	.word	0x58024400
 8003194:	03d09000 	.word	0x03d09000
 8003198:	003d0900 	.word	0x003d0900
 800319c:	007a1200 	.word	0x007a1200
 80031a0:	46000000 	.word	0x46000000
 80031a4:	4c742400 	.word	0x4c742400
 80031a8:	4a742400 	.word	0x4a742400
 80031ac:	4af42400 	.word	0x4af42400

080031b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80031b6:	f7ff fe81 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 80031ba:	4602      	mov	r2, r0
 80031bc:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <HAL_RCC_GetHCLKFreq+0x50>)
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	0a1b      	lsrs	r3, r3, #8
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	490f      	ldr	r1, [pc, #60]	@ (8003204 <HAL_RCC_GetHCLKFreq+0x54>)
 80031c8:	5ccb      	ldrb	r3, [r1, r3]
 80031ca:	f003 031f 	and.w	r3, r3, #31
 80031ce:	fa22 f303 	lsr.w	r3, r2, r3
 80031d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003200 <HAL_RCC_GetHCLKFreq+0x50>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	f003 030f 	and.w	r3, r3, #15
 80031dc:	4a09      	ldr	r2, [pc, #36]	@ (8003204 <HAL_RCC_GetHCLKFreq+0x54>)
 80031de:	5cd3      	ldrb	r3, [r2, r3]
 80031e0:	f003 031f 	and.w	r3, r3, #31
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	fa22 f303 	lsr.w	r3, r2, r3
 80031ea:	4a07      	ldr	r2, [pc, #28]	@ (8003208 <HAL_RCC_GetHCLKFreq+0x58>)
 80031ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031ee:	4a07      	ldr	r2, [pc, #28]	@ (800320c <HAL_RCC_GetHCLKFreq+0x5c>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80031f4:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <HAL_RCC_GetHCLKFreq+0x58>)
 80031f6:	681b      	ldr	r3, [r3, #0]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	58024400 	.word	0x58024400
 8003204:	080066f8 	.word	0x080066f8
 8003208:	24000004 	.word	0x24000004
 800320c:	24000000 	.word	0x24000000

08003210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003214:	f7ff ffcc 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_RCC_GetPCLK1Freq+0x24>)
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	091b      	lsrs	r3, r3, #4
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	4904      	ldr	r1, [pc, #16]	@ (8003238 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003230:	4618      	mov	r0, r3
 8003232:	bd80      	pop	{r7, pc}
 8003234:	58024400 	.word	0x58024400
 8003238:	080066f8 	.word	0x080066f8

0800323c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003240:	f7ff ffb6 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 8003244:	4602      	mov	r2, r0
 8003246:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	0a1b      	lsrs	r3, r3, #8
 800324c:	f003 0307 	and.w	r3, r3, #7
 8003250:	4904      	ldr	r1, [pc, #16]	@ (8003264 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003252:	5ccb      	ldrb	r3, [r1, r3]
 8003254:	f003 031f 	and.w	r3, r3, #31
 8003258:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800325c:	4618      	mov	r0, r3
 800325e:	bd80      	pop	{r7, pc}
 8003260:	58024400 	.word	0x58024400
 8003264:	080066f8 	.word	0x080066f8

08003268 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800326c:	b0ca      	sub	sp, #296	@ 0x128
 800326e:	af00      	add	r7, sp, #0
 8003270:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003274:	2300      	movs	r3, #0
 8003276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800327a:	2300      	movs	r3, #0
 800327c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003288:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800328c:	2500      	movs	r5, #0
 800328e:	ea54 0305 	orrs.w	r3, r4, r5
 8003292:	d049      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003298:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800329a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800329e:	d02f      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80032a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80032a4:	d828      	bhi.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80032a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032aa:	d01a      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032b0:	d822      	bhi.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x56>
 80032b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ba:	d007      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032bc:	e01c      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032be:	4bb8      	ldr	r3, [pc, #736]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c2:	4ab7      	ldr	r2, [pc, #732]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032ca:	e01a      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80032cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d0:	3308      	adds	r3, #8
 80032d2:	2102      	movs	r1, #2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f001 fc8f 	bl	8004bf8 <RCCEx_PLL2_Config>
 80032da:	4603      	mov	r3, r0
 80032dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032e0:	e00f      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80032e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e6:	3328      	adds	r3, #40	@ 0x28
 80032e8:	2102      	movs	r1, #2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f001 fd36 	bl	8004d5c <RCCEx_PLL3_Config>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80032f6:	e004      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032fe:	e000      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003300:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10a      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800330a:	4ba5      	ldr	r3, [pc, #660]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800330c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800330e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003316:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003318:	4aa1      	ldr	r2, [pc, #644]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800331a:	430b      	orrs	r3, r1
 800331c:	6513      	str	r3, [r2, #80]	@ 0x50
 800331e:	e003      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800332c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003330:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003334:	f04f 0900 	mov.w	r9, #0
 8003338:	ea58 0309 	orrs.w	r3, r8, r9
 800333c:	d047      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800333e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003344:	2b04      	cmp	r3, #4
 8003346:	d82a      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003348:	a201      	add	r2, pc, #4	@ (adr r2, 8003350 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800334a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334e:	bf00      	nop
 8003350:	08003365 	.word	0x08003365
 8003354:	08003373 	.word	0x08003373
 8003358:	08003389 	.word	0x08003389
 800335c:	080033a7 	.word	0x080033a7
 8003360:	080033a7 	.word	0x080033a7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003364:	4b8e      	ldr	r3, [pc, #568]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	4a8d      	ldr	r2, [pc, #564]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800336a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800336e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003370:	e01a      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003376:	3308      	adds	r3, #8
 8003378:	2100      	movs	r1, #0
 800337a:	4618      	mov	r0, r3
 800337c:	f001 fc3c 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003380:	4603      	mov	r3, r0
 8003382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003386:	e00f      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338c:	3328      	adds	r3, #40	@ 0x28
 800338e:	2100      	movs	r1, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f001 fce3 	bl	8004d5c <RCCEx_PLL3_Config>
 8003396:	4603      	mov	r3, r0
 8003398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800339c:	e004      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033a4:	e000      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80033a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10a      	bne.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033b0:	4b7b      	ldr	r3, [pc, #492]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b4:	f023 0107 	bic.w	r1, r3, #7
 80033b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033be:	4a78      	ldr	r2, [pc, #480]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033c0:	430b      	orrs	r3, r1
 80033c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80033c4:	e003      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80033ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80033da:	f04f 0b00 	mov.w	fp, #0
 80033de:	ea5a 030b 	orrs.w	r3, sl, fp
 80033e2:	d04c      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80033e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ee:	d030      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80033f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033f4:	d829      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80033f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80033f8:	d02d      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80033fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80033fc:	d825      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80033fe:	2b80      	cmp	r3, #128	@ 0x80
 8003400:	d018      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003402:	2b80      	cmp	r3, #128	@ 0x80
 8003404:	d821      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800340a:	2b40      	cmp	r3, #64	@ 0x40
 800340c:	d007      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800340e:	e01c      	b.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003410:	4b63      	ldr	r3, [pc, #396]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	4a62      	ldr	r2, [pc, #392]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800341a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800341c:	e01c      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800341e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003422:	3308      	adds	r3, #8
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f001 fbe6 	bl	8004bf8 <RCCEx_PLL2_Config>
 800342c:	4603      	mov	r3, r0
 800342e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003432:	e011      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003438:	3328      	adds	r3, #40	@ 0x28
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f001 fc8d 	bl	8004d5c <RCCEx_PLL3_Config>
 8003442:	4603      	mov	r3, r0
 8003444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003448:	e006      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003450:	e002      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003452:	bf00      	nop
 8003454:	e000      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10a      	bne.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003460:	4b4f      	ldr	r3, [pc, #316]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003464:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	4a4c      	ldr	r2, [pc, #304]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003470:	430b      	orrs	r3, r1
 8003472:	6513      	str	r3, [r2, #80]	@ 0x50
 8003474:	e003      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800347a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800347e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003486:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800348a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800348e:	2300      	movs	r3, #0
 8003490:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003494:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003498:	460b      	mov	r3, r1
 800349a:	4313      	orrs	r3, r2
 800349c:	d053      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800349e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80034a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034aa:	d035      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80034ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034b0:	d82e      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80034b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80034b6:	d031      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80034b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80034bc:	d828      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80034be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034c2:	d01a      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x292>
 80034c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034c8:	d822      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80034ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034d2:	d007      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80034d4:	e01c      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d6:	4b32      	ldr	r3, [pc, #200]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034da:	4a31      	ldr	r2, [pc, #196]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034e2:	e01c      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e8:	3308      	adds	r3, #8
 80034ea:	2100      	movs	r1, #0
 80034ec:	4618      	mov	r0, r3
 80034ee:	f001 fb83 	bl	8004bf8 <RCCEx_PLL2_Config>
 80034f2:	4603      	mov	r3, r0
 80034f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80034f8:	e011      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fe:	3328      	adds	r3, #40	@ 0x28
 8003500:	2100      	movs	r1, #0
 8003502:	4618      	mov	r0, r3
 8003504:	f001 fc2a 	bl	8004d5c <RCCEx_PLL3_Config>
 8003508:	4603      	mov	r3, r0
 800350a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800350e:	e006      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003516:	e002      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003518:	bf00      	nop
 800351a:	e000      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800351c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800351e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003522:	2b00      	cmp	r3, #0
 8003524:	d10b      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003526:	4b1e      	ldr	r3, [pc, #120]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800352e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003532:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003536:	4a1a      	ldr	r2, [pc, #104]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003538:	430b      	orrs	r3, r1
 800353a:	6593      	str	r3, [r2, #88]	@ 0x58
 800353c:	e003      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800353e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003552:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003556:	2300      	movs	r3, #0
 8003558:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800355c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003560:	460b      	mov	r3, r1
 8003562:	4313      	orrs	r3, r2
 8003564:	d056      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800356e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003572:	d038      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003574:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003578:	d831      	bhi.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800357a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800357e:	d034      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003580:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003584:	d82b      	bhi.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003586:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800358a:	d01d      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800358c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003590:	d825      	bhi.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003592:	2b00      	cmp	r3, #0
 8003594:	d006      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003596:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800359a:	d00a      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800359c:	e01f      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x376>
 800359e:	bf00      	nop
 80035a0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035a4:	4ba2      	ldr	r3, [pc, #648]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	4aa1      	ldr	r2, [pc, #644]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035b0:	e01c      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b6:	3308      	adds	r3, #8
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f001 fb1c 	bl	8004bf8 <RCCEx_PLL2_Config>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80035c6:	e011      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035cc:	3328      	adds	r3, #40	@ 0x28
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f001 fbc3 	bl	8004d5c <RCCEx_PLL3_Config>
 80035d6:	4603      	mov	r3, r0
 80035d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035dc:	e006      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035e4:	e002      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80035e6:	bf00      	nop
 80035e8:	e000      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80035ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d10b      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80035f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80035fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003600:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003604:	4a8a      	ldr	r2, [pc, #552]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003606:	430b      	orrs	r3, r1
 8003608:	6593      	str	r3, [r2, #88]	@ 0x58
 800360a:	e003      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003620:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003624:	2300      	movs	r3, #0
 8003626:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800362a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800362e:	460b      	mov	r3, r1
 8003630:	4313      	orrs	r3, r2
 8003632:	d03a      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363a:	2b30      	cmp	r3, #48	@ 0x30
 800363c:	d01f      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800363e:	2b30      	cmp	r3, #48	@ 0x30
 8003640:	d819      	bhi.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003642:	2b20      	cmp	r3, #32
 8003644:	d00c      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003646:	2b20      	cmp	r3, #32
 8003648:	d815      	bhi.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800364a:	2b00      	cmp	r3, #0
 800364c:	d019      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800364e:	2b10      	cmp	r3, #16
 8003650:	d111      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003652:	4b77      	ldr	r3, [pc, #476]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003656:	4a76      	ldr	r2, [pc, #472]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800365c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800365e:	e011      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003664:	3308      	adds	r3, #8
 8003666:	2102      	movs	r1, #2
 8003668:	4618      	mov	r0, r3
 800366a:	f001 fac5 	bl	8004bf8 <RCCEx_PLL2_Config>
 800366e:	4603      	mov	r3, r0
 8003670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003674:	e006      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800367c:	e002      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800367e:	bf00      	nop
 8003680:	e000      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10a      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800368c:	4b68      	ldr	r3, [pc, #416]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800368e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003690:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369a:	4a65      	ldr	r2, [pc, #404]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800369c:	430b      	orrs	r3, r1
 800369e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036a0:	e003      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80036aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80036b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80036ba:	2300      	movs	r3, #0
 80036bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80036c0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4313      	orrs	r3, r2
 80036c8:	d051      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80036ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036d4:	d035      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80036d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036da:	d82e      	bhi.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036e0:	d031      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80036e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036e6:	d828      	bhi.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ec:	d01a      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80036ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036f2:	d822      	bhi.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80036f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036fc:	d007      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80036fe:	e01c      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003700:	4b4b      	ldr	r3, [pc, #300]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	4a4a      	ldr	r2, [pc, #296]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800370c:	e01c      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800370e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003712:	3308      	adds	r3, #8
 8003714:	2100      	movs	r1, #0
 8003716:	4618      	mov	r0, r3
 8003718:	f001 fa6e 	bl	8004bf8 <RCCEx_PLL2_Config>
 800371c:	4603      	mov	r3, r0
 800371e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003722:	e011      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003728:	3328      	adds	r3, #40	@ 0x28
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f001 fb15 	bl	8004d5c <RCCEx_PLL3_Config>
 8003732:	4603      	mov	r3, r0
 8003734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003738:	e006      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003740:	e002      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003742:	bf00      	nop
 8003744:	e000      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10a      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003750:	4b37      	ldr	r3, [pc, #220]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003754:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800375e:	4a34      	ldr	r2, [pc, #208]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003760:	430b      	orrs	r3, r1
 8003762:	6513      	str	r3, [r2, #80]	@ 0x50
 8003764:	e003      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800376a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800376e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003776:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800377a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800377e:	2300      	movs	r3, #0
 8003780:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003784:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003788:	460b      	mov	r3, r1
 800378a:	4313      	orrs	r3, r2
 800378c:	d056      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800378e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003792:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003794:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003798:	d033      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800379a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800379e:	d82c      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80037a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037a4:	d02f      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80037a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037aa:	d826      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80037ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80037b0:	d02b      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80037b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80037b6:	d820      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80037b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80037bc:	d012      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80037be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80037c2:	d81a      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d022      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80037c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037cc:	d115      	bne.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	3308      	adds	r3, #8
 80037d4:	2101      	movs	r1, #1
 80037d6:	4618      	mov	r0, r3
 80037d8:	f001 fa0e 	bl	8004bf8 <RCCEx_PLL2_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80037e2:	e015      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e8:	3328      	adds	r3, #40	@ 0x28
 80037ea:	2101      	movs	r1, #1
 80037ec:	4618      	mov	r0, r3
 80037ee:	f001 fab5 	bl	8004d5c <RCCEx_PLL3_Config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80037f8:	e00a      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003800:	e006      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003802:	bf00      	nop
 8003804:	e004      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003806:	bf00      	nop
 8003808:	e002      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800380a:	bf00      	nop
 800380c:	e000      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800380e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003814:	2b00      	cmp	r3, #0
 8003816:	d10d      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003818:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800381a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800381c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003824:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003826:	4a02      	ldr	r2, [pc, #8]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003828:	430b      	orrs	r3, r1
 800382a:	6513      	str	r3, [r2, #80]	@ 0x50
 800382c:	e006      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800382e:	bf00      	nop
 8003830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800383c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003844:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003848:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800384c:	2300      	movs	r3, #0
 800384e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003852:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003856:	460b      	mov	r3, r1
 8003858:	4313      	orrs	r3, r2
 800385a:	d055      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800385c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003860:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003864:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003868:	d033      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800386a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800386e:	d82c      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003874:	d02f      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800387a:	d826      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 800387c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003880:	d02b      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003882:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003886:	d820      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003888:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800388c:	d012      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800388e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003892:	d81a      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d022      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003898:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800389c:	d115      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800389e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a2:	3308      	adds	r3, #8
 80038a4:	2101      	movs	r1, #1
 80038a6:	4618      	mov	r0, r3
 80038a8:	f001 f9a6 	bl	8004bf8 <RCCEx_PLL2_Config>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80038b2:	e015      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b8:	3328      	adds	r3, #40	@ 0x28
 80038ba:	2101      	movs	r1, #1
 80038bc:	4618      	mov	r0, r3
 80038be:	f001 fa4d 	bl	8004d5c <RCCEx_PLL3_Config>
 80038c2:	4603      	mov	r3, r0
 80038c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80038c8:	e00a      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038d0:	e006      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038d2:	bf00      	nop
 80038d4:	e004      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038d6:	bf00      	nop
 80038d8:	e002      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038da:	bf00      	nop
 80038dc:	e000      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80038de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10b      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80038e8:	4ba3      	ldr	r3, [pc, #652]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80038f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038f8:	4a9f      	ldr	r2, [pc, #636]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038fa:	430b      	orrs	r3, r1
 80038fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80038fe:	e003      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003904:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003910:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003914:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003918:	2300      	movs	r3, #0
 800391a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800391e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003922:	460b      	mov	r3, r1
 8003924:	4313      	orrs	r3, r2
 8003926:	d037      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003932:	d00e      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003938:	d816      	bhi.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800393a:	2b00      	cmp	r3, #0
 800393c:	d018      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800393e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003942:	d111      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003944:	4b8c      	ldr	r3, [pc, #560]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	4a8b      	ldr	r2, [pc, #556]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800394a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003950:	e00f      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003956:	3308      	adds	r3, #8
 8003958:	2101      	movs	r1, #1
 800395a:	4618      	mov	r0, r3
 800395c:	f001 f94c 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003960:	4603      	mov	r3, r0
 8003962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003966:	e004      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800396e:	e000      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003970:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10a      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800397a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800397c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800397e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003988:	4a7b      	ldr	r2, [pc, #492]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800398a:	430b      	orrs	r3, r1
 800398c:	6513      	str	r3, [r2, #80]	@ 0x50
 800398e:	e003      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003994:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80039a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039a8:	2300      	movs	r3, #0
 80039aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80039ae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4313      	orrs	r3, r2
 80039b6:	d039      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80039b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d81c      	bhi.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x794>
 80039c2:	a201      	add	r2, pc, #4	@ (adr r2, 80039c8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80039c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c8:	08003a05 	.word	0x08003a05
 80039cc:	080039d9 	.word	0x080039d9
 80039d0:	080039e7 	.word	0x080039e7
 80039d4:	08003a05 	.word	0x08003a05
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039d8:	4b67      	ldr	r3, [pc, #412]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	4a66      	ldr	r2, [pc, #408]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80039e4:	e00f      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ea:	3308      	adds	r3, #8
 80039ec:	2102      	movs	r1, #2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f001 f902 	bl	8004bf8 <RCCEx_PLL2_Config>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80039fa:	e004      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a02:	e000      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003a04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10a      	bne.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a12:	f023 0103 	bic.w	r1, r3, #3
 8003a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1c:	4a56      	ldr	r2, [pc, #344]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a1e:	430b      	orrs	r3, r1
 8003a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a22:	e003      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a34:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003a38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003a46:	460b      	mov	r3, r1
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f000 809f 	beq.w	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a4e:	4b4b      	ldr	r3, [pc, #300]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a4a      	ldr	r2, [pc, #296]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a5a:	f7fd fb73 	bl	8001144 <HAL_GetTick>
 8003a5e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a62:	e00b      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a64:	f7fd fb6e 	bl	8001144 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b64      	cmp	r3, #100	@ 0x64
 8003a72:	d903      	bls.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a7a:	e005      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a7c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0ed      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d179      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003a90:	4b39      	ldr	r3, [pc, #228]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a9c:	4053      	eors	r3, r2
 8003a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d015      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aa6:	4b34      	ldr	r3, [pc, #208]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ab2:	4b31      	ldr	r3, [pc, #196]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab6:	4a30      	ldr	r2, [pc, #192]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003abc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003abe:	4b2e      	ldr	r3, [pc, #184]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	4a2d      	ldr	r2, [pc, #180]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003aca:	4a2b      	ldr	r2, [pc, #172]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003acc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ad0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ade:	d118      	bne.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae0:	f7fd fb30 	bl	8001144 <HAL_GetTick>
 8003ae4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ae8:	e00d      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aea:	f7fd fb2b 	bl	8001144 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003af4:	1ad2      	subs	r2, r2, r3
 8003af6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d903      	bls.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003b04:	e005      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b06:	4b1c      	ldr	r3, [pc, #112]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0eb      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d129      	bne.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b2a:	d10e      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003b2c:	4b12      	ldr	r3, [pc, #72]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b3c:	091a      	lsrs	r2, r3, #4
 8003b3e:	4b10      	ldr	r3, [pc, #64]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b44:	430b      	orrs	r3, r1
 8003b46:	6113      	str	r3, [r2, #16]
 8003b48:	e005      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b54:	6113      	str	r3, [r2, #16]
 8003b56:	4b08      	ldr	r3, [pc, #32]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b58:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b66:	4a04      	ldr	r2, [pc, #16]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b6c:	e00e      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003b76:	e009      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003b78:	58024400 	.word	0x58024400
 8003b7c:	58024800 	.word	0x58024800
 8003b80:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	f002 0301 	and.w	r3, r2, #1
 8003b98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ba2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f000 8089 	beq.w	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bb4:	2b28      	cmp	r3, #40	@ 0x28
 8003bb6:	d86b      	bhi.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bbe:	bf00      	nop
 8003bc0:	08003c99 	.word	0x08003c99
 8003bc4:	08003c91 	.word	0x08003c91
 8003bc8:	08003c91 	.word	0x08003c91
 8003bcc:	08003c91 	.word	0x08003c91
 8003bd0:	08003c91 	.word	0x08003c91
 8003bd4:	08003c91 	.word	0x08003c91
 8003bd8:	08003c91 	.word	0x08003c91
 8003bdc:	08003c91 	.word	0x08003c91
 8003be0:	08003c65 	.word	0x08003c65
 8003be4:	08003c91 	.word	0x08003c91
 8003be8:	08003c91 	.word	0x08003c91
 8003bec:	08003c91 	.word	0x08003c91
 8003bf0:	08003c91 	.word	0x08003c91
 8003bf4:	08003c91 	.word	0x08003c91
 8003bf8:	08003c91 	.word	0x08003c91
 8003bfc:	08003c91 	.word	0x08003c91
 8003c00:	08003c7b 	.word	0x08003c7b
 8003c04:	08003c91 	.word	0x08003c91
 8003c08:	08003c91 	.word	0x08003c91
 8003c0c:	08003c91 	.word	0x08003c91
 8003c10:	08003c91 	.word	0x08003c91
 8003c14:	08003c91 	.word	0x08003c91
 8003c18:	08003c91 	.word	0x08003c91
 8003c1c:	08003c91 	.word	0x08003c91
 8003c20:	08003c99 	.word	0x08003c99
 8003c24:	08003c91 	.word	0x08003c91
 8003c28:	08003c91 	.word	0x08003c91
 8003c2c:	08003c91 	.word	0x08003c91
 8003c30:	08003c91 	.word	0x08003c91
 8003c34:	08003c91 	.word	0x08003c91
 8003c38:	08003c91 	.word	0x08003c91
 8003c3c:	08003c91 	.word	0x08003c91
 8003c40:	08003c99 	.word	0x08003c99
 8003c44:	08003c91 	.word	0x08003c91
 8003c48:	08003c91 	.word	0x08003c91
 8003c4c:	08003c91 	.word	0x08003c91
 8003c50:	08003c91 	.word	0x08003c91
 8003c54:	08003c91 	.word	0x08003c91
 8003c58:	08003c91 	.word	0x08003c91
 8003c5c:	08003c91 	.word	0x08003c91
 8003c60:	08003c99 	.word	0x08003c99
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c68:	3308      	adds	r3, #8
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 ffc3 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003c78:	e00f      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7e:	3328      	adds	r3, #40	@ 0x28
 8003c80:	2101      	movs	r1, #1
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 f86a 	bl	8004d5c <RCCEx_PLL3_Config>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003c8e:	e004      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c96:	e000      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ca2:	4bbf      	ldr	r3, [pc, #764]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cb0:	4abb      	ldr	r2, [pc, #748]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003cb2:	430b      	orrs	r3, r1
 8003cb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cb6:	e003      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f002 0302 	and.w	r3, r2, #2
 8003ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003cd6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	d041      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d824      	bhi.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003cea:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf0:	08003d3d 	.word	0x08003d3d
 8003cf4:	08003d09 	.word	0x08003d09
 8003cf8:	08003d1f 	.word	0x08003d1f
 8003cfc:	08003d3d 	.word	0x08003d3d
 8003d00:	08003d3d 	.word	0x08003d3d
 8003d04:	08003d3d 	.word	0x08003d3d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0c:	3308      	adds	r3, #8
 8003d0e:	2101      	movs	r1, #1
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 ff71 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003d16:	4603      	mov	r3, r0
 8003d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003d1c:	e00f      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d22:	3328      	adds	r3, #40	@ 0x28
 8003d24:	2101      	movs	r1, #1
 8003d26:	4618      	mov	r0, r3
 8003d28:	f001 f818 	bl	8004d5c <RCCEx_PLL3_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003d32:	e004      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d3a:	e000      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d46:	4b96      	ldr	r3, [pc, #600]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4a:	f023 0107 	bic.w	r1, r3, #7
 8003d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d54:	4a92      	ldr	r2, [pc, #584]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d56:	430b      	orrs	r3, r1
 8003d58:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d5a:	e003      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	f002 0304 	and.w	r3, r2, #4
 8003d70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d74:	2300      	movs	r3, #0
 8003d76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d7a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4313      	orrs	r3, r2
 8003d82:	d044      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d8c:	2b05      	cmp	r3, #5
 8003d8e:	d825      	bhi.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003d90:	a201      	add	r2, pc, #4	@ (adr r2, 8003d98 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d96:	bf00      	nop
 8003d98:	08003de5 	.word	0x08003de5
 8003d9c:	08003db1 	.word	0x08003db1
 8003da0:	08003dc7 	.word	0x08003dc7
 8003da4:	08003de5 	.word	0x08003de5
 8003da8:	08003de5 	.word	0x08003de5
 8003dac:	08003de5 	.word	0x08003de5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db4:	3308      	adds	r3, #8
 8003db6:	2101      	movs	r1, #1
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 ff1d 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003dc4:	e00f      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dca:	3328      	adds	r3, #40	@ 0x28
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 ffc4 	bl	8004d5c <RCCEx_PLL3_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003de2:	e000      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003dee:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df2:	f023 0107 	bic.w	r1, r3, #7
 8003df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dfe:	4a68      	ldr	r2, [pc, #416]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e00:	430b      	orrs	r3, r1
 8003e02:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e04:	e003      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e16:	f002 0320 	and.w	r3, r2, #32
 8003e1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	d055      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e3a:	d033      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e40:	d82c      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e46:	d02f      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4c:	d826      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e52:	d02b      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003e54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e58:	d820      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e5e:	d012      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e64:	d81a      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d022      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003e6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e6e:	d115      	bne.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	3308      	adds	r3, #8
 8003e76:	2100      	movs	r1, #0
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 febd 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003e84:	e015      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	3328      	adds	r3, #40	@ 0x28
 8003e8c:	2102      	movs	r1, #2
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 ff64 	bl	8004d5c <RCCEx_PLL3_Config>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003e9a:	e00a      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ea2:	e006      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003ea4:	bf00      	nop
 8003ea6:	e004      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003ea8:	bf00      	nop
 8003eaa:	e002      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003eac:	bf00      	nop
 8003eae:	e000      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10b      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003eba:	4b39      	ldr	r3, [pc, #228]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eca:	4a35      	ldr	r2, [pc, #212]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ecc:	430b      	orrs	r3, r1
 8003ece:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ed0:	e003      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003eea:	2300      	movs	r3, #0
 8003eec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003ef0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	d058      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f02:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003f06:	d033      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003f08:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003f0c:	d82c      	bhi.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f12:	d02f      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f18:	d826      	bhi.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f1e:	d02b      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003f20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f24:	d820      	bhi.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f2a:	d012      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f30:	d81a      	bhi.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d022      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3a:	d115      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f40:	3308      	adds	r3, #8
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 fe57 	bl	8004bf8 <RCCEx_PLL2_Config>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003f50:	e015      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f56:	3328      	adds	r3, #40	@ 0x28
 8003f58:	2102      	movs	r1, #2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 fefe 	bl	8004d5c <RCCEx_PLL3_Config>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003f66:	e00a      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f6e:	e006      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f70:	bf00      	nop
 8003f72:	e004      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f74:	bf00      	nop
 8003f76:	e002      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f78:	bf00      	nop
 8003f7a:	e000      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10e      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f86:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f96:	4a02      	ldr	r2, [pc, #8]	@ (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f9c:	e006      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003f9e:	bf00      	nop
 8003fa0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	d055      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fd4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003fd8:	d033      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003fda:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003fde:	d82c      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fe4:	d02f      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003fe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fea:	d826      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003fec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003ff0:	d02b      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003ff2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003ff6:	d820      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003ff8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ffc:	d012      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003ffe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004002:	d81a      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d022      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800400c:	d115      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	3308      	adds	r3, #8
 8004014:	2100      	movs	r1, #0
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fdee 	bl	8004bf8 <RCCEx_PLL2_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004022:	e015      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	3328      	adds	r3, #40	@ 0x28
 800402a:	2102      	movs	r1, #2
 800402c:	4618      	mov	r0, r3
 800402e:	f000 fe95 	bl	8004d5c <RCCEx_PLL3_Config>
 8004032:	4603      	mov	r3, r0
 8004034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004038:	e00a      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004040:	e006      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004042:	bf00      	nop
 8004044:	e004      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004046:	bf00      	nop
 8004048:	e002      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800404a:	bf00      	nop
 800404c:	e000      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800404e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004058:	4ba1      	ldr	r3, [pc, #644]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800405a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004068:	4a9d      	ldr	r2, [pc, #628]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800406a:	430b      	orrs	r3, r1
 800406c:	6593      	str	r3, [r2, #88]	@ 0x58
 800406e:	e003      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004074:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004080:	f002 0308 	and.w	r3, r2, #8
 8004084:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004088:	2300      	movs	r3, #0
 800408a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800408e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004092:	460b      	mov	r3, r1
 8004094:	4313      	orrs	r3, r2
 8004096:	d01e      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a4:	d10c      	bne.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	3328      	adds	r3, #40	@ 0x28
 80040ac:	2102      	movs	r1, #2
 80040ae:	4618      	mov	r0, r3
 80040b0:	f000 fe54 	bl	8004d5c <RCCEx_PLL3_Config>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80040c0:	4b87      	ldr	r3, [pc, #540]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040d0:	4a83      	ldr	r2, [pc, #524]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040d2:	430b      	orrs	r3, r1
 80040d4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f002 0310 	and.w	r3, r2, #16
 80040e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040e6:	2300      	movs	r3, #0
 80040e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040ec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80040f0:	460b      	mov	r3, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	d01e      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80040f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004102:	d10c      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004108:	3328      	adds	r3, #40	@ 0x28
 800410a:	2102      	movs	r1, #2
 800410c:	4618      	mov	r0, r3
 800410e:	f000 fe25 	bl	8004d5c <RCCEx_PLL3_Config>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800411e:	4b70      	ldr	r3, [pc, #448]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004122:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800412e:	4a6c      	ldr	r2, [pc, #432]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004130:	430b      	orrs	r3, r1
 8004132:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004144:	2300      	movs	r3, #0
 8004146:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800414a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800414e:	460b      	mov	r3, r1
 8004150:	4313      	orrs	r3, r2
 8004152:	d03e      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004158:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800415c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004160:	d022      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004166:	d81b      	bhi.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800416c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004170:	d00b      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004172:	e015      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004178:	3308      	adds	r3, #8
 800417a:	2100      	movs	r1, #0
 800417c:	4618      	mov	r0, r3
 800417e:	f000 fd3b 	bl	8004bf8 <RCCEx_PLL2_Config>
 8004182:	4603      	mov	r3, r0
 8004184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004188:	e00f      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	3328      	adds	r3, #40	@ 0x28
 8004190:	2102      	movs	r1, #2
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fde2 	bl	8004d5c <RCCEx_PLL3_Config>
 8004198:	4603      	mov	r3, r0
 800419a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800419e:	e004      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041a6:	e000      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80041a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041b2:	4b4b      	ldr	r3, [pc, #300]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041c2:	4a47      	ldr	r2, [pc, #284]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041c4:	430b      	orrs	r3, r1
 80041c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80041c8:	e003      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80041de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041e0:	2300      	movs	r3, #0
 80041e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80041e8:	460b      	mov	r3, r1
 80041ea:	4313      	orrs	r3, r2
 80041ec:	d03b      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80041ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041fa:	d01f      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80041fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004200:	d818      	bhi.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004206:	d003      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800420c:	d007      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800420e:	e011      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004210:	4b33      	ldr	r3, [pc, #204]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004214:	4a32      	ldr	r2, [pc, #200]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800421a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800421c:	e00f      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800421e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004222:	3328      	adds	r3, #40	@ 0x28
 8004224:	2101      	movs	r1, #1
 8004226:	4618      	mov	r0, r3
 8004228:	f000 fd98 	bl	8004d5c <RCCEx_PLL3_Config>
 800422c:	4603      	mov	r3, r0
 800422e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004232:	e004      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800423a:	e000      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800423c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004242:	2b00      	cmp	r3, #0
 8004244:	d10b      	bne.n	800425e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004246:	4b26      	ldr	r3, [pc, #152]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800424a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800424e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004256:	4a22      	ldr	r2, [pc, #136]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004258:	430b      	orrs	r3, r1
 800425a:	6553      	str	r3, [r2, #84]	@ 0x54
 800425c:	e003      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004262:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004272:	673b      	str	r3, [r7, #112]	@ 0x70
 8004274:	2300      	movs	r3, #0
 8004276:	677b      	str	r3, [r7, #116]	@ 0x74
 8004278:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800427c:	460b      	mov	r3, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	d034      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800428c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004290:	d007      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004292:	e011      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004294:	4b12      	ldr	r3, [pc, #72]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004298:	4a11      	ldr	r2, [pc, #68]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800429a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800429e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80042a0:	e00e      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	3308      	adds	r3, #8
 80042a8:	2102      	movs	r1, #2
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fca4 	bl	8004bf8 <RCCEx_PLL2_Config>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80042b6:	e003      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10d      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80042c8:	4b05      	ldr	r3, [pc, #20]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d6:	4a02      	ldr	r2, [pc, #8]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d8:	430b      	orrs	r3, r1
 80042da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042dc:	e006      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80042de:	bf00      	nop
 80042e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80042ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80042f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042fa:	2300      	movs	r3, #0
 80042fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042fe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004302:	460b      	mov	r3, r1
 8004304:	4313      	orrs	r3, r2
 8004306:	d00c      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430c:	3328      	adds	r3, #40	@ 0x28
 800430e:	2102      	movs	r1, #2
 8004310:	4618      	mov	r0, r3
 8004312:	f000 fd23 	bl	8004d5c <RCCEx_PLL3_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800432e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004330:	2300      	movs	r3, #0
 8004332:	667b      	str	r3, [r7, #100]	@ 0x64
 8004334:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004338:	460b      	mov	r3, r1
 800433a:	4313      	orrs	r3, r2
 800433c:	d038      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800434a:	d018      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800434c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004350:	d811      	bhi.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004356:	d014      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800435c:	d80b      	bhi.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800435e:	2b00      	cmp	r3, #0
 8004360:	d011      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004366:	d106      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004368:	4bc3      	ldr	r3, [pc, #780]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800436a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436c:	4ac2      	ldr	r2, [pc, #776]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800436e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004372:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004374:	e008      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800437c:	e004      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800437e:	bf00      	nop
 8004380:	e002      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004382:	bf00      	nop
 8004384:	e000      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004386:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004388:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10b      	bne.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004390:	4bb9      	ldr	r3, [pc, #740]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004394:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a0:	4ab5      	ldr	r2, [pc, #724]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043a2:	430b      	orrs	r3, r1
 80043a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80043a6:	e003      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80043bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043be:	2300      	movs	r3, #0
 80043c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043c2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80043c6:	460b      	mov	r3, r1
 80043c8:	4313      	orrs	r3, r2
 80043ca:	d009      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043cc:	4baa      	ldr	r3, [pc, #680]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043da:	4aa7      	ldr	r2, [pc, #668]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043dc:	430b      	orrs	r3, r1
 80043de:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80043e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80043ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80043ee:	2300      	movs	r3, #0
 80043f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80043f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80043f6:	460b      	mov	r3, r1
 80043f8:	4313      	orrs	r3, r2
 80043fa:	d00a      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80043fc:	4b9e      	ldr	r3, [pc, #632]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004408:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800440c:	4a9a      	ldr	r2, [pc, #616]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800440e:	430b      	orrs	r3, r1
 8004410:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800441e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004420:	2300      	movs	r3, #0
 8004422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004424:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004428:	460b      	mov	r3, r1
 800442a:	4313      	orrs	r3, r2
 800442c:	d009      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800442e:	4b92      	ldr	r3, [pc, #584]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004432:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800443c:	4a8e      	ldr	r2, [pc, #568]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800443e:	430b      	orrs	r3, r1
 8004440:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800444e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004450:	2300      	movs	r3, #0
 8004452:	647b      	str	r3, [r7, #68]	@ 0x44
 8004454:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004458:	460b      	mov	r3, r1
 800445a:	4313      	orrs	r3, r2
 800445c:	d00e      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800445e:	4b86      	ldr	r3, [pc, #536]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	4a85      	ldr	r2, [pc, #532]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004464:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004468:	6113      	str	r3, [r2, #16]
 800446a:	4b83      	ldr	r3, [pc, #524]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800446c:	6919      	ldr	r1, [r3, #16]
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004476:	4a80      	ldr	r2, [pc, #512]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004484:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004488:	63bb      	str	r3, [r7, #56]	@ 0x38
 800448a:	2300      	movs	r3, #0
 800448c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800448e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004492:	460b      	mov	r3, r1
 8004494:	4313      	orrs	r3, r2
 8004496:	d009      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004498:	4b77      	ldr	r3, [pc, #476]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800449a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80044a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a6:	4a74      	ldr	r2, [pc, #464]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044a8:	430b      	orrs	r3, r1
 80044aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80044b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044ba:	2300      	movs	r3, #0
 80044bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044be:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80044c2:	460b      	mov	r3, r1
 80044c4:	4313      	orrs	r3, r2
 80044c6:	d00a      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044c8:	4b6b      	ldr	r3, [pc, #428]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044cc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044d8:	4a67      	ldr	r2, [pc, #412]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044da:	430b      	orrs	r3, r1
 80044dc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e6:	2100      	movs	r1, #0
 80044e8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044f0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80044f4:	460b      	mov	r3, r1
 80044f6:	4313      	orrs	r3, r2
 80044f8:	d011      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	3308      	adds	r3, #8
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fb78 	bl	8004bf8 <RCCEx_PLL2_Config>
 8004508:	4603      	mov	r3, r0
 800450a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800450e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800451a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800451e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004526:	2100      	movs	r1, #0
 8004528:	6239      	str	r1, [r7, #32]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004530:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004534:	460b      	mov	r3, r1
 8004536:	4313      	orrs	r3, r2
 8004538:	d011      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	3308      	adds	r3, #8
 8004540:	2101      	movs	r1, #1
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fb58 	bl	8004bf8 <RCCEx_PLL2_Config>
 8004548:	4603      	mov	r3, r0
 800454a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800454e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004566:	2100      	movs	r1, #0
 8004568:	61b9      	str	r1, [r7, #24]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	61fb      	str	r3, [r7, #28]
 8004570:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004574:	460b      	mov	r3, r1
 8004576:	4313      	orrs	r3, r2
 8004578:	d011      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800457a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457e:	3308      	adds	r3, #8
 8004580:	2102      	movs	r1, #2
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fb38 	bl	8004bf8 <RCCEx_PLL2_Config>
 8004588:	4603      	mov	r3, r0
 800458a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800459a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	2100      	movs	r1, #0
 80045a8:	6139      	str	r1, [r7, #16]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	617b      	str	r3, [r7, #20]
 80045b0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80045b4:	460b      	mov	r3, r1
 80045b6:	4313      	orrs	r3, r2
 80045b8:	d011      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	3328      	adds	r3, #40	@ 0x28
 80045c0:	2100      	movs	r1, #0
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fbca 	bl	8004d5c <RCCEx_PLL3_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80045ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	2100      	movs	r1, #0
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	f003 0310 	and.w	r3, r3, #16
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80045f4:	460b      	mov	r3, r1
 80045f6:	4313      	orrs	r3, r2
 80045f8:	d011      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	3328      	adds	r3, #40	@ 0x28
 8004600:	2101      	movs	r1, #1
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fbaa 	bl	8004d5c <RCCEx_PLL3_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800460e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004626:	2100      	movs	r1, #0
 8004628:	6039      	str	r1, [r7, #0]
 800462a:	f003 0320 	and.w	r3, r3, #32
 800462e:	607b      	str	r3, [r7, #4]
 8004630:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004634:	460b      	mov	r3, r1
 8004636:	4313      	orrs	r3, r2
 8004638:	d011      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800463a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463e:	3328      	adds	r3, #40	@ 0x28
 8004640:	2102      	movs	r1, #2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fb8a 	bl	8004d5c <RCCEx_PLL3_Config>
 8004648:	4603      	mov	r3, r0
 800464a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800464e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800465e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	e000      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
}
 800466c:	4618      	mov	r0, r3
 800466e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004672:	46bd      	mov	sp, r7
 8004674:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004678:	58024400 	.word	0x58024400

0800467c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004680:	f7fe fd96 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 8004684:	4602      	mov	r2, r0
 8004686:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	091b      	lsrs	r3, r3, #4
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	4904      	ldr	r1, [pc, #16]	@ (80046a4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004692:	5ccb      	ldrb	r3, [r1, r3]
 8004694:	f003 031f 	and.w	r3, r3, #31
 8004698:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800469c:	4618      	mov	r0, r3
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	58024400 	.word	0x58024400
 80046a4:	080066f8 	.word	0x080066f8

080046a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b089      	sub	sp, #36	@ 0x24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046b0:	4ba1      	ldr	r3, [pc, #644]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b4:	f003 0303 	and.w	r3, r3, #3
 80046b8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80046ba:	4b9f      	ldr	r3, [pc, #636]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	0b1b      	lsrs	r3, r3, #12
 80046c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046c4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80046c6:	4b9c      	ldr	r3, [pc, #624]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80046d2:	4b99      	ldr	r3, [pc, #612]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d6:	08db      	lsrs	r3, r3, #3
 80046d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	fb02 f303 	mul.w	r3, r2, r3
 80046e2:	ee07 3a90 	vmov	s15, r3
 80046e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8111 	beq.w	8004918 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	f000 8083 	beq.w	8004804 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b02      	cmp	r3, #2
 8004702:	f200 80a1 	bhi.w	8004848 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d056      	beq.n	80047c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004712:	e099      	b.n	8004848 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004714:	4b88      	ldr	r3, [pc, #544]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0320 	and.w	r3, r3, #32
 800471c:	2b00      	cmp	r3, #0
 800471e:	d02d      	beq.n	800477c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004720:	4b85      	ldr	r3, [pc, #532]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	08db      	lsrs	r3, r3, #3
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	4a84      	ldr	r2, [pc, #528]	@ (800493c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800472c:	fa22 f303 	lsr.w	r3, r2, r3
 8004730:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	ee07 3a90 	vmov	s15, r3
 8004738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	ee07 3a90 	vmov	s15, r3
 8004742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800474a:	4b7b      	ldr	r3, [pc, #492]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800474c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004752:	ee07 3a90 	vmov	s15, r3
 8004756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800475a:	ed97 6a03 	vldr	s12, [r7, #12]
 800475e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800476a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800476e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004776:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800477a:	e087      	b.n	800488c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	ee07 3a90 	vmov	s15, r3
 8004782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004786:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004944 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800478a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800478e:	4b6a      	ldr	r3, [pc, #424]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004796:	ee07 3a90 	vmov	s15, r3
 800479a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800479e:	ed97 6a03 	vldr	s12, [r7, #12]
 80047a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047be:	e065      	b.n	800488c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	ee07 3a90 	vmov	s15, r3
 80047c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004948 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047d2:	4b59      	ldr	r3, [pc, #356]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80047e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004802:	e043      	b.n	800488c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	ee07 3a90 	vmov	s15, r3
 800480a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800494c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004816:	4b48      	ldr	r3, [pc, #288]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004826:	ed97 6a03 	vldr	s12, [r7, #12]
 800482a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800482e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800483a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800483e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004846:	e021      	b.n	800488c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	ee07 3a90 	vmov	s15, r3
 800484e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004852:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004948 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800485a:	4b37      	ldr	r3, [pc, #220]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800485c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004862:	ee07 3a90 	vmov	s15, r3
 8004866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800486a:	ed97 6a03 	vldr	s12, [r7, #12]
 800486e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800487a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800487e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800488a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800488c:	4b2a      	ldr	r3, [pc, #168]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	0a5b      	lsrs	r3, r3, #9
 8004892:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004896:	ee07 3a90 	vmov	s15, r3
 800489a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80048aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048b2:	ee17 2a90 	vmov	r2, s15
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80048ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048be:	0c1b      	lsrs	r3, r3, #16
 80048c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048c4:	ee07 3a90 	vmov	s15, r3
 80048c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80048d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048e0:	ee17 2a90 	vmov	r2, s15
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80048e8:	4b13      	ldr	r3, [pc, #76]	@ (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ec:	0e1b      	lsrs	r3, r3, #24
 80048ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048f2:	ee07 3a90 	vmov	s15, r3
 80048f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004902:	edd7 6a07 	vldr	s13, [r7, #28]
 8004906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800490a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800490e:	ee17 2a90 	vmov	r2, s15
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004916:	e008      	b.n	800492a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	609a      	str	r2, [r3, #8]
}
 800492a:	bf00      	nop
 800492c:	3724      	adds	r7, #36	@ 0x24
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	58024400 	.word	0x58024400
 800493c:	03d09000 	.word	0x03d09000
 8004940:	46000000 	.word	0x46000000
 8004944:	4c742400 	.word	0x4c742400
 8004948:	4a742400 	.word	0x4a742400
 800494c:	4af42400 	.word	0x4af42400

08004950 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004950:	b480      	push	{r7}
 8004952:	b089      	sub	sp, #36	@ 0x24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004958:	4ba1      	ldr	r3, [pc, #644]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800495a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495c:	f003 0303 	and.w	r3, r3, #3
 8004960:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004962:	4b9f      	ldr	r3, [pc, #636]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	0d1b      	lsrs	r3, r3, #20
 8004968:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800496c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800496e:	4b9c      	ldr	r3, [pc, #624]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800497a:	4b99      	ldr	r3, [pc, #612]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	08db      	lsrs	r3, r3, #3
 8004980:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	fb02 f303 	mul.w	r3, r2, r3
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004992:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8111 	beq.w	8004bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	f000 8083 	beq.w	8004aac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	f200 80a1 	bhi.w	8004af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d056      	beq.n	8004a68 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80049ba:	e099      	b.n	8004af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049bc:	4b88      	ldr	r3, [pc, #544]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0320 	and.w	r3, r3, #32
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d02d      	beq.n	8004a24 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049c8:	4b85      	ldr	r3, [pc, #532]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	08db      	lsrs	r3, r3, #3
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	4a84      	ldr	r2, [pc, #528]	@ (8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
 80049d8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	ee07 3a90 	vmov	s15, r3
 80049e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	ee07 3a90 	vmov	s15, r3
 80049ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049f2:	4b7b      	ldr	r3, [pc, #492]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049fa:	ee07 3a90 	vmov	s15, r3
 80049fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a06:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a22:	e087      	b.n	8004b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	ee07 3a90 	vmov	s15, r3
 8004a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004bec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a36:	4b6a      	ldr	r3, [pc, #424]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3e:	ee07 3a90 	vmov	s15, r3
 8004a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a4a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a66:	e065      	b.n	8004b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a72:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a7a:	4b59      	ldr	r3, [pc, #356]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a82:	ee07 3a90 	vmov	s15, r3
 8004a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a8e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004aaa:	e043      	b.n	8004b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	ee07 3a90 	vmov	s15, r3
 8004ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004abe:	4b48      	ldr	r3, [pc, #288]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac6:	ee07 3a90 	vmov	s15, r3
 8004aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ad2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004aee:	e021      	b.n	8004b34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	ee07 3a90 	vmov	s15, r3
 8004af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004afa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b02:	4b37      	ldr	r3, [pc, #220]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b0a:	ee07 3a90 	vmov	s15, r3
 8004b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b12:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b16:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b32:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004b34:	4b2a      	ldr	r3, [pc, #168]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b38:	0a5b      	lsrs	r3, r3, #9
 8004b3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b5a:	ee17 2a90 	vmov	r2, s15
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004b62:	4b1f      	ldr	r3, [pc, #124]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b66:	0c1b      	lsrs	r3, r3, #16
 8004b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b6c:	ee07 3a90 	vmov	s15, r3
 8004b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b88:	ee17 2a90 	vmov	r2, s15
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004b90:	4b13      	ldr	r3, [pc, #76]	@ (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b94:	0e1b      	lsrs	r3, r3, #24
 8004b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ba6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004baa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bb6:	ee17 2a90 	vmov	r2, s15
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	609a      	str	r2, [r3, #8]
}
 8004bd2:	bf00      	nop
 8004bd4:	3724      	adds	r7, #36	@ 0x24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	58024400 	.word	0x58024400
 8004be4:	03d09000 	.word	0x03d09000
 8004be8:	46000000 	.word	0x46000000
 8004bec:	4c742400 	.word	0x4c742400
 8004bf0:	4a742400 	.word	0x4a742400
 8004bf4:	4af42400 	.word	0x4af42400

08004bf8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c02:	2300      	movs	r3, #0
 8004c04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c06:	4b53      	ldr	r3, [pc, #332]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0a:	f003 0303 	and.w	r3, r3, #3
 8004c0e:	2b03      	cmp	r3, #3
 8004c10:	d101      	bne.n	8004c16 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e099      	b.n	8004d4a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004c16:	4b4f      	ldr	r3, [pc, #316]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a4e      	ldr	r2, [pc, #312]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c1c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c22:	f7fc fa8f 	bl	8001144 <HAL_GetTick>
 8004c26:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c28:	e008      	b.n	8004c3c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c2a:	f7fc fa8b 	bl	8001144 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d901      	bls.n	8004c3c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e086      	b.n	8004d4a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c3c:	4b45      	ldr	r3, [pc, #276]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f0      	bne.n	8004c2a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004c48:	4b42      	ldr	r3, [pc, #264]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	031b      	lsls	r3, r3, #12
 8004c56:	493f      	ldr	r1, [pc, #252]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	025b      	lsls	r3, r3, #9
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	041b      	lsls	r3, r3, #16
 8004c7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	061b      	lsls	r3, r3, #24
 8004c88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c8c:	4931      	ldr	r1, [pc, #196]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c92:	4b30      	ldr	r3, [pc, #192]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	492d      	ldr	r1, [pc, #180]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca8:	f023 0220 	bic.w	r2, r3, #32
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	4928      	ldr	r1, [pc, #160]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004cb6:	4b27      	ldr	r3, [pc, #156]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cba:	4a26      	ldr	r2, [pc, #152]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cbc:	f023 0310 	bic.w	r3, r3, #16
 8004cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004cc2:	4b24      	ldr	r3, [pc, #144]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cc6:	4b24      	ldr	r3, [pc, #144]	@ (8004d58 <RCCEx_PLL2_Config+0x160>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	69d2      	ldr	r2, [r2, #28]
 8004cce:	00d2      	lsls	r2, r2, #3
 8004cd0:	4920      	ldr	r1, [pc, #128]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cda:	4a1e      	ldr	r2, [pc, #120]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cdc:	f043 0310 	orr.w	r3, r3, #16
 8004ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d106      	bne.n	8004cf6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cec:	4a19      	ldr	r2, [pc, #100]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004cf4:	e00f      	b.n	8004d16 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d106      	bne.n	8004d0a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004cfc:	4b15      	ldr	r3, [pc, #84]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	4a14      	ldr	r2, [pc, #80]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d08:	e005      	b.n	8004d16 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004d0a:	4b12      	ldr	r3, [pc, #72]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0e:	4a11      	ldr	r2, [pc, #68]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004d14:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004d16:	4b0f      	ldr	r3, [pc, #60]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d22:	f7fc fa0f 	bl	8001144 <HAL_GetTick>
 8004d26:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d28:	e008      	b.n	8004d3c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d2a:	f7fc fa0b 	bl	8001144 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d901      	bls.n	8004d3c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e006      	b.n	8004d4a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d3c:	4b05      	ldr	r3, [pc, #20]	@ (8004d54 <RCCEx_PLL2_Config+0x15c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0f0      	beq.n	8004d2a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	58024400 	.word	0x58024400
 8004d58:	ffff0007 	.word	0xffff0007

08004d5c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d66:	2300      	movs	r3, #0
 8004d68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d6a:	4b53      	ldr	r3, [pc, #332]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b03      	cmp	r3, #3
 8004d74:	d101      	bne.n	8004d7a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e099      	b.n	8004eae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004d7a:	4b4f      	ldr	r3, [pc, #316]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a4e      	ldr	r2, [pc, #312]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d86:	f7fc f9dd 	bl	8001144 <HAL_GetTick>
 8004d8a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d8c:	e008      	b.n	8004da0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d8e:	f7fc f9d9 	bl	8001144 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e086      	b.n	8004eae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004da0:	4b45      	ldr	r3, [pc, #276]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f0      	bne.n	8004d8e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004dac:	4b42      	ldr	r3, [pc, #264]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	051b      	lsls	r3, r3, #20
 8004dba:	493f      	ldr	r1, [pc, #252]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	628b      	str	r3, [r1, #40]	@ 0x28
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	025b      	lsls	r3, r3, #9
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	041b      	lsls	r3, r3, #16
 8004dde:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	061b      	lsls	r3, r3, #24
 8004dec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004df0:	4931      	ldr	r1, [pc, #196]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004df6:	4b30      	ldr	r3, [pc, #192]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	492d      	ldr	r1, [pc, #180]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004e08:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	4928      	ldr	r1, [pc, #160]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004e1a:	4b27      	ldr	r3, [pc, #156]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	4a26      	ldr	r2, [pc, #152]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e24:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004e26:	4b24      	ldr	r3, [pc, #144]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e2a:	4b24      	ldr	r3, [pc, #144]	@ (8004ebc <RCCEx_PLL3_Config+0x160>)
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	69d2      	ldr	r2, [r2, #28]
 8004e32:	00d2      	lsls	r2, r2, #3
 8004e34:	4920      	ldr	r1, [pc, #128]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004e3a:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3e:	4a1e      	ldr	r2, [pc, #120]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e44:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d106      	bne.n	8004e5a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e50:	4a19      	ldr	r2, [pc, #100]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e52:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e58:	e00f      	b.n	8004e7a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d106      	bne.n	8004e6e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004e60:	4b15      	ldr	r3, [pc, #84]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e64:	4a14      	ldr	r2, [pc, #80]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e66:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e6c:	e005      	b.n	8004e7a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004e6e:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e72:	4a11      	ldr	r2, [pc, #68]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e78:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a0e      	ldr	r2, [pc, #56]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e86:	f7fc f95d 	bl	8001144 <HAL_GetTick>
 8004e8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e8c:	e008      	b.n	8004ea0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e8e:	f7fc f959 	bl	8001144 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d901      	bls.n	8004ea0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e006      	b.n	8004eae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004ea0:	4b05      	ldr	r3, [pc, #20]	@ (8004eb8 <RCCEx_PLL3_Config+0x15c>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0f0      	beq.n	8004e8e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	58024400 	.word	0x58024400
 8004ebc:	ffff0007 	.word	0xffff0007

08004ec0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e042      	b.n	8004f58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d106      	bne.n	8004eea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7fb fedf 	bl	8000ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2224      	movs	r2, #36	@ 0x24
 8004eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0201 	bic.w	r2, r2, #1
 8004f00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d002      	beq.n	8004f10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 fd90 	bl	8005a30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f825 	bl	8004f60 <UART_SetConfig>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e01b      	b.n	8004f58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689a      	ldr	r2, [r3, #8]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0201 	orr.w	r2, r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fe0f 	bl	8005b74 <UART_CheckIdleState>
 8004f56:	4603      	mov	r3, r0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f64:	b092      	sub	sp, #72	@ 0x48
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4bbe      	ldr	r3, [pc, #760]	@ (8005288 <UART_SetConfig+0x328>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	6812      	ldr	r2, [r2, #0]
 8004f96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4ab3      	ldr	r2, [pc, #716]	@ (800528c <UART_SetConfig+0x32c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d004      	beq.n	8004fcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689a      	ldr	r2, [r3, #8]
 8004fd2:	4baf      	ldr	r3, [pc, #700]	@ (8005290 <UART_SetConfig+0x330>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	f023 010f 	bic.w	r1, r3, #15
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4aa6      	ldr	r2, [pc, #664]	@ (8005294 <UART_SetConfig+0x334>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d177      	bne.n	80050f0 <UART_SetConfig+0x190>
 8005000:	4ba5      	ldr	r3, [pc, #660]	@ (8005298 <UART_SetConfig+0x338>)
 8005002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005004:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005008:	2b28      	cmp	r3, #40	@ 0x28
 800500a:	d86d      	bhi.n	80050e8 <UART_SetConfig+0x188>
 800500c:	a201      	add	r2, pc, #4	@ (adr r2, 8005014 <UART_SetConfig+0xb4>)
 800500e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005012:	bf00      	nop
 8005014:	080050b9 	.word	0x080050b9
 8005018:	080050e9 	.word	0x080050e9
 800501c:	080050e9 	.word	0x080050e9
 8005020:	080050e9 	.word	0x080050e9
 8005024:	080050e9 	.word	0x080050e9
 8005028:	080050e9 	.word	0x080050e9
 800502c:	080050e9 	.word	0x080050e9
 8005030:	080050e9 	.word	0x080050e9
 8005034:	080050c1 	.word	0x080050c1
 8005038:	080050e9 	.word	0x080050e9
 800503c:	080050e9 	.word	0x080050e9
 8005040:	080050e9 	.word	0x080050e9
 8005044:	080050e9 	.word	0x080050e9
 8005048:	080050e9 	.word	0x080050e9
 800504c:	080050e9 	.word	0x080050e9
 8005050:	080050e9 	.word	0x080050e9
 8005054:	080050c9 	.word	0x080050c9
 8005058:	080050e9 	.word	0x080050e9
 800505c:	080050e9 	.word	0x080050e9
 8005060:	080050e9 	.word	0x080050e9
 8005064:	080050e9 	.word	0x080050e9
 8005068:	080050e9 	.word	0x080050e9
 800506c:	080050e9 	.word	0x080050e9
 8005070:	080050e9 	.word	0x080050e9
 8005074:	080050d1 	.word	0x080050d1
 8005078:	080050e9 	.word	0x080050e9
 800507c:	080050e9 	.word	0x080050e9
 8005080:	080050e9 	.word	0x080050e9
 8005084:	080050e9 	.word	0x080050e9
 8005088:	080050e9 	.word	0x080050e9
 800508c:	080050e9 	.word	0x080050e9
 8005090:	080050e9 	.word	0x080050e9
 8005094:	080050d9 	.word	0x080050d9
 8005098:	080050e9 	.word	0x080050e9
 800509c:	080050e9 	.word	0x080050e9
 80050a0:	080050e9 	.word	0x080050e9
 80050a4:	080050e9 	.word	0x080050e9
 80050a8:	080050e9 	.word	0x080050e9
 80050ac:	080050e9 	.word	0x080050e9
 80050b0:	080050e9 	.word	0x080050e9
 80050b4:	080050e1 	.word	0x080050e1
 80050b8:	2301      	movs	r3, #1
 80050ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050be:	e222      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050c0:	2304      	movs	r3, #4
 80050c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050c6:	e21e      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050c8:	2308      	movs	r3, #8
 80050ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ce:	e21a      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050d0:	2310      	movs	r3, #16
 80050d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d6:	e216      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050d8:	2320      	movs	r3, #32
 80050da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050de:	e212      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050e0:	2340      	movs	r3, #64	@ 0x40
 80050e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e6:	e20e      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050e8:	2380      	movs	r3, #128	@ 0x80
 80050ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ee:	e20a      	b.n	8005506 <UART_SetConfig+0x5a6>
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a69      	ldr	r2, [pc, #420]	@ (800529c <UART_SetConfig+0x33c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d130      	bne.n	800515c <UART_SetConfig+0x1fc>
 80050fa:	4b67      	ldr	r3, [pc, #412]	@ (8005298 <UART_SetConfig+0x338>)
 80050fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	2b05      	cmp	r3, #5
 8005104:	d826      	bhi.n	8005154 <UART_SetConfig+0x1f4>
 8005106:	a201      	add	r2, pc, #4	@ (adr r2, 800510c <UART_SetConfig+0x1ac>)
 8005108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510c:	08005125 	.word	0x08005125
 8005110:	0800512d 	.word	0x0800512d
 8005114:	08005135 	.word	0x08005135
 8005118:	0800513d 	.word	0x0800513d
 800511c:	08005145 	.word	0x08005145
 8005120:	0800514d 	.word	0x0800514d
 8005124:	2300      	movs	r3, #0
 8005126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800512a:	e1ec      	b.n	8005506 <UART_SetConfig+0x5a6>
 800512c:	2304      	movs	r3, #4
 800512e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005132:	e1e8      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005134:	2308      	movs	r3, #8
 8005136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800513a:	e1e4      	b.n	8005506 <UART_SetConfig+0x5a6>
 800513c:	2310      	movs	r3, #16
 800513e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005142:	e1e0      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005144:	2320      	movs	r3, #32
 8005146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800514a:	e1dc      	b.n	8005506 <UART_SetConfig+0x5a6>
 800514c:	2340      	movs	r3, #64	@ 0x40
 800514e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005152:	e1d8      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005154:	2380      	movs	r3, #128	@ 0x80
 8005156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800515a:	e1d4      	b.n	8005506 <UART_SetConfig+0x5a6>
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a4f      	ldr	r2, [pc, #316]	@ (80052a0 <UART_SetConfig+0x340>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d130      	bne.n	80051c8 <UART_SetConfig+0x268>
 8005166:	4b4c      	ldr	r3, [pc, #304]	@ (8005298 <UART_SetConfig+0x338>)
 8005168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800516a:	f003 0307 	and.w	r3, r3, #7
 800516e:	2b05      	cmp	r3, #5
 8005170:	d826      	bhi.n	80051c0 <UART_SetConfig+0x260>
 8005172:	a201      	add	r2, pc, #4	@ (adr r2, 8005178 <UART_SetConfig+0x218>)
 8005174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005178:	08005191 	.word	0x08005191
 800517c:	08005199 	.word	0x08005199
 8005180:	080051a1 	.word	0x080051a1
 8005184:	080051a9 	.word	0x080051a9
 8005188:	080051b1 	.word	0x080051b1
 800518c:	080051b9 	.word	0x080051b9
 8005190:	2300      	movs	r3, #0
 8005192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005196:	e1b6      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005198:	2304      	movs	r3, #4
 800519a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800519e:	e1b2      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051a0:	2308      	movs	r3, #8
 80051a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a6:	e1ae      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051a8:	2310      	movs	r3, #16
 80051aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ae:	e1aa      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051b0:	2320      	movs	r3, #32
 80051b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051b6:	e1a6      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051b8:	2340      	movs	r3, #64	@ 0x40
 80051ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051be:	e1a2      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051c0:	2380      	movs	r3, #128	@ 0x80
 80051c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051c6:	e19e      	b.n	8005506 <UART_SetConfig+0x5a6>
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a35      	ldr	r2, [pc, #212]	@ (80052a4 <UART_SetConfig+0x344>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d130      	bne.n	8005234 <UART_SetConfig+0x2d4>
 80051d2:	4b31      	ldr	r3, [pc, #196]	@ (8005298 <UART_SetConfig+0x338>)
 80051d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d6:	f003 0307 	and.w	r3, r3, #7
 80051da:	2b05      	cmp	r3, #5
 80051dc:	d826      	bhi.n	800522c <UART_SetConfig+0x2cc>
 80051de:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <UART_SetConfig+0x284>)
 80051e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e4:	080051fd 	.word	0x080051fd
 80051e8:	08005205 	.word	0x08005205
 80051ec:	0800520d 	.word	0x0800520d
 80051f0:	08005215 	.word	0x08005215
 80051f4:	0800521d 	.word	0x0800521d
 80051f8:	08005225 	.word	0x08005225
 80051fc:	2300      	movs	r3, #0
 80051fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005202:	e180      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005204:	2304      	movs	r3, #4
 8005206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520a:	e17c      	b.n	8005506 <UART_SetConfig+0x5a6>
 800520c:	2308      	movs	r3, #8
 800520e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005212:	e178      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005214:	2310      	movs	r3, #16
 8005216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521a:	e174      	b.n	8005506 <UART_SetConfig+0x5a6>
 800521c:	2320      	movs	r3, #32
 800521e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005222:	e170      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005224:	2340      	movs	r3, #64	@ 0x40
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522a:	e16c      	b.n	8005506 <UART_SetConfig+0x5a6>
 800522c:	2380      	movs	r3, #128	@ 0x80
 800522e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005232:	e168      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a1b      	ldr	r2, [pc, #108]	@ (80052a8 <UART_SetConfig+0x348>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d142      	bne.n	80052c4 <UART_SetConfig+0x364>
 800523e:	4b16      	ldr	r3, [pc, #88]	@ (8005298 <UART_SetConfig+0x338>)
 8005240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	2b05      	cmp	r3, #5
 8005248:	d838      	bhi.n	80052bc <UART_SetConfig+0x35c>
 800524a:	a201      	add	r2, pc, #4	@ (adr r2, 8005250 <UART_SetConfig+0x2f0>)
 800524c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005250:	08005269 	.word	0x08005269
 8005254:	08005271 	.word	0x08005271
 8005258:	08005279 	.word	0x08005279
 800525c:	08005281 	.word	0x08005281
 8005260:	080052ad 	.word	0x080052ad
 8005264:	080052b5 	.word	0x080052b5
 8005268:	2300      	movs	r3, #0
 800526a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526e:	e14a      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005270:	2304      	movs	r3, #4
 8005272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005276:	e146      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005278:	2308      	movs	r3, #8
 800527a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527e:	e142      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005280:	2310      	movs	r3, #16
 8005282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005286:	e13e      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005288:	cfff69f3 	.word	0xcfff69f3
 800528c:	58000c00 	.word	0x58000c00
 8005290:	11fff4ff 	.word	0x11fff4ff
 8005294:	40011000 	.word	0x40011000
 8005298:	58024400 	.word	0x58024400
 800529c:	40004400 	.word	0x40004400
 80052a0:	40004800 	.word	0x40004800
 80052a4:	40004c00 	.word	0x40004c00
 80052a8:	40005000 	.word	0x40005000
 80052ac:	2320      	movs	r3, #32
 80052ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052b2:	e128      	b.n	8005506 <UART_SetConfig+0x5a6>
 80052b4:	2340      	movs	r3, #64	@ 0x40
 80052b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ba:	e124      	b.n	8005506 <UART_SetConfig+0x5a6>
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052c2:	e120      	b.n	8005506 <UART_SetConfig+0x5a6>
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4acb      	ldr	r2, [pc, #812]	@ (80055f8 <UART_SetConfig+0x698>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d176      	bne.n	80053bc <UART_SetConfig+0x45c>
 80052ce:	4bcb      	ldr	r3, [pc, #812]	@ (80055fc <UART_SetConfig+0x69c>)
 80052d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052d6:	2b28      	cmp	r3, #40	@ 0x28
 80052d8:	d86c      	bhi.n	80053b4 <UART_SetConfig+0x454>
 80052da:	a201      	add	r2, pc, #4	@ (adr r2, 80052e0 <UART_SetConfig+0x380>)
 80052dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e0:	08005385 	.word	0x08005385
 80052e4:	080053b5 	.word	0x080053b5
 80052e8:	080053b5 	.word	0x080053b5
 80052ec:	080053b5 	.word	0x080053b5
 80052f0:	080053b5 	.word	0x080053b5
 80052f4:	080053b5 	.word	0x080053b5
 80052f8:	080053b5 	.word	0x080053b5
 80052fc:	080053b5 	.word	0x080053b5
 8005300:	0800538d 	.word	0x0800538d
 8005304:	080053b5 	.word	0x080053b5
 8005308:	080053b5 	.word	0x080053b5
 800530c:	080053b5 	.word	0x080053b5
 8005310:	080053b5 	.word	0x080053b5
 8005314:	080053b5 	.word	0x080053b5
 8005318:	080053b5 	.word	0x080053b5
 800531c:	080053b5 	.word	0x080053b5
 8005320:	08005395 	.word	0x08005395
 8005324:	080053b5 	.word	0x080053b5
 8005328:	080053b5 	.word	0x080053b5
 800532c:	080053b5 	.word	0x080053b5
 8005330:	080053b5 	.word	0x080053b5
 8005334:	080053b5 	.word	0x080053b5
 8005338:	080053b5 	.word	0x080053b5
 800533c:	080053b5 	.word	0x080053b5
 8005340:	0800539d 	.word	0x0800539d
 8005344:	080053b5 	.word	0x080053b5
 8005348:	080053b5 	.word	0x080053b5
 800534c:	080053b5 	.word	0x080053b5
 8005350:	080053b5 	.word	0x080053b5
 8005354:	080053b5 	.word	0x080053b5
 8005358:	080053b5 	.word	0x080053b5
 800535c:	080053b5 	.word	0x080053b5
 8005360:	080053a5 	.word	0x080053a5
 8005364:	080053b5 	.word	0x080053b5
 8005368:	080053b5 	.word	0x080053b5
 800536c:	080053b5 	.word	0x080053b5
 8005370:	080053b5 	.word	0x080053b5
 8005374:	080053b5 	.word	0x080053b5
 8005378:	080053b5 	.word	0x080053b5
 800537c:	080053b5 	.word	0x080053b5
 8005380:	080053ad 	.word	0x080053ad
 8005384:	2301      	movs	r3, #1
 8005386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538a:	e0bc      	b.n	8005506 <UART_SetConfig+0x5a6>
 800538c:	2304      	movs	r3, #4
 800538e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005392:	e0b8      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005394:	2308      	movs	r3, #8
 8005396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539a:	e0b4      	b.n	8005506 <UART_SetConfig+0x5a6>
 800539c:	2310      	movs	r3, #16
 800539e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053a2:	e0b0      	b.n	8005506 <UART_SetConfig+0x5a6>
 80053a4:	2320      	movs	r3, #32
 80053a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053aa:	e0ac      	b.n	8005506 <UART_SetConfig+0x5a6>
 80053ac:	2340      	movs	r3, #64	@ 0x40
 80053ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053b2:	e0a8      	b.n	8005506 <UART_SetConfig+0x5a6>
 80053b4:	2380      	movs	r3, #128	@ 0x80
 80053b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ba:	e0a4      	b.n	8005506 <UART_SetConfig+0x5a6>
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a8f      	ldr	r2, [pc, #572]	@ (8005600 <UART_SetConfig+0x6a0>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d130      	bne.n	8005428 <UART_SetConfig+0x4c8>
 80053c6:	4b8d      	ldr	r3, [pc, #564]	@ (80055fc <UART_SetConfig+0x69c>)
 80053c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ca:	f003 0307 	and.w	r3, r3, #7
 80053ce:	2b05      	cmp	r3, #5
 80053d0:	d826      	bhi.n	8005420 <UART_SetConfig+0x4c0>
 80053d2:	a201      	add	r2, pc, #4	@ (adr r2, 80053d8 <UART_SetConfig+0x478>)
 80053d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d8:	080053f1 	.word	0x080053f1
 80053dc:	080053f9 	.word	0x080053f9
 80053e0:	08005401 	.word	0x08005401
 80053e4:	08005409 	.word	0x08005409
 80053e8:	08005411 	.word	0x08005411
 80053ec:	08005419 	.word	0x08005419
 80053f0:	2300      	movs	r3, #0
 80053f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053f6:	e086      	b.n	8005506 <UART_SetConfig+0x5a6>
 80053f8:	2304      	movs	r3, #4
 80053fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fe:	e082      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005400:	2308      	movs	r3, #8
 8005402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005406:	e07e      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005408:	2310      	movs	r3, #16
 800540a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540e:	e07a      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005410:	2320      	movs	r3, #32
 8005412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005416:	e076      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005418:	2340      	movs	r3, #64	@ 0x40
 800541a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800541e:	e072      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005420:	2380      	movs	r3, #128	@ 0x80
 8005422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005426:	e06e      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a75      	ldr	r2, [pc, #468]	@ (8005604 <UART_SetConfig+0x6a4>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d130      	bne.n	8005494 <UART_SetConfig+0x534>
 8005432:	4b72      	ldr	r3, [pc, #456]	@ (80055fc <UART_SetConfig+0x69c>)
 8005434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005436:	f003 0307 	and.w	r3, r3, #7
 800543a:	2b05      	cmp	r3, #5
 800543c:	d826      	bhi.n	800548c <UART_SetConfig+0x52c>
 800543e:	a201      	add	r2, pc, #4	@ (adr r2, 8005444 <UART_SetConfig+0x4e4>)
 8005440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005444:	0800545d 	.word	0x0800545d
 8005448:	08005465 	.word	0x08005465
 800544c:	0800546d 	.word	0x0800546d
 8005450:	08005475 	.word	0x08005475
 8005454:	0800547d 	.word	0x0800547d
 8005458:	08005485 	.word	0x08005485
 800545c:	2300      	movs	r3, #0
 800545e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005462:	e050      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005464:	2304      	movs	r3, #4
 8005466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546a:	e04c      	b.n	8005506 <UART_SetConfig+0x5a6>
 800546c:	2308      	movs	r3, #8
 800546e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005472:	e048      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005474:	2310      	movs	r3, #16
 8005476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547a:	e044      	b.n	8005506 <UART_SetConfig+0x5a6>
 800547c:	2320      	movs	r3, #32
 800547e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005482:	e040      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005484:	2340      	movs	r3, #64	@ 0x40
 8005486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800548a:	e03c      	b.n	8005506 <UART_SetConfig+0x5a6>
 800548c:	2380      	movs	r3, #128	@ 0x80
 800548e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005492:	e038      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a5b      	ldr	r2, [pc, #364]	@ (8005608 <UART_SetConfig+0x6a8>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d130      	bne.n	8005500 <UART_SetConfig+0x5a0>
 800549e:	4b57      	ldr	r3, [pc, #348]	@ (80055fc <UART_SetConfig+0x69c>)
 80054a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	2b05      	cmp	r3, #5
 80054a8:	d826      	bhi.n	80054f8 <UART_SetConfig+0x598>
 80054aa:	a201      	add	r2, pc, #4	@ (adr r2, 80054b0 <UART_SetConfig+0x550>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	080054c9 	.word	0x080054c9
 80054b4:	080054d1 	.word	0x080054d1
 80054b8:	080054d9 	.word	0x080054d9
 80054bc:	080054e1 	.word	0x080054e1
 80054c0:	080054e9 	.word	0x080054e9
 80054c4:	080054f1 	.word	0x080054f1
 80054c8:	2302      	movs	r3, #2
 80054ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ce:	e01a      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054d0:	2304      	movs	r3, #4
 80054d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d6:	e016      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054d8:	2308      	movs	r3, #8
 80054da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054de:	e012      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054e0:	2310      	movs	r3, #16
 80054e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e6:	e00e      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054e8:	2320      	movs	r3, #32
 80054ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ee:	e00a      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054f0:	2340      	movs	r3, #64	@ 0x40
 80054f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f6:	e006      	b.n	8005506 <UART_SetConfig+0x5a6>
 80054f8:	2380      	movs	r3, #128	@ 0x80
 80054fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fe:	e002      	b.n	8005506 <UART_SetConfig+0x5a6>
 8005500:	2380      	movs	r3, #128	@ 0x80
 8005502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a3f      	ldr	r2, [pc, #252]	@ (8005608 <UART_SetConfig+0x6a8>)
 800550c:	4293      	cmp	r3, r2
 800550e:	f040 80f8 	bne.w	8005702 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005512:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005516:	2b20      	cmp	r3, #32
 8005518:	dc46      	bgt.n	80055a8 <UART_SetConfig+0x648>
 800551a:	2b02      	cmp	r3, #2
 800551c:	f2c0 8082 	blt.w	8005624 <UART_SetConfig+0x6c4>
 8005520:	3b02      	subs	r3, #2
 8005522:	2b1e      	cmp	r3, #30
 8005524:	d87e      	bhi.n	8005624 <UART_SetConfig+0x6c4>
 8005526:	a201      	add	r2, pc, #4	@ (adr r2, 800552c <UART_SetConfig+0x5cc>)
 8005528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800552c:	080055af 	.word	0x080055af
 8005530:	08005625 	.word	0x08005625
 8005534:	080055b7 	.word	0x080055b7
 8005538:	08005625 	.word	0x08005625
 800553c:	08005625 	.word	0x08005625
 8005540:	08005625 	.word	0x08005625
 8005544:	080055c7 	.word	0x080055c7
 8005548:	08005625 	.word	0x08005625
 800554c:	08005625 	.word	0x08005625
 8005550:	08005625 	.word	0x08005625
 8005554:	08005625 	.word	0x08005625
 8005558:	08005625 	.word	0x08005625
 800555c:	08005625 	.word	0x08005625
 8005560:	08005625 	.word	0x08005625
 8005564:	080055d7 	.word	0x080055d7
 8005568:	08005625 	.word	0x08005625
 800556c:	08005625 	.word	0x08005625
 8005570:	08005625 	.word	0x08005625
 8005574:	08005625 	.word	0x08005625
 8005578:	08005625 	.word	0x08005625
 800557c:	08005625 	.word	0x08005625
 8005580:	08005625 	.word	0x08005625
 8005584:	08005625 	.word	0x08005625
 8005588:	08005625 	.word	0x08005625
 800558c:	08005625 	.word	0x08005625
 8005590:	08005625 	.word	0x08005625
 8005594:	08005625 	.word	0x08005625
 8005598:	08005625 	.word	0x08005625
 800559c:	08005625 	.word	0x08005625
 80055a0:	08005625 	.word	0x08005625
 80055a4:	08005617 	.word	0x08005617
 80055a8:	2b40      	cmp	r3, #64	@ 0x40
 80055aa:	d037      	beq.n	800561c <UART_SetConfig+0x6bc>
 80055ac:	e03a      	b.n	8005624 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80055ae:	f7ff f865 	bl	800467c <HAL_RCCEx_GetD3PCLK1Freq>
 80055b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80055b4:	e03c      	b.n	8005630 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7ff f874 	bl	80046a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80055c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055c4:	e034      	b.n	8005630 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055c6:	f107 0318 	add.w	r3, r7, #24
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff f9c0 	bl	8004950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055d4:	e02c      	b.n	8005630 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055d6:	4b09      	ldr	r3, [pc, #36]	@ (80055fc <UART_SetConfig+0x69c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d016      	beq.n	8005610 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80055e2:	4b06      	ldr	r3, [pc, #24]	@ (80055fc <UART_SetConfig+0x69c>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	08db      	lsrs	r3, r3, #3
 80055e8:	f003 0303 	and.w	r3, r3, #3
 80055ec:	4a07      	ldr	r2, [pc, #28]	@ (800560c <UART_SetConfig+0x6ac>)
 80055ee:	fa22 f303 	lsr.w	r3, r2, r3
 80055f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80055f4:	e01c      	b.n	8005630 <UART_SetConfig+0x6d0>
 80055f6:	bf00      	nop
 80055f8:	40011400 	.word	0x40011400
 80055fc:	58024400 	.word	0x58024400
 8005600:	40007800 	.word	0x40007800
 8005604:	40007c00 	.word	0x40007c00
 8005608:	58000c00 	.word	0x58000c00
 800560c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005610:	4b9d      	ldr	r3, [pc, #628]	@ (8005888 <UART_SetConfig+0x928>)
 8005612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005614:	e00c      	b.n	8005630 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005616:	4b9d      	ldr	r3, [pc, #628]	@ (800588c <UART_SetConfig+0x92c>)
 8005618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800561a:	e009      	b.n	8005630 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800561c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005622:	e005      	b.n	8005630 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800562e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 81de 	beq.w	80059f4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563c:	4a94      	ldr	r2, [pc, #592]	@ (8005890 <UART_SetConfig+0x930>)
 800563e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005642:	461a      	mov	r2, r3
 8005644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005646:	fbb3 f3f2 	udiv	r3, r3, r2
 800564a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	4613      	mov	r3, r2
 8005652:	005b      	lsls	r3, r3, #1
 8005654:	4413      	add	r3, r2
 8005656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005658:	429a      	cmp	r2, r3
 800565a:	d305      	bcc.n	8005668 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005664:	429a      	cmp	r2, r3
 8005666:	d903      	bls.n	8005670 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800566e:	e1c1      	b.n	80059f4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005672:	2200      	movs	r2, #0
 8005674:	60bb      	str	r3, [r7, #8]
 8005676:	60fa      	str	r2, [r7, #12]
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567c:	4a84      	ldr	r2, [pc, #528]	@ (8005890 <UART_SetConfig+0x930>)
 800567e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005682:	b29b      	uxth	r3, r3
 8005684:	2200      	movs	r2, #0
 8005686:	603b      	str	r3, [r7, #0]
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800568e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005692:	f7fa fe21 	bl	80002d8 <__aeabi_uldivmod>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4610      	mov	r0, r2
 800569c:	4619      	mov	r1, r3
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	f04f 0300 	mov.w	r3, #0
 80056a6:	020b      	lsls	r3, r1, #8
 80056a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80056ac:	0202      	lsls	r2, r0, #8
 80056ae:	6979      	ldr	r1, [r7, #20]
 80056b0:	6849      	ldr	r1, [r1, #4]
 80056b2:	0849      	lsrs	r1, r1, #1
 80056b4:	2000      	movs	r0, #0
 80056b6:	460c      	mov	r4, r1
 80056b8:	4605      	mov	r5, r0
 80056ba:	eb12 0804 	adds.w	r8, r2, r4
 80056be:	eb43 0905 	adc.w	r9, r3, r5
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	469a      	mov	sl, r3
 80056ca:	4693      	mov	fp, r2
 80056cc:	4652      	mov	r2, sl
 80056ce:	465b      	mov	r3, fp
 80056d0:	4640      	mov	r0, r8
 80056d2:	4649      	mov	r1, r9
 80056d4:	f7fa fe00 	bl	80002d8 <__aeabi_uldivmod>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	4613      	mov	r3, r2
 80056de:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80056e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056e6:	d308      	bcc.n	80056fa <UART_SetConfig+0x79a>
 80056e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056ee:	d204      	bcs.n	80056fa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056f6:	60da      	str	r2, [r3, #12]
 80056f8:	e17c      	b.n	80059f4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005700:	e178      	b.n	80059f4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800570a:	f040 80c5 	bne.w	8005898 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800570e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005712:	2b20      	cmp	r3, #32
 8005714:	dc48      	bgt.n	80057a8 <UART_SetConfig+0x848>
 8005716:	2b00      	cmp	r3, #0
 8005718:	db7b      	blt.n	8005812 <UART_SetConfig+0x8b2>
 800571a:	2b20      	cmp	r3, #32
 800571c:	d879      	bhi.n	8005812 <UART_SetConfig+0x8b2>
 800571e:	a201      	add	r2, pc, #4	@ (adr r2, 8005724 <UART_SetConfig+0x7c4>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	080057af 	.word	0x080057af
 8005728:	080057b7 	.word	0x080057b7
 800572c:	08005813 	.word	0x08005813
 8005730:	08005813 	.word	0x08005813
 8005734:	080057bf 	.word	0x080057bf
 8005738:	08005813 	.word	0x08005813
 800573c:	08005813 	.word	0x08005813
 8005740:	08005813 	.word	0x08005813
 8005744:	080057cf 	.word	0x080057cf
 8005748:	08005813 	.word	0x08005813
 800574c:	08005813 	.word	0x08005813
 8005750:	08005813 	.word	0x08005813
 8005754:	08005813 	.word	0x08005813
 8005758:	08005813 	.word	0x08005813
 800575c:	08005813 	.word	0x08005813
 8005760:	08005813 	.word	0x08005813
 8005764:	080057df 	.word	0x080057df
 8005768:	08005813 	.word	0x08005813
 800576c:	08005813 	.word	0x08005813
 8005770:	08005813 	.word	0x08005813
 8005774:	08005813 	.word	0x08005813
 8005778:	08005813 	.word	0x08005813
 800577c:	08005813 	.word	0x08005813
 8005780:	08005813 	.word	0x08005813
 8005784:	08005813 	.word	0x08005813
 8005788:	08005813 	.word	0x08005813
 800578c:	08005813 	.word	0x08005813
 8005790:	08005813 	.word	0x08005813
 8005794:	08005813 	.word	0x08005813
 8005798:	08005813 	.word	0x08005813
 800579c:	08005813 	.word	0x08005813
 80057a0:	08005813 	.word	0x08005813
 80057a4:	08005805 	.word	0x08005805
 80057a8:	2b40      	cmp	r3, #64	@ 0x40
 80057aa:	d02e      	beq.n	800580a <UART_SetConfig+0x8aa>
 80057ac:	e031      	b.n	8005812 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ae:	f7fd fd2f 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 80057b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80057b4:	e033      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b6:	f7fd fd41 	bl	800323c <HAL_RCC_GetPCLK2Freq>
 80057ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80057bc:	e02f      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fe ff70 	bl	80046a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80057c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057cc:	e027      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057ce:	f107 0318 	add.w	r3, r7, #24
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff f8bc 	bl	8004950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057dc:	e01f      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057de:	4b2d      	ldr	r3, [pc, #180]	@ (8005894 <UART_SetConfig+0x934>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d009      	beq.n	80057fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80057ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005894 <UART_SetConfig+0x934>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	08db      	lsrs	r3, r3, #3
 80057f0:	f003 0303 	and.w	r3, r3, #3
 80057f4:	4a24      	ldr	r2, [pc, #144]	@ (8005888 <UART_SetConfig+0x928>)
 80057f6:	fa22 f303 	lsr.w	r3, r2, r3
 80057fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80057fc:	e00f      	b.n	800581e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80057fe:	4b22      	ldr	r3, [pc, #136]	@ (8005888 <UART_SetConfig+0x928>)
 8005800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005802:	e00c      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005804:	4b21      	ldr	r3, [pc, #132]	@ (800588c <UART_SetConfig+0x92c>)
 8005806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005808:	e009      	b.n	800581e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800580a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800580e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005810:	e005      	b.n	800581e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800581c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800581e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 80e7 	beq.w	80059f4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582a:	4a19      	ldr	r2, [pc, #100]	@ (8005890 <UART_SetConfig+0x930>)
 800582c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005830:	461a      	mov	r2, r3
 8005832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005834:	fbb3 f3f2 	udiv	r3, r3, r2
 8005838:	005a      	lsls	r2, r3, #1
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	085b      	lsrs	r3, r3, #1
 8005840:	441a      	add	r2, r3
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	fbb2 f3f3 	udiv	r3, r2, r3
 800584a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800584c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584e:	2b0f      	cmp	r3, #15
 8005850:	d916      	bls.n	8005880 <UART_SetConfig+0x920>
 8005852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005858:	d212      	bcs.n	8005880 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800585a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800585c:	b29b      	uxth	r3, r3
 800585e:	f023 030f 	bic.w	r3, r3, #15
 8005862:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005866:	085b      	lsrs	r3, r3, #1
 8005868:	b29b      	uxth	r3, r3
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	b29a      	uxth	r2, r3
 8005870:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005872:	4313      	orrs	r3, r2
 8005874:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800587c:	60da      	str	r2, [r3, #12]
 800587e:	e0b9      	b.n	80059f4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005886:	e0b5      	b.n	80059f4 <UART_SetConfig+0xa94>
 8005888:	03d09000 	.word	0x03d09000
 800588c:	003d0900 	.word	0x003d0900
 8005890:	08006708 	.word	0x08006708
 8005894:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005898:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800589c:	2b20      	cmp	r3, #32
 800589e:	dc49      	bgt.n	8005934 <UART_SetConfig+0x9d4>
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	db7c      	blt.n	800599e <UART_SetConfig+0xa3e>
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d87a      	bhi.n	800599e <UART_SetConfig+0xa3e>
 80058a8:	a201      	add	r2, pc, #4	@ (adr r2, 80058b0 <UART_SetConfig+0x950>)
 80058aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ae:	bf00      	nop
 80058b0:	0800593b 	.word	0x0800593b
 80058b4:	08005943 	.word	0x08005943
 80058b8:	0800599f 	.word	0x0800599f
 80058bc:	0800599f 	.word	0x0800599f
 80058c0:	0800594b 	.word	0x0800594b
 80058c4:	0800599f 	.word	0x0800599f
 80058c8:	0800599f 	.word	0x0800599f
 80058cc:	0800599f 	.word	0x0800599f
 80058d0:	0800595b 	.word	0x0800595b
 80058d4:	0800599f 	.word	0x0800599f
 80058d8:	0800599f 	.word	0x0800599f
 80058dc:	0800599f 	.word	0x0800599f
 80058e0:	0800599f 	.word	0x0800599f
 80058e4:	0800599f 	.word	0x0800599f
 80058e8:	0800599f 	.word	0x0800599f
 80058ec:	0800599f 	.word	0x0800599f
 80058f0:	0800596b 	.word	0x0800596b
 80058f4:	0800599f 	.word	0x0800599f
 80058f8:	0800599f 	.word	0x0800599f
 80058fc:	0800599f 	.word	0x0800599f
 8005900:	0800599f 	.word	0x0800599f
 8005904:	0800599f 	.word	0x0800599f
 8005908:	0800599f 	.word	0x0800599f
 800590c:	0800599f 	.word	0x0800599f
 8005910:	0800599f 	.word	0x0800599f
 8005914:	0800599f 	.word	0x0800599f
 8005918:	0800599f 	.word	0x0800599f
 800591c:	0800599f 	.word	0x0800599f
 8005920:	0800599f 	.word	0x0800599f
 8005924:	0800599f 	.word	0x0800599f
 8005928:	0800599f 	.word	0x0800599f
 800592c:	0800599f 	.word	0x0800599f
 8005930:	08005991 	.word	0x08005991
 8005934:	2b40      	cmp	r3, #64	@ 0x40
 8005936:	d02e      	beq.n	8005996 <UART_SetConfig+0xa36>
 8005938:	e031      	b.n	800599e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800593a:	f7fd fc69 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 800593e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005940:	e033      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005942:	f7fd fc7b 	bl	800323c <HAL_RCC_GetPCLK2Freq>
 8005946:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005948:	e02f      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800594a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800594e:	4618      	mov	r0, r3
 8005950:	f7fe feaa 	bl	80046a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005958:	e027      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800595a:	f107 0318 	add.w	r3, r7, #24
 800595e:	4618      	mov	r0, r3
 8005960:	f7fe fff6 	bl	8004950 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005968:	e01f      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800596a:	4b2d      	ldr	r3, [pc, #180]	@ (8005a20 <UART_SetConfig+0xac0>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d009      	beq.n	800598a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005976:	4b2a      	ldr	r3, [pc, #168]	@ (8005a20 <UART_SetConfig+0xac0>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	08db      	lsrs	r3, r3, #3
 800597c:	f003 0303 	and.w	r3, r3, #3
 8005980:	4a28      	ldr	r2, [pc, #160]	@ (8005a24 <UART_SetConfig+0xac4>)
 8005982:	fa22 f303 	lsr.w	r3, r2, r3
 8005986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005988:	e00f      	b.n	80059aa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800598a:	4b26      	ldr	r3, [pc, #152]	@ (8005a24 <UART_SetConfig+0xac4>)
 800598c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800598e:	e00c      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005990:	4b25      	ldr	r3, [pc, #148]	@ (8005a28 <UART_SetConfig+0xac8>)
 8005992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005994:	e009      	b.n	80059aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005996:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800599a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800599c:	e005      	b.n	80059aa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80059a8:	bf00      	nop
    }

    if (pclk != 0U)
 80059aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d021      	beq.n	80059f4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a2c <UART_SetConfig+0xacc>)
 80059b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059ba:	461a      	mov	r2, r3
 80059bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059be:	fbb3 f2f2 	udiv	r2, r3, r2
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	085b      	lsrs	r3, r3, #1
 80059c8:	441a      	add	r2, r3
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d6:	2b0f      	cmp	r3, #15
 80059d8:	d909      	bls.n	80059ee <UART_SetConfig+0xa8e>
 80059da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e0:	d205      	bcs.n	80059ee <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60da      	str	r2, [r3, #12]
 80059ec:	e002      	b.n	80059f4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2200      	movs	r2, #0
 8005a08:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a10:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3748      	adds	r7, #72	@ 0x48
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a1e:	bf00      	nop
 8005a20:	58024400 	.word	0x58024400
 8005a24:	03d09000 	.word	0x03d09000
 8005a28:	003d0900 	.word	0x003d0900
 8005a2c:	08006708 	.word	0x08006708

08005a30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00a      	beq.n	8005a9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa2:	f003 0304 	and.w	r3, r3, #4
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	430a      	orrs	r2, r1
 8005abe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac4:	f003 0310 	and.w	r3, r3, #16
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00a      	beq.n	8005ae2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae6:	f003 0320 	and.w	r3, r3, #32
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d01a      	beq.n	8005b46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b2e:	d10a      	bne.n	8005b46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00a      	beq.n	8005b68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	605a      	str	r2, [r3, #4]
  }
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b098      	sub	sp, #96	@ 0x60
 8005b78:	af02      	add	r7, sp, #8
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b84:	f7fb fade 	bl	8001144 <HAL_GetTick>
 8005b88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0308 	and.w	r3, r3, #8
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d12f      	bne.n	8005bf8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f88e 	bl	8005cc8 <UART_WaitOnFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d022      	beq.n	8005bf8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	e853 3f00 	ldrex	r3, [r3]
 8005bbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bd2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bd8:	e841 2300 	strex	r3, r2, [r1]
 8005bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1e6      	bne.n	8005bb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e063      	b.n	8005cc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d149      	bne.n	8005c9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f857 	bl	8005cc8 <UART_WaitOnFlagUntilTimeout>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d03c      	beq.n	8005c9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	623b      	str	r3, [r7, #32]
   return(result);
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e6      	bne.n	8005c20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3308      	adds	r3, #8
 8005c58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	e853 3f00 	ldrex	r3, [r3]
 8005c60:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f023 0301 	bic.w	r3, r3, #1
 8005c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3308      	adds	r3, #8
 8005c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c72:	61fa      	str	r2, [r7, #28]
 8005c74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c76:	69b9      	ldr	r1, [r7, #24]
 8005c78:	69fa      	ldr	r2, [r7, #28]
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	617b      	str	r3, [r7, #20]
   return(result);
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1e5      	bne.n	8005c52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e012      	b.n	8005cc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3758      	adds	r7, #88	@ 0x58
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd8:	e04f      	b.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce0:	d04b      	beq.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce2:	f7fb fa2f 	bl	8001144 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d302      	bcc.n	8005cf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e04e      	b.n	8005d9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d037      	beq.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b80      	cmp	r3, #128	@ 0x80
 8005d0e:	d034      	beq.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b40      	cmp	r3, #64	@ 0x40
 8005d14:	d031      	beq.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	f003 0308 	and.w	r3, r3, #8
 8005d20:	2b08      	cmp	r3, #8
 8005d22:	d110      	bne.n	8005d46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2208      	movs	r2, #8
 8005d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 f839 	bl	8005da4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2208      	movs	r2, #8
 8005d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e029      	b.n	8005d9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d54:	d111      	bne.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f81f 	bl	8005da4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e00f      	b.n	8005d9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	69da      	ldr	r2, [r3, #28]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	4013      	ands	r3, r2
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	bf0c      	ite	eq
 8005d8a:	2301      	moveq	r3, #1
 8005d8c:	2300      	movne	r3, #0
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	461a      	mov	r2, r3
 8005d92:	79fb      	ldrb	r3, [r7, #7]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d0a0      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
	...

08005da4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b095      	sub	sp, #84	@ 0x54
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db4:	e853 3f00 	ldrex	r3, [r3]
 8005db8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dca:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dcc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dd0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dd2:	e841 2300 	strex	r3, r2, [r1]
 8005dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1e6      	bne.n	8005dac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3308      	adds	r3, #8
 8005de4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	e853 3f00 	ldrex	r3, [r3]
 8005dec:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	4b1e      	ldr	r3, [pc, #120]	@ (8005e6c <UART_EndRxTransfer+0xc8>)
 8005df2:	4013      	ands	r3, r2
 8005df4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1e5      	bne.n	8005dde <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d118      	bne.n	8005e4c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	e853 3f00 	ldrex	r3, [r3]
 8005e26:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f023 0310 	bic.w	r3, r3, #16
 8005e2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e38:	61bb      	str	r3, [r7, #24]
 8005e3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3c:	6979      	ldr	r1, [r7, #20]
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	e841 2300 	strex	r3, r2, [r1]
 8005e44:	613b      	str	r3, [r7, #16]
   return(result);
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1e6      	bne.n	8005e1a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e60:	bf00      	nop
 8005e62:	3754      	adds	r7, #84	@ 0x54
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	effffffe 	.word	0xeffffffe

08005e70 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d101      	bne.n	8005e86 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e82:	2302      	movs	r3, #2
 8005e84:	e027      	b.n	8005ed6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2224      	movs	r2, #36	@ 0x24
 8005e92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 0201 	bic.w	r2, r2, #1
 8005eac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005eb4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3714      	adds	r7, #20
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b084      	sub	sp, #16
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
 8005eea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d101      	bne.n	8005efa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e02d      	b.n	8005f56 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2224      	movs	r2, #36	@ 0x24
 8005f06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 0201 	bic.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f850 	bl	8005fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e02d      	b.n	8005fd2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2224      	movs	r2, #36	@ 0x24
 8005f82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f812 	bl	8005fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d108      	bne.n	8005ffe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ffc:	e031      	b.n	8006062 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ffe:	2310      	movs	r3, #16
 8006000:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006002:	2310      	movs	r3, #16
 8006004:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	0e5b      	lsrs	r3, r3, #25
 800600e:	b2db      	uxtb	r3, r3
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	0f5b      	lsrs	r3, r3, #29
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006026:	7bbb      	ldrb	r3, [r7, #14]
 8006028:	7b3a      	ldrb	r2, [r7, #12]
 800602a:	4911      	ldr	r1, [pc, #68]	@ (8006070 <UARTEx_SetNbDataToProcess+0x94>)
 800602c:	5c8a      	ldrb	r2, [r1, r2]
 800602e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006032:	7b3a      	ldrb	r2, [r7, #12]
 8006034:	490f      	ldr	r1, [pc, #60]	@ (8006074 <UARTEx_SetNbDataToProcess+0x98>)
 8006036:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006038:	fb93 f3f2 	sdiv	r3, r3, r2
 800603c:	b29a      	uxth	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	7b7a      	ldrb	r2, [r7, #13]
 8006048:	4909      	ldr	r1, [pc, #36]	@ (8006070 <UARTEx_SetNbDataToProcess+0x94>)
 800604a:	5c8a      	ldrb	r2, [r1, r2]
 800604c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006050:	7b7a      	ldrb	r2, [r7, #13]
 8006052:	4908      	ldr	r1, [pc, #32]	@ (8006074 <UARTEx_SetNbDataToProcess+0x98>)
 8006054:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006056:	fb93 f3f2 	sdiv	r3, r3, r2
 800605a:	b29a      	uxth	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006062:	bf00      	nop
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	08006720 	.word	0x08006720
 8006074:	08006728 	.word	0x08006728

08006078 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006078:	b084      	sub	sp, #16
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	f107 001c 	add.w	r0, r7, #28
 8006086:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800608a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800608e:	2b01      	cmp	r3, #1
 8006090:	d121      	bne.n	80060d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006096:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68da      	ldr	r2, [r3, #12]
 80060a2:	4b2c      	ldr	r3, [pc, #176]	@ (8006154 <USB_CoreInit+0xdc>)
 80060a4:	4013      	ands	r3, r2
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d105      	bne.n	80060ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 faaa 	bl	8006624 <USB_CoreReset>
 80060d0:	4603      	mov	r3, r0
 80060d2:	73fb      	strb	r3, [r7, #15]
 80060d4:	e01b      	b.n	800610e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fa9e 	bl	8006624 <USB_CoreReset>
 80060e8:	4603      	mov	r3, r0
 80060ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80060ec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d106      	bne.n	8006102 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8006100:	e005      	b.n	800610e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006106:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800610e:	7fbb      	ldrb	r3, [r7, #30]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d116      	bne.n	8006142 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006118:	b29a      	uxth	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006122:	4b0d      	ldr	r3, [pc, #52]	@ (8006158 <USB_CoreInit+0xe0>)
 8006124:	4313      	orrs	r3, r2
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f043 0206 	orr.w	r2, r3, #6
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f043 0220 	orr.w	r2, r3, #32
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006142:	7bfb      	ldrb	r3, [r7, #15]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800614e:	b004      	add	sp, #16
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	ffbdffbf 	.word	0xffbdffbf
 8006158:	03ee0000 	.word	0x03ee0000

0800615c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f023 0201 	bic.w	r2, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	460b      	mov	r3, r1
 8006188:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800619a:	78fb      	ldrb	r3, [r7, #3]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d115      	bne.n	80061cc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061ac:	200a      	movs	r0, #10
 80061ae:	f7fa ffd5 	bl	800115c <HAL_Delay>
      ms += 10U;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	330a      	adds	r3, #10
 80061b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fa25 	bl	8006608 <USB_GetMode>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d01e      	beq.n	8006202 <USB_SetCurrentMode+0x84>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2bc7      	cmp	r3, #199	@ 0xc7
 80061c8:	d9f0      	bls.n	80061ac <USB_SetCurrentMode+0x2e>
 80061ca:	e01a      	b.n	8006202 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d115      	bne.n	80061fe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061de:	200a      	movs	r0, #10
 80061e0:	f7fa ffbc 	bl	800115c <HAL_Delay>
      ms += 10U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	330a      	adds	r3, #10
 80061e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 fa0c 	bl	8006608 <USB_GetMode>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d005      	beq.n	8006202 <USB_SetCurrentMode+0x84>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80061fa:	d9f0      	bls.n	80061de <USB_SetCurrentMode+0x60>
 80061fc:	e001      	b.n	8006202 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e005      	b.n	800620e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2bc8      	cmp	r3, #200	@ 0xc8
 8006206:	d101      	bne.n	800620c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006218:	b084      	sub	sp, #16
 800621a:	b580      	push	{r7, lr}
 800621c:	b086      	sub	sp, #24
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800622a:	2300      	movs	r3, #0
 800622c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]
 8006236:	e009      	b.n	800624c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	3340      	adds	r3, #64	@ 0x40
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4413      	add	r3, r2
 8006242:	2200      	movs	r2, #0
 8006244:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	3301      	adds	r3, #1
 800624a:	613b      	str	r3, [r7, #16]
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	2b0e      	cmp	r3, #14
 8006250:	d9f2      	bls.n	8006238 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006252:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006256:	2b00      	cmp	r3, #0
 8006258:	d11c      	bne.n	8006294 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006268:	f043 0302 	orr.w	r3, r3, #2
 800626c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006272:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	e005      	b.n	80062a0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006298:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80062a6:	461a      	mov	r2, r3
 80062a8:	2300      	movs	r3, #0
 80062aa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062ac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d10d      	bne.n	80062d0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d104      	bne.n	80062c6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062bc:	2100      	movs	r1, #0
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f968 	bl	8006594 <USB_SetDevSpeed>
 80062c4:	e008      	b.n	80062d8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062c6:	2101      	movs	r1, #1
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f963 	bl	8006594 <USB_SetDevSpeed>
 80062ce:	e003      	b.n	80062d8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062d0:	2103      	movs	r1, #3
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 f95e 	bl	8006594 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062d8:	2110      	movs	r1, #16
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f8fa 	bl	80064d4 <USB_FlushTxFifo>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f924 	bl	8006538 <USB_FlushRxFifo>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006300:	461a      	mov	r2, r3
 8006302:	2300      	movs	r3, #0
 8006304:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630c:	461a      	mov	r2, r3
 800630e:	2300      	movs	r3, #0
 8006310:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006318:	461a      	mov	r2, r3
 800631a:	2300      	movs	r3, #0
 800631c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800631e:	2300      	movs	r3, #0
 8006320:	613b      	str	r3, [r7, #16]
 8006322:	e043      	b.n	80063ac <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	015a      	lsls	r2, r3, #5
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	4413      	add	r3, r2
 800632c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006336:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800633a:	d118      	bne.n	800636e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800634e:	461a      	mov	r2, r3
 8006350:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006354:	6013      	str	r3, [r2, #0]
 8006356:	e013      	b.n	8006380 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	4413      	add	r3, r2
 8006360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006364:	461a      	mov	r2, r3
 8006366:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800636a:	6013      	str	r3, [r2, #0]
 800636c:	e008      	b.n	8006380 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800637a:	461a      	mov	r2, r3
 800637c:	2300      	movs	r3, #0
 800637e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800638c:	461a      	mov	r2, r3
 800638e:	2300      	movs	r3, #0
 8006390:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	4413      	add	r3, r2
 800639a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800639e:	461a      	mov	r2, r3
 80063a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	3301      	adds	r3, #1
 80063aa:	613b      	str	r3, [r7, #16]
 80063ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063b0:	461a      	mov	r2, r3
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d3b5      	bcc.n	8006324 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063b8:	2300      	movs	r3, #0
 80063ba:	613b      	str	r3, [r7, #16]
 80063bc:	e043      	b.n	8006446 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063d4:	d118      	bne.n	8006408 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10a      	bne.n	80063f2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	015a      	lsls	r2, r3, #5
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e8:	461a      	mov	r2, r3
 80063ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80063ee:	6013      	str	r3, [r2, #0]
 80063f0:	e013      	b.n	800641a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fe:	461a      	mov	r2, r3
 8006400:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006404:	6013      	str	r3, [r2, #0]
 8006406:	e008      	b.n	800641a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006414:	461a      	mov	r2, r3
 8006416:	2300      	movs	r3, #0
 8006418:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	4413      	add	r3, r2
 8006422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006426:	461a      	mov	r2, r3
 8006428:	2300      	movs	r3, #0
 800642a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006438:	461a      	mov	r2, r3
 800643a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800643e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	3301      	adds	r3, #1
 8006444:	613b      	str	r3, [r7, #16]
 8006446:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800644a:	461a      	mov	r2, r3
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	4293      	cmp	r3, r2
 8006450:	d3b5      	bcc.n	80063be <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006464:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006472:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006474:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006478:	2b00      	cmp	r3, #0
 800647a:	d105      	bne.n	8006488 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	f043 0210 	orr.w	r2, r3, #16
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	699a      	ldr	r2, [r3, #24]
 800648c:	4b0f      	ldr	r3, [pc, #60]	@ (80064cc <USB_DevInit+0x2b4>)
 800648e:	4313      	orrs	r3, r2
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006494:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006498:	2b00      	cmp	r3, #0
 800649a:	d005      	beq.n	80064a8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	f043 0208 	orr.w	r2, r3, #8
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d105      	bne.n	80064bc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699a      	ldr	r2, [r3, #24]
 80064b4:	4b06      	ldr	r3, [pc, #24]	@ (80064d0 <USB_DevInit+0x2b8>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064c8:	b004      	add	sp, #16
 80064ca:	4770      	bx	lr
 80064cc:	803c3800 	.word	0x803c3800
 80064d0:	40000004 	.word	0x40000004

080064d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3301      	adds	r3, #1
 80064e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064ee:	d901      	bls.n	80064f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e01b      	b.n	800652c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	daf2      	bge.n	80064e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064fc:	2300      	movs	r3, #0
 80064fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	019b      	lsls	r3, r3, #6
 8006504:	f043 0220 	orr.w	r2, r3, #32
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3301      	adds	r3, #1
 8006510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006518:	d901      	bls.n	800651e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e006      	b.n	800652c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0320 	and.w	r3, r3, #32
 8006526:	2b20      	cmp	r3, #32
 8006528:	d0f0      	beq.n	800650c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3714      	adds	r7, #20
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006540:	2300      	movs	r3, #0
 8006542:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3301      	adds	r3, #1
 8006548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006550:	d901      	bls.n	8006556 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e018      	b.n	8006588 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	2b00      	cmp	r3, #0
 800655c:	daf2      	bge.n	8006544 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2210      	movs	r2, #16
 8006566:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	3301      	adds	r3, #1
 800656c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006574:	d901      	bls.n	800657a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e006      	b.n	8006588 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	f003 0310 	and.w	r3, r3, #16
 8006582:	2b10      	cmp	r3, #16
 8006584:	d0f0      	beq.n	8006568 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	460b      	mov	r3, r1
 800659e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	78fb      	ldrb	r3, [r7, #3]
 80065ae:	68f9      	ldr	r1, [r7, #12]
 80065b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065b4:	4313      	orrs	r3, r2
 80065b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b085      	sub	sp, #20
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80065e0:	f023 0303 	bic.w	r3, r3, #3
 80065e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065f4:	f043 0302 	orr.w	r3, r3, #2
 80065f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	f003 0301 	and.w	r3, r3, #1
}
 8006618:	4618      	mov	r0, r3
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	3301      	adds	r3, #1
 8006634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800663c:	d901      	bls.n	8006642 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e01b      	b.n	800667a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	2b00      	cmp	r3, #0
 8006648:	daf2      	bge.n	8006630 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f043 0201 	orr.w	r2, r3, #1
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	3301      	adds	r3, #1
 800665e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006666:	d901      	bls.n	800666c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e006      	b.n	800667a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	f003 0301 	and.w	r3, r3, #1
 8006674:	2b01      	cmp	r3, #1
 8006676:	d0f0      	beq.n	800665a <USB_CoreReset+0x36>

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <memset>:
 8006686:	4402      	add	r2, r0
 8006688:	4603      	mov	r3, r0
 800668a:	4293      	cmp	r3, r2
 800668c:	d100      	bne.n	8006690 <memset+0xa>
 800668e:	4770      	bx	lr
 8006690:	f803 1b01 	strb.w	r1, [r3], #1
 8006694:	e7f9      	b.n	800668a <memset+0x4>
	...

08006698 <__libc_init_array>:
 8006698:	b570      	push	{r4, r5, r6, lr}
 800669a:	4d0d      	ldr	r5, [pc, #52]	@ (80066d0 <__libc_init_array+0x38>)
 800669c:	4c0d      	ldr	r4, [pc, #52]	@ (80066d4 <__libc_init_array+0x3c>)
 800669e:	1b64      	subs	r4, r4, r5
 80066a0:	10a4      	asrs	r4, r4, #2
 80066a2:	2600      	movs	r6, #0
 80066a4:	42a6      	cmp	r6, r4
 80066a6:	d109      	bne.n	80066bc <__libc_init_array+0x24>
 80066a8:	4d0b      	ldr	r5, [pc, #44]	@ (80066d8 <__libc_init_array+0x40>)
 80066aa:	4c0c      	ldr	r4, [pc, #48]	@ (80066dc <__libc_init_array+0x44>)
 80066ac:	f000 f818 	bl	80066e0 <_init>
 80066b0:	1b64      	subs	r4, r4, r5
 80066b2:	10a4      	asrs	r4, r4, #2
 80066b4:	2600      	movs	r6, #0
 80066b6:	42a6      	cmp	r6, r4
 80066b8:	d105      	bne.n	80066c6 <__libc_init_array+0x2e>
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c0:	4798      	blx	r3
 80066c2:	3601      	adds	r6, #1
 80066c4:	e7ee      	b.n	80066a4 <__libc_init_array+0xc>
 80066c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ca:	4798      	blx	r3
 80066cc:	3601      	adds	r6, #1
 80066ce:	e7f2      	b.n	80066b6 <__libc_init_array+0x1e>
 80066d0:	08006738 	.word	0x08006738
 80066d4:	08006738 	.word	0x08006738
 80066d8:	08006738 	.word	0x08006738
 80066dc:	0800673c 	.word	0x0800673c

080066e0 <_init>:
 80066e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e2:	bf00      	nop
 80066e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066e6:	bc08      	pop	{r3}
 80066e8:	469e      	mov	lr, r3
 80066ea:	4770      	bx	lr

080066ec <_fini>:
 80066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ee:	bf00      	nop
 80066f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f2:	bc08      	pop	{r3}
 80066f4:	469e      	mov	lr, r3
 80066f6:	4770      	bx	lr
