# Single-cycle-CPU
Use verilog to design a single-cycle CPU, which you can realize it on Vivado.

You can use add the file icf.xdc in your Vivado project, but maybe it is only suitable for NEXYS A7 hardware.
