v 20150101 2
L 300 600 700 600 3 0 0 0 -1 -1
L 300 0 700 0 3 0 0 0 -1 -1
L 300 0 300 600 3 0 0 0 -1 -1
A 700 300 300 270 180 3 0 0 0 -1 -1
P 1000 300 1300 300 1 0 1
{
T 1050 150 5 8 0 1 0 0 1
pinnumber=1
T 1050 150 5 8 0 1 0 0 1
pinseq=1
T 1050 350 5 8 0 1 0 0 1
pinlabel=OUT
T 1150 150 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 350 50 5 8 0 1 0 0 1
pinnumber=2
T 350 50 5 8 0 1 0 0 1
pinseq=2
T 50 150 5 8 0 1 0 0 1
pinlabel=IN0
T 450 50 5 8 0 1 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 350 250 5 8 0 1 0 0 1
pinnumber=3
T 350 250 5 8 0 1 0 0 1
pinseq=3
T 50 350 5 8 0 1 0 0 1
pinlabel=IN1
T 450 250 5 8 0 1 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 350 450 5 8 0 1 0 0 1
pinnumber=4
T 350 450 5 8 0 1 0 0 1
pinseq=4
T 50 550 5 8 0 1 0 0 1
pinlabel=IN2
T 450 450 5 8 0 1 0 0 1
pintype=in
}
T 800 250 8 10 1 1 0 6 1
refdes=U?
T 300 650 5 8 0 0 0 0 1
device=AND
T 300 800 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 300 1100 9 10 0 0 0 0 1
numslots=0
T 300 950 9 10 0 0 0 0 1
footprint=unknown
