
ROAR_Official.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000708c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  08007148  08007148  00008148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007710  08007710  00009870  2**0
                  CONTENTS
  4 .ARM          00000000  08007710  08007710  00009870  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007710  08007710  00009870  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007714  08007714  00008714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000870  20000000  08007718  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  20000870  08007f88  00009870  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fac  08007f88  00009fac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009870  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000deae  00000000  00000000  00009898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000248a  00000000  00000000  00017746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f50  00000000  00000000  00019bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bca  00000000  00000000  0001ab20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001822e  00000000  00000000  0001b6ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011002  00000000  00000000  00033918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099684  00000000  00000000  0004491a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ddf9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000410c  00000000  00000000  000ddfe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000e20f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000870 	.word	0x20000870
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08007130 	.word	0x08007130

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000874 	.word	0x20000874
 8000100:	08007130 	.word	0x08007130

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_lmul>:
 8000404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000406:	46ce      	mov	lr, r9
 8000408:	4699      	mov	r9, r3
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	469c      	mov	ip, r3
 800040e:	0413      	lsls	r3, r2, #16
 8000410:	4647      	mov	r7, r8
 8000412:	0c1b      	lsrs	r3, r3, #16
 8000414:	001d      	movs	r5, r3
 8000416:	000e      	movs	r6, r1
 8000418:	4661      	mov	r1, ip
 800041a:	0404      	lsls	r4, r0, #16
 800041c:	0c24      	lsrs	r4, r4, #16
 800041e:	b580      	push	{r7, lr}
 8000420:	0007      	movs	r7, r0
 8000422:	0c10      	lsrs	r0, r2, #16
 8000424:	434b      	muls	r3, r1
 8000426:	4365      	muls	r5, r4
 8000428:	4341      	muls	r1, r0
 800042a:	4360      	muls	r0, r4
 800042c:	0c2c      	lsrs	r4, r5, #16
 800042e:	18c0      	adds	r0, r0, r3
 8000430:	1824      	adds	r4, r4, r0
 8000432:	468c      	mov	ip, r1
 8000434:	42a3      	cmp	r3, r4
 8000436:	d903      	bls.n	8000440 <__aeabi_lmul+0x3c>
 8000438:	2380      	movs	r3, #128	@ 0x80
 800043a:	025b      	lsls	r3, r3, #9
 800043c:	4698      	mov	r8, r3
 800043e:	44c4      	add	ip, r8
 8000440:	4649      	mov	r1, r9
 8000442:	4379      	muls	r1, r7
 8000444:	4356      	muls	r6, r2
 8000446:	0c23      	lsrs	r3, r4, #16
 8000448:	042d      	lsls	r5, r5, #16
 800044a:	0c2d      	lsrs	r5, r5, #16
 800044c:	1989      	adds	r1, r1, r6
 800044e:	4463      	add	r3, ip
 8000450:	0424      	lsls	r4, r4, #16
 8000452:	1960      	adds	r0, r4, r5
 8000454:	18c9      	adds	r1, r1, r3
 8000456:	bcc0      	pop	{r6, r7}
 8000458:	46b9      	mov	r9, r7
 800045a:	46b0      	mov	r8, r6
 800045c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800045e:	46c0      	nop			@ (mov r8, r8)

08000460 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000464:	f3bf 8f4f 	dsb	sy
}
 8000468:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800046a:	4b04      	ldr	r3, [pc, #16]	@ (800047c <__NVIC_SystemReset+0x1c>)
 800046c:	4a04      	ldr	r2, [pc, #16]	@ (8000480 <__NVIC_SystemReset+0x20>)
 800046e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000470:	f3bf 8f4f 	dsb	sy
}
 8000474:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000476:	46c0      	nop			@ (mov r8, r8)
 8000478:	e7fd      	b.n	8000476 <__NVIC_SystemReset+0x16>
 800047a:	46c0      	nop			@ (mov r8, r8)
 800047c:	e000ed00 	.word	0xe000ed00
 8000480:	05fa0004 	.word	0x05fa0004

08000484 <triangle_smash_func>:
//1 -- clip
//0 -- shuffle

//
void triangle_smash_func(uint32_t dest[], uint32_t src[], uint32_t triangle[],
		int length, int entropy) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b088      	sub	sp, #32
 8000488:	af00      	add	r7, sp, #0
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
 8000490:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < length; i++) {
 8000492:	2300      	movs	r3, #0
 8000494:	61fb      	str	r3, [r7, #28]
 8000496:	e00c      	b.n	80004b2 <triangle_smash_func+0x2e>
		dest[i] = src[i];
 8000498:	69fb      	ldr	r3, [r7, #28]
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	68ba      	ldr	r2, [r7, #8]
 800049e:	18d2      	adds	r2, r2, r3
 80004a0:	69fb      	ldr	r3, [r7, #28]
 80004a2:	009b      	lsls	r3, r3, #2
 80004a4:	68f9      	ldr	r1, [r7, #12]
 80004a6:	18cb      	adds	r3, r1, r3
 80004a8:	6812      	ldr	r2, [r2, #0]
 80004aa:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 80004ac:	69fb      	ldr	r3, [r7, #28]
 80004ae:	3301      	adds	r3, #1
 80004b0:	61fb      	str	r3, [r7, #28]
 80004b2:	69fa      	ldr	r2, [r7, #28]
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	429a      	cmp	r2, r3
 80004b8:	dbee      	blt.n	8000498 <triangle_smash_func+0x14>
	}

	if (entropy < 4)
 80004ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004bc:	2b03      	cmp	r3, #3
 80004be:	dc01      	bgt.n	80004c4 <triangle_smash_func+0x40>
		entropy = 4;
 80004c0:	2304      	movs	r3, #4
 80004c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (int i = rand() % length; i < entropy; i++) {
 80004c4:	f005 fe12 	bl	80060ec <rand>
 80004c8:	0003      	movs	r3, r0
 80004ca:	6839      	ldr	r1, [r7, #0]
 80004cc:	0018      	movs	r0, r3
 80004ce:	f7ff ff93 	bl	80003f8 <__aeabi_idivmod>
 80004d2:	000b      	movs	r3, r1
 80004d4:	61bb      	str	r3, [r7, #24]
 80004d6:	e01b      	b.n	8000510 <triangle_smash_func+0x8c>
		uint32_t idx = i % length;
 80004d8:	69bb      	ldr	r3, [r7, #24]
 80004da:	6839      	ldr	r1, [r7, #0]
 80004dc:	0018      	movs	r0, r3
 80004de:	f7ff ff8b 	bl	80003f8 <__aeabi_idivmod>
 80004e2:	000b      	movs	r3, r1
 80004e4:	617b      	str	r3, [r7, #20]
		dest[idx] = triangle[(idx + entropy) % length];
 80004e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	18d3      	adds	r3, r2, r3
 80004ec:	683a      	ldr	r2, [r7, #0]
 80004ee:	0011      	movs	r1, r2
 80004f0:	0018      	movs	r0, r3
 80004f2:	f7ff fe97 	bl	8000224 <__aeabi_uidivmod>
 80004f6:	000b      	movs	r3, r1
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	18d2      	adds	r2, r2, r3
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	68f9      	ldr	r1, [r7, #12]
 8000504:	18cb      	adds	r3, r1, r3
 8000506:	6812      	ldr	r2, [r2, #0]
 8000508:	601a      	str	r2, [r3, #0]
	for (int i = rand() % length; i < entropy; i++) {
 800050a:	69bb      	ldr	r3, [r7, #24]
 800050c:	3301      	adds	r3, #1
 800050e:	61bb      	str	r3, [r7, #24]
 8000510:	69ba      	ldr	r2, [r7, #24]
 8000512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000514:	429a      	cmp	r2, r3
 8000516:	dbdf      	blt.n	80004d8 <triangle_smash_func+0x54>
	}
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b008      	add	sp, #32
 8000520:	bd80      	pop	{r7, pc}

08000522 <XOR_func>:

void XOR_func(uint32_t dest[], uint32_t src[], uint16_t length,
		uint16_t entropy) {
 8000522:	b580      	push	{r7, lr}
 8000524:	b086      	sub	sp, #24
 8000526:	af00      	add	r7, sp, #0
 8000528:	60f8      	str	r0, [r7, #12]
 800052a:	60b9      	str	r1, [r7, #8]
 800052c:	0019      	movs	r1, r3
 800052e:	1dbb      	adds	r3, r7, #6
 8000530:	801a      	strh	r2, [r3, #0]
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	1c0a      	adds	r2, r1, #0
 8000536:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8000538:	2300      	movs	r3, #0
 800053a:	617b      	str	r3, [r7, #20]
 800053c:	e034      	b.n	80005a8 <XOR_func+0x86>
		dest[i] = src[i];
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	68ba      	ldr	r2, [r7, #8]
 8000544:	18d2      	adds	r2, r2, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	68f9      	ldr	r1, [r7, #12]
 800054c:	18cb      	adds	r3, r1, r3
 800054e:	6812      	ldr	r2, [r2, #0]
 8000550:	601a      	str	r2, [r3, #0]
		dest[i] ^= entropy;
 8000552:	697b      	ldr	r3, [r7, #20]
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	68fa      	ldr	r2, [r7, #12]
 8000558:	18d3      	adds	r3, r2, r3
 800055a:	6819      	ldr	r1, [r3, #0]
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	881a      	ldrh	r2, [r3, #0]
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	68f8      	ldr	r0, [r7, #12]
 8000566:	18c3      	adds	r3, r0, r3
 8000568:	404a      	eors	r2, r1
 800056a:	601a      	str	r2, [r3, #0]

		if (dest[i] > 240)
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	68fa      	ldr	r2, [r7, #12]
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2bf0      	cmp	r3, #240	@ 0xf0
 8000578:	d906      	bls.n	8000588 <XOR_func+0x66>
			dest[i] = 240;
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	18d3      	adds	r3, r2, r3
 8000582:	22f0      	movs	r2, #240	@ 0xf0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	e00c      	b.n	80005a2 <XOR_func+0x80>
		else if (dest[i] < 1)
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	68fa      	ldr	r2, [r7, #12]
 800058e:	18d3      	adds	r3, r2, r3
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d105      	bne.n	80005a2 <XOR_func+0x80>
			dest[i] = 1;
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	68fa      	ldr	r2, [r7, #12]
 800059c:	18d3      	adds	r3, r2, r3
 800059e:	2201      	movs	r2, #1
 80005a0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	3301      	adds	r3, #1
 80005a6:	617b      	str	r3, [r7, #20]
 80005a8:	1dbb      	adds	r3, r7, #6
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	697a      	ldr	r2, [r7, #20]
 80005ae:	429a      	cmp	r2, r3
 80005b0:	dbc5      	blt.n	800053e <XOR_func+0x1c>
	}
}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b006      	add	sp, #24
 80005ba:	bd80      	pop	{r7, pc}

080005bc <top2bottom_func>:
//
void top2bottom_func(uint32_t dest[], uint32_t src[], uint16_t length,
		uint16_t entropy) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	0019      	movs	r1, r3
 80005c8:	1dbb      	adds	r3, r7, #6
 80005ca:	801a      	strh	r2, [r3, #0]
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	1c0a      	adds	r2, r1, #0
 80005d0:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
 80005d6:	e016      	b.n	8000606 <top2bottom_func+0x4a>
		uint8_t new_val = src[i] - entropy;
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	68ba      	ldr	r2, [r7, #8]
 80005de:	18d3      	adds	r3, r2, r3
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	b2d9      	uxtb	r1, r3
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	881b      	ldrh	r3, [r3, #0]
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	2013      	movs	r0, #19
 80005ec:	183b      	adds	r3, r7, r0
 80005ee:	1a8a      	subs	r2, r1, r2
 80005f0:	701a      	strb	r2, [r3, #0]
		if (new_val < 0)
			new_val = 0;
		dest[i] = new_val;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	68fa      	ldr	r2, [r7, #12]
 80005f8:	18d3      	adds	r3, r2, r3
 80005fa:	183a      	adds	r2, r7, r0
 80005fc:	7812      	ldrb	r2, [r2, #0]
 80005fe:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	3301      	adds	r3, #1
 8000604:	617b      	str	r3, [r7, #20]
 8000606:	1dbb      	adds	r3, r7, #6
 8000608:	881b      	ldrh	r3, [r3, #0]
 800060a:	697a      	ldr	r2, [r7, #20]
 800060c:	429a      	cmp	r2, r3
 800060e:	dbe3      	blt.n	80005d8 <top2bottom_func+0x1c>
	}
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46c0      	nop			@ (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b006      	add	sp, #24
 8000618:	bd80      	pop	{r7, pc}

0800061a <bitcrush_func>:
//
void bitcrush_func(uint32_t dest[], uint32_t src[], uint16_t length,
		uint16_t entropy) {
 800061a:	b580      	push	{r7, lr}
 800061c:	b088      	sub	sp, #32
 800061e:	af00      	add	r7, sp, #0
 8000620:	60f8      	str	r0, [r7, #12]
 8000622:	60b9      	str	r1, [r7, #8]
 8000624:	0019      	movs	r1, r3
 8000626:	1dbb      	adds	r3, r7, #6
 8000628:	801a      	strh	r2, [r3, #0]
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	1c0a      	adds	r2, r1, #0
 800062e:	801a      	strh	r2, [r3, #0]
	if (entropy > 1) {
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d800      	bhi.n	800063a <bitcrush_func+0x20>
 8000638:	e085      	b.n	8000746 <bitcrush_func+0x12c>

		uint8_t num_steps = length / entropy;
 800063a:	1dba      	adds	r2, r7, #6
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	8812      	ldrh	r2, [r2, #0]
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	0019      	movs	r1, r3
 8000644:	0010      	movs	r0, r2
 8000646:	f7ff fd67 	bl	8000118 <__udivsi3>
 800064a:	0003      	movs	r3, r0
 800064c:	b29a      	uxth	r2, r3
 800064e:	2317      	movs	r3, #23
 8000650:	18fb      	adds	r3, r7, r3
 8000652:	701a      	strb	r2, [r3, #0]

		//this gets the first entropy*num_steps elements of the array
		for (uint8_t i = 0; i < num_steps; i++) {
 8000654:	231f      	movs	r3, #31
 8000656:	18fb      	adds	r3, r7, r3
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	e035      	b.n	80006ca <bitcrush_func+0xb0>
			uint8_t first_el = src[entropy * i];
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	221f      	movs	r2, #31
 8000664:	18ba      	adds	r2, r7, r2
 8000666:	7812      	ldrb	r2, [r2, #0]
 8000668:	4353      	muls	r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	68ba      	ldr	r2, [r7, #8]
 800066e:	18d3      	adds	r3, r2, r3
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	2313      	movs	r3, #19
 8000674:	18fb      	adds	r3, r7, r3
 8000676:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < entropy; j++) {
 8000678:	231e      	movs	r3, #30
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]
 8000680:	e015      	b.n	80006ae <bitcrush_func+0x94>
				dest[j + entropy * i] = first_el;
 8000682:	201e      	movs	r0, #30
 8000684:	183b      	adds	r3, r7, r0
 8000686:	781a      	ldrb	r2, [r3, #0]
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	211f      	movs	r1, #31
 800068e:	1879      	adds	r1, r7, r1
 8000690:	7809      	ldrb	r1, [r1, #0]
 8000692:	434b      	muls	r3, r1
 8000694:	18d3      	adds	r3, r2, r3
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	18d3      	adds	r3, r2, r3
 800069c:	2213      	movs	r2, #19
 800069e:	18ba      	adds	r2, r7, r2
 80006a0:	7812      	ldrb	r2, [r2, #0]
 80006a2:	601a      	str	r2, [r3, #0]
			for (uint8_t j = 0; j < entropy; j++) {
 80006a4:	183b      	adds	r3, r7, r0
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	183b      	adds	r3, r7, r0
 80006aa:	3201      	adds	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	231e      	movs	r3, #30
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	1d3a      	adds	r2, r7, #4
 80006b8:	8812      	ldrh	r2, [r2, #0]
 80006ba:	429a      	cmp	r2, r3
 80006bc:	d8e1      	bhi.n	8000682 <bitcrush_func+0x68>
		for (uint8_t i = 0; i < num_steps; i++) {
 80006be:	211f      	movs	r1, #31
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	3201      	adds	r2, #1
 80006c8:	701a      	strb	r2, [r3, #0]
 80006ca:	231f      	movs	r3, #31
 80006cc:	18fa      	adds	r2, r7, r3
 80006ce:	2117      	movs	r1, #23
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	7812      	ldrb	r2, [r2, #0]
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d3c1      	bcc.n	800065e <bitcrush_func+0x44>
			}
		}

		if (num_steps * entropy < length) {
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	1d3a      	adds	r2, r7, #4
 80006e0:	8812      	ldrh	r2, [r2, #0]
 80006e2:	435a      	muls	r2, r3
 80006e4:	1dbb      	adds	r3, r7, #6
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	da41      	bge.n	8000770 <bitcrush_func+0x156>
			uint16_t leftover_el = src[num_steps * entropy];
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	1d3a      	adds	r2, r7, #4
 80006f2:	8812      	ldrh	r2, [r2, #0]
 80006f4:	4353      	muls	r3, r2
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	68ba      	ldr	r2, [r7, #8]
 80006fa:	18d3      	adds	r3, r2, r3
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	2314      	movs	r3, #20
 8000700:	18fb      	adds	r3, r7, r3
 8000702:	801a      	strh	r2, [r3, #0]

			for (uint16_t i = num_steps * entropy; i < length; i++) {
 8000704:	187b      	adds	r3, r7, r1
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	b29a      	uxth	r2, r3
 800070a:	231c      	movs	r3, #28
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	1d39      	adds	r1, r7, #4
 8000710:	8809      	ldrh	r1, [r1, #0]
 8000712:	434a      	muls	r2, r1
 8000714:	801a      	strh	r2, [r3, #0]
 8000716:	e00e      	b.n	8000736 <bitcrush_func+0x11c>
				dest[i] = leftover_el;
 8000718:	211c      	movs	r1, #28
 800071a:	187b      	adds	r3, r7, r1
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	68fa      	ldr	r2, [r7, #12]
 8000722:	18d3      	adds	r3, r2, r3
 8000724:	2214      	movs	r2, #20
 8000726:	18ba      	adds	r2, r7, r2
 8000728:	8812      	ldrh	r2, [r2, #0]
 800072a:	601a      	str	r2, [r3, #0]
			for (uint16_t i = num_steps * entropy; i < length; i++) {
 800072c:	187b      	adds	r3, r7, r1
 800072e:	881a      	ldrh	r2, [r3, #0]
 8000730:	187b      	adds	r3, r7, r1
 8000732:	3201      	adds	r2, #1
 8000734:	801a      	strh	r2, [r3, #0]
 8000736:	231c      	movs	r3, #28
 8000738:	18fa      	adds	r2, r7, r3
 800073a:	1dbb      	adds	r3, r7, #6
 800073c:	8812      	ldrh	r2, [r2, #0]
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	429a      	cmp	r2, r3
 8000742:	d3e9      	bcc.n	8000718 <bitcrush_func+0xfe>
	else {
		for (int i = 0; i < length; i++) {
			dest[i] = src[i];
		}
	}
}
 8000744:	e014      	b.n	8000770 <bitcrush_func+0x156>
		for (int i = 0; i < length; i++) {
 8000746:	2300      	movs	r3, #0
 8000748:	61bb      	str	r3, [r7, #24]
 800074a:	e00c      	b.n	8000766 <bitcrush_func+0x14c>
			dest[i] = src[i];
 800074c:	69bb      	ldr	r3, [r7, #24]
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	68ba      	ldr	r2, [r7, #8]
 8000752:	18d2      	adds	r2, r2, r3
 8000754:	69bb      	ldr	r3, [r7, #24]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	68f9      	ldr	r1, [r7, #12]
 800075a:	18cb      	adds	r3, r1, r3
 800075c:	6812      	ldr	r2, [r2, #0]
 800075e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < length; i++) {
 8000760:	69bb      	ldr	r3, [r7, #24]
 8000762:	3301      	adds	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
 8000766:	1dbb      	adds	r3, r7, #6
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	69ba      	ldr	r2, [r7, #24]
 800076c:	429a      	cmp	r2, r3
 800076e:	dbed      	blt.n	800074c <bitcrush_func+0x132>
}
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	b008      	add	sp, #32
 8000776:	bd80      	pop	{r7, pc}

08000778 <clip_func>:
//
void clip_func(uint32_t dest[], uint32_t src[], uint16_t length,
		uint16_t entropy) {
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b087      	sub	sp, #28
 800077c:	af00      	add	r7, sp, #0
 800077e:	60f8      	str	r0, [r7, #12]
 8000780:	60b9      	str	r1, [r7, #8]
 8000782:	0019      	movs	r1, r3
 8000784:	1dbb      	adds	r3, r7, #6
 8000786:	801a      	strh	r2, [r3, #0]
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	1c0a      	adds	r2, r1, #0
 800078c:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 800078e:	2316      	movs	r3, #22
 8000790:	18fb      	adds	r3, r7, r3
 8000792:	2200      	movs	r2, #0
 8000794:	801a      	strh	r2, [r3, #0]
 8000796:	e021      	b.n	80007dc <clip_func+0x64>
		dest[i] = src[i];
 8000798:	2016      	movs	r0, #22
 800079a:	183b      	adds	r3, r7, r0
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	68ba      	ldr	r2, [r7, #8]
 80007a2:	18d2      	adds	r2, r2, r3
 80007a4:	183b      	adds	r3, r7, r0
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	68f9      	ldr	r1, [r7, #12]
 80007ac:	18cb      	adds	r3, r1, r3
 80007ae:	6812      	ldr	r2, [r2, #0]
 80007b0:	601a      	str	r2, [r3, #0]
		dest[i] += entropy;
 80007b2:	183b      	adds	r3, r7, r0
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	68fa      	ldr	r2, [r7, #12]
 80007ba:	18d3      	adds	r3, r2, r3
 80007bc:	6819      	ldr	r1, [r3, #0]
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	881a      	ldrh	r2, [r3, #0]
 80007c2:	0004      	movs	r4, r0
 80007c4:	183b      	adds	r3, r7, r0
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	18c3      	adds	r3, r0, r3
 80007ce:	188a      	adds	r2, r1, r2
 80007d0:	601a      	str	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	881a      	ldrh	r2, [r3, #0]
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	3201      	adds	r2, #1
 80007da:	801a      	strh	r2, [r3, #0]
 80007dc:	2316      	movs	r3, #22
 80007de:	18fa      	adds	r2, r7, r3
 80007e0:	1dbb      	adds	r3, r7, #6
 80007e2:	8812      	ldrh	r2, [r2, #0]
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d3d6      	bcc.n	8000798 <clip_func+0x20>
	}
}
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	46c0      	nop			@ (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	b007      	add	sp, #28
 80007f2:	bd90      	pop	{r4, r7, pc}

080007f4 <shuffle_func>:
//
void shuffle_func(uint32_t dest[], uint32_t src[], int length, int entropy) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b088      	sub	sp, #32
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
 8000800:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < length; i++) {
 8000802:	2300      	movs	r3, #0
 8000804:	61fb      	str	r3, [r7, #28]
 8000806:	e00c      	b.n	8000822 <shuffle_func+0x2e>
		dest[i] = src[i];
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	68ba      	ldr	r2, [r7, #8]
 800080e:	18d2      	adds	r2, r2, r3
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	68f9      	ldr	r1, [r7, #12]
 8000816:	18cb      	adds	r3, r1, r3
 8000818:	6812      	ldr	r2, [r2, #0]
 800081a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	3301      	adds	r3, #1
 8000820:	61fb      	str	r3, [r7, #28]
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	429a      	cmp	r2, r3
 8000828:	dbee      	blt.n	8000808 <shuffle_func+0x14>
	}

	for (int i = 0; i < entropy; i++) {
 800082a:	2300      	movs	r3, #0
 800082c:	61bb      	str	r3, [r7, #24]
 800082e:	e031      	b.n	8000894 <shuffle_func+0xa0>
		uint32_t rand_idx_1 = rand() % length;
 8000830:	f005 fc5c 	bl	80060ec <rand>
 8000834:	0003      	movs	r3, r0
 8000836:	6879      	ldr	r1, [r7, #4]
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff fddd 	bl	80003f8 <__aeabi_idivmod>
 800083e:	000b      	movs	r3, r1
 8000840:	617b      	str	r3, [r7, #20]
		uint32_t rand_idx_2 = (rand_idx_1 + rand() % entropy) % length;
 8000842:	f005 fc53 	bl	80060ec <rand>
 8000846:	0003      	movs	r3, r0
 8000848:	6839      	ldr	r1, [r7, #0]
 800084a:	0018      	movs	r0, r3
 800084c:	f7ff fdd4 	bl	80003f8 <__aeabi_idivmod>
 8000850:	000b      	movs	r3, r1
 8000852:	001a      	movs	r2, r3
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	18d3      	adds	r3, r2, r3
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	0011      	movs	r1, r2
 800085c:	0018      	movs	r0, r3
 800085e:	f7ff fce1 	bl	8000224 <__aeabi_uidivmod>
 8000862:	000b      	movs	r3, r1
 8000864:	613b      	str	r3, [r7, #16]

		dest[rand_idx_1] = src[rand_idx_2];
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	68ba      	ldr	r2, [r7, #8]
 800086c:	18d2      	adds	r2, r2, r3
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	68f9      	ldr	r1, [r7, #12]
 8000874:	18cb      	adds	r3, r1, r3
 8000876:	6812      	ldr	r2, [r2, #0]
 8000878:	601a      	str	r2, [r3, #0]
		dest[rand_idx_2] = src[rand_idx_1];
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	68ba      	ldr	r2, [r7, #8]
 8000880:	18d2      	adds	r2, r2, r3
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	68f9      	ldr	r1, [r7, #12]
 8000888:	18cb      	adds	r3, r1, r3
 800088a:	6812      	ldr	r2, [r2, #0]
 800088c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < entropy; i++) {
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	3301      	adds	r3, #1
 8000892:	61bb      	str	r3, [r7, #24]
 8000894:	69ba      	ldr	r2, [r7, #24]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	dbc9      	blt.n	8000830 <shuffle_func+0x3c>
	}
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b008      	add	sp, #32
 80008a4:	bd80      	pop	{r7, pc}
	...

080008a8 <HAL_GPIO_EXTI_Falling_Callback>:
 * @brief  The application entry point.
 * @retval int
 */

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	0002      	movs	r2, r0
 80008b0:	1dbb      	adds	r3, r7, #6
 80008b2:	801a      	strh	r2, [r3, #0]
	currentMillis = HAL_GetTick(); // debounce
 80008b4:	f001 fe5a 	bl	800256c <HAL_GetTick>
 80008b8:	0002      	movs	r2, r0
 80008ba:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80008bc:	601a      	str	r2, [r3, #0]

	if (GPIO_Pin == GPIO_PIN_9 && (currentMillis - previousMillis > 80)) { // 80 ms debounce
 80008be:	1dbb      	adds	r3, r7, #6
 80008c0:	881a      	ldrh	r2, [r3, #0]
 80008c2:	2380      	movs	r3, #128	@ 0x80
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d111      	bne.n	80008ee <HAL_GPIO_EXTI_Falling_Callback+0x46>
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	2b50      	cmp	r3, #80	@ 0x50
 80008d6:	d90a      	bls.n	80008ee <HAL_GPIO_EXTI_Falling_Callback+0x46>

		if (currentMillis - reset_timer > 2000) { // reset function - hold greater than 2 secs
 80008d8:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b08      	ldr	r3, [pc, #32]	@ (8000900 <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	1ad2      	subs	r2, r2, r3
 80008e2:	23fa      	movs	r3, #250	@ 0xfa
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d901      	bls.n	80008ee <HAL_GPIO_EXTI_Falling_Callback+0x46>
			NVIC_SystemReset();
 80008ea:	f7ff fdb9 	bl	8000460 <__NVIC_SystemReset>
			reset_timer = currentMillis;
		}
	}
}
 80008ee:	46c0      	nop			@ (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b002      	add	sp, #8
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	20000e48 	.word	0x20000e48
 80008fc:	20000e44 	.word	0x20000e44
 8000900:	20000e4c 	.word	0x20000e4c

08000904 <HAL_GPIO_EXTI_Rising_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
// modified for rising and falling callback
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	4c63      	ldr	r4, [pc, #396]	@ (8000a94 <HAL_GPIO_EXTI_Rising_Callback+0x190>)
 8000908:	44a5      	add	sp, r4
 800090a:	af02      	add	r7, sp, #8
 800090c:	0002      	movs	r2, r0
 800090e:	4b62      	ldr	r3, [pc, #392]	@ (8000a98 <HAL_GPIO_EXTI_Rising_Callback+0x194>)
 8000910:	2481      	movs	r4, #129	@ 0x81
 8000912:	00e4      	lsls	r4, r4, #3
 8000914:	191b      	adds	r3, r3, r4
 8000916:	19db      	adds	r3, r3, r7
 8000918:	801a      	strh	r2, [r3, #0]
	currentMillis = HAL_GetTick(); // debounce
 800091a:	f001 fe27 	bl	800256c <HAL_GetTick>
 800091e:	0002      	movs	r2, r0
 8000920:	4b5e      	ldr	r3, [pc, #376]	@ (8000a9c <HAL_GPIO_EXTI_Rising_Callback+0x198>)
 8000922:	601a      	str	r2, [r3, #0]

//	&& HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)

	if (GPIO_Pin == GPIO_PIN_9 && (currentMillis - previousMillis > 80)) { // 80 ms debounce
 8000924:	4b5c      	ldr	r3, [pc, #368]	@ (8000a98 <HAL_GPIO_EXTI_Rising_Callback+0x194>)
 8000926:	191b      	adds	r3, r3, r4
 8000928:	19db      	adds	r3, r3, r7
 800092a:	881a      	ldrh	r2, [r3, #0]
 800092c:	2380      	movs	r3, #128	@ 0x80
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	429a      	cmp	r2, r3
 8000932:	d000      	beq.n	8000936 <HAL_GPIO_EXTI_Rising_Callback+0x32>
 8000934:	e0a9      	b.n	8000a8a <HAL_GPIO_EXTI_Rising_Callback+0x186>
 8000936:	4b59      	ldr	r3, [pc, #356]	@ (8000a9c <HAL_GPIO_EXTI_Rising_Callback+0x198>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	4b59      	ldr	r3, [pc, #356]	@ (8000aa0 <HAL_GPIO_EXTI_Rising_Callback+0x19c>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	1ad3      	subs	r3, r2, r3
 8000940:	2b50      	cmp	r3, #80	@ 0x50
 8000942:	d800      	bhi.n	8000946 <HAL_GPIO_EXTI_Rising_Callback+0x42>
 8000944:	e0a1      	b.n	8000a8a <HAL_GPIO_EXTI_Rising_Callback+0x186>
		previousMillis = currentMillis;
 8000946:	4b55      	ldr	r3, [pc, #340]	@ (8000a9c <HAL_GPIO_EXTI_Rising_Callback+0x198>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	4b55      	ldr	r3, [pc, #340]	@ (8000aa0 <HAL_GPIO_EXTI_Rising_Callback+0x19c>)
 800094c:	601a      	str	r2, [r3, #0]
		reset_timer = currentMillis; // separate timer for press and release
 800094e:	4b53      	ldr	r3, [pc, #332]	@ (8000a9c <HAL_GPIO_EXTI_Rising_Callback+0x198>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	4b54      	ldr	r3, [pc, #336]	@ (8000aa4 <HAL_GPIO_EXTI_Rising_Callback+0x1a0>)
 8000954:	601a      	str	r2, [r3, #0]

		// tmp array
		uint32_t tmp_wav[NS];
		program_sel += 1;
 8000956:	4b54      	ldr	r3, [pc, #336]	@ (8000aa8 <HAL_GPIO_EXTI_Rising_Callback+0x1a4>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	b2da      	uxtb	r2, r3
 800095e:	4b52      	ldr	r3, [pc, #328]	@ (8000aa8 <HAL_GPIO_EXTI_Rising_Callback+0x1a4>)
 8000960:	701a      	strb	r2, [r3, #0]

		if (program_sel > PROGRAMS) {
 8000962:	4b51      	ldr	r3, [pc, #324]	@ (8000aa8 <HAL_GPIO_EXTI_Rising_Callback+0x1a4>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b03      	cmp	r3, #3
 8000968:	d800      	bhi.n	800096c <HAL_GPIO_EXTI_Rising_Callback+0x68>
 800096a:	e08e      	b.n	8000a8a <HAL_GPIO_EXTI_Rising_Callback+0x186>

			program_sel = 1;
 800096c:	4b4e      	ldr	r3, [pc, #312]	@ (8000aa8 <HAL_GPIO_EXTI_Rising_Callback+0x1a4>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
			entropy_multiplier += 1;
 8000972:	4b4e      	ldr	r3, [pc, #312]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4b4c      	ldr	r3, [pc, #304]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 800097c:	701a      	strb	r2, [r3, #0]

			// ENTROPY CHANGE
			if (entropy == 5) {
 800097e:	4b4c      	ldr	r3, [pc, #304]	@ (8000ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1ac>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b05      	cmp	r3, #5
 8000986:	d111      	bne.n	80009ac <HAL_GPIO_EXTI_Rising_Callback+0xa8>
				triangle_smash_func(tmp_wav, sine, triangle, NS,
 8000988:	4b4a      	ldr	r3, [pc, #296]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	001a      	movs	r2, r3
 8000990:	4b46      	ldr	r3, [pc, #280]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4353      	muls	r3, r2
 8000996:	2280      	movs	r2, #128	@ 0x80
 8000998:	0054      	lsls	r4, r2, #1
 800099a:	4a47      	ldr	r2, [pc, #284]	@ (8000ab8 <HAL_GPIO_EXTI_Rising_Callback+0x1b4>)
 800099c:	4947      	ldr	r1, [pc, #284]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 800099e:	2008      	movs	r0, #8
 80009a0:	1838      	adds	r0, r7, r0
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	0023      	movs	r3, r4
 80009a6:	f7ff fd6d 	bl	8000484 <triangle_smash_func>
 80009aa:	e061      	b.n	8000a70 <HAL_GPIO_EXTI_Rising_Callback+0x16c>
						entropy_rate * entropy_multiplier);
			}

			else if (entropy == 4) {
 80009ac:	4b40      	ldr	r3, [pc, #256]	@ (8000ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1ac>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d10f      	bne.n	80009d6 <HAL_GPIO_EXTI_Rising_Callback+0xd2>
				XOR_func(tmp_wav, sine, NS, entropy_rate * entropy_multiplier); // kind of artificial/sickly
 80009b6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	001a      	movs	r2, r3
 80009be:	4b3b      	ldr	r3, [pc, #236]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	4353      	muls	r3, r2
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	2280      	movs	r2, #128	@ 0x80
 80009c8:	0052      	lsls	r2, r2, #1
 80009ca:	493c      	ldr	r1, [pc, #240]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 80009cc:	2008      	movs	r0, #8
 80009ce:	1838      	adds	r0, r7, r0
 80009d0:	f7ff fda7 	bl	8000522 <XOR_func>
 80009d4:	e04c      	b.n	8000a70 <HAL_GPIO_EXTI_Rising_Callback+0x16c>
			}

			else if (entropy == 3) {
 80009d6:	4b36      	ldr	r3, [pc, #216]	@ (8000ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1ac>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	2b03      	cmp	r3, #3
 80009de:	d10f      	bne.n	8000a00 <HAL_GPIO_EXTI_Rising_Callback+0xfc>
				top2bottom_func(tmp_wav, sine, NS,
 80009e0:	4b34      	ldr	r3, [pc, #208]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	001a      	movs	r2, r3
 80009e8:	4b30      	ldr	r3, [pc, #192]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	4353      	muls	r3, r2
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	2280      	movs	r2, #128	@ 0x80
 80009f2:	0052      	lsls	r2, r2, #1
 80009f4:	4931      	ldr	r1, [pc, #196]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 80009f6:	2008      	movs	r0, #8
 80009f8:	1838      	adds	r0, r7, r0
 80009fa:	f7ff fddf 	bl	80005bc <top2bottom_func>
 80009fe:	e037      	b.n	8000a70 <HAL_GPIO_EXTI_Rising_Callback+0x16c>
						entropy_rate * entropy_multiplier); // nastyy
			}

			else if (entropy == 2) {
 8000a00:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1ac>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d10f      	bne.n	8000a2a <HAL_GPIO_EXTI_Rising_Callback+0x126>
				bitcrush_func(tmp_wav, sine, NS,
 8000a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	001a      	movs	r2, r3
 8000a12:	4b26      	ldr	r3, [pc, #152]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	4353      	muls	r3, r2
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	2280      	movs	r2, #128	@ 0x80
 8000a1c:	0052      	lsls	r2, r2, #1
 8000a1e:	4927      	ldr	r1, [pc, #156]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 8000a20:	2008      	movs	r0, #8
 8000a22:	1838      	adds	r0, r7, r0
 8000a24:	f7ff fdf9 	bl	800061a <bitcrush_func>
 8000a28:	e022      	b.n	8000a70 <HAL_GPIO_EXTI_Rising_Callback+0x16c>
						entropy_rate * entropy_multiplier); // beep beep
			}

			else if (entropy == 1) {
 8000a2a:	4b21      	ldr	r3, [pc, #132]	@ (8000ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1ac>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d10f      	bne.n	8000a54 <HAL_GPIO_EXTI_Rising_Callback+0x150>
				clip_func(tmp_wav, sine, NS, entropy_rate * entropy_multiplier); // tonal, bell-like - swanny whistle
 8000a34:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4353      	muls	r3, r2
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	2280      	movs	r2, #128	@ 0x80
 8000a46:	0052      	lsls	r2, r2, #1
 8000a48:	491c      	ldr	r1, [pc, #112]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 8000a4a:	2008      	movs	r0, #8
 8000a4c:	1838      	adds	r0, r7, r0
 8000a4e:	f7ff fe93 	bl	8000778 <clip_func>
 8000a52:	e00d      	b.n	8000a70 <HAL_GPIO_EXTI_Rising_Callback+0x16c>
			}

			else {
				shuffle_func(tmp_wav, sine, NS,
 8000a54:	4b17      	ldr	r3, [pc, #92]	@ (8000ab4 <HAL_GPIO_EXTI_Rising_Callback+0x1b0>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <HAL_GPIO_EXTI_Rising_Callback+0x1a8>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4353      	muls	r3, r2
 8000a62:	2280      	movs	r2, #128	@ 0x80
 8000a64:	0052      	lsls	r2, r2, #1
 8000a66:	4915      	ldr	r1, [pc, #84]	@ (8000abc <HAL_GPIO_EXTI_Rising_Callback+0x1b8>)
 8000a68:	2008      	movs	r0, #8
 8000a6a:	1838      	adds	r0, r7, r0
 8000a6c:	f7ff fec2 	bl	80007f4 <shuffle_func>
						entropy_rate * entropy_multiplier); // classic crackly static
			}

			memcpy(wave_LUT, tmp_wav, sizeof(tmp_wav));
 8000a70:	4a13      	ldr	r2, [pc, #76]	@ (8000ac0 <HAL_GPIO_EXTI_Rising_Callback+0x1bc>)
 8000a72:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <HAL_GPIO_EXTI_Rising_Callback+0x1c0>)
 8000a74:	2181      	movs	r1, #129	@ 0x81
 8000a76:	00c9      	lsls	r1, r1, #3
 8000a78:	185b      	adds	r3, r3, r1
 8000a7a:	19db      	adds	r3, r3, r7
 8000a7c:	0010      	movs	r0, r2
 8000a7e:	0019      	movs	r1, r3
 8000a80:	2380      	movs	r3, #128	@ 0x80
 8000a82:	00db      	lsls	r3, r3, #3
 8000a84:	001a      	movs	r2, r3
 8000a86:	f005 fc68 	bl	800635a <memcpy>
		}
	}
	//ENDS HERE
}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <HAL_GPIO_EXTI_Rising_Callback+0x1c4>)
 8000a90:	449d      	add	sp, r3
 8000a92:	bd90      	pop	{r4, r7, pc}
 8000a94:	fffffbec 	.word	0xfffffbec
 8000a98:	fffffbfe 	.word	0xfffffbfe
 8000a9c:	20000e48 	.word	0x20000e48
 8000aa0:	20000e44 	.word	0x20000e44
 8000aa4:	20000e4c 	.word	0x20000e4c
 8000aa8:	20000804 	.word	0x20000804
 8000aac:	20000e40 	.word	0x20000e40
 8000ab0:	20000806 	.word	0x20000806
 8000ab4:	20000e41 	.word	0x20000e41
 8000ab8:	20000400 	.word	0x20000400
 8000abc:	20000000 	.word	0x20000000
 8000ac0:	2000088c 	.word	0x2000088c
 8000ac4:	fffffc00 	.word	0xfffffc00
 8000ac8:	0000040c 	.word	0x0000040c

08000acc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000acc:	b5b0      	push	{r4, r5, r7, lr}
 8000ace:	4cb4      	ldr	r4, [pc, #720]	@ (8000da0 <main+0x2d4>)
 8000ad0:	44a5      	add	sp, r4
 8000ad2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ad4:	f001 fcce 	bl	8002474 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ad8:	f000 ffb2 	bl	8001a40 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000adc:	f001 f9f8 	bl	8001ed0 <MX_GPIO_Init>
	MX_DMA_Init();
 8000ae0:	f001 f9d0 	bl	8001e84 <MX_DMA_Init>
	MX_TIM1_Init();
 8000ae4:	f001 f88a 	bl	8001bfc <MX_TIM1_Init>
	MX_TIM2_Init();
 8000ae8:	f001 f952 	bl	8001d90 <MX_TIM2_Init>
	MX_ADC1_Init();
 8000aec:	f001 f806 	bl	8001afc <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */

// TIM1->CCR1 = 128; // PWM test
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000af0:	4bac      	ldr	r3, [pc, #688]	@ (8000da4 <main+0x2d8>)
 8000af2:	2100      	movs	r1, #0
 8000af4:	0018      	movs	r0, r3
 8000af6:	f004 fad1 	bl	800509c <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_1);
 8000afa:	4bab      	ldr	r3, [pc, #684]	@ (8000da8 <main+0x2dc>)
 8000afc:	2100      	movs	r1, #0
 8000afe:	0018      	movs	r0, r3
 8000b00:	f004 f98e 	bl	8004e20 <HAL_TIM_OC_Start>
	HAL_DMA_Start_IT(&hdma_tim2_ch1, (uint32_t) sine, DstAddress, NS);
 8000b04:	49a9      	ldr	r1, [pc, #676]	@ (8000dac <main+0x2e0>)
 8000b06:	4baa      	ldr	r3, [pc, #680]	@ (8000db0 <main+0x2e4>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	48a9      	ldr	r0, [pc, #676]	@ (8000db4 <main+0x2e8>)
 8000b10:	f002 ff1a 	bl	8003948 <HAL_DMA_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 8000b14:	4ba4      	ldr	r3, [pc, #656]	@ (8000da8 <main+0x2dc>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	68da      	ldr	r2, [r3, #12]
 8000b1a:	4ba3      	ldr	r3, [pc, #652]	@ (8000da8 <main+0x2dc>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2180      	movs	r1, #128	@ 0x80
 8000b20:	0089      	lsls	r1, r1, #2
 8000b22:	430a      	orrs	r2, r1
 8000b24:	60da      	str	r2, [r3, #12]
// Calibrate The ADC On Power-Up For Better Accuracy
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000b26:	4ba4      	ldr	r3, [pc, #656]	@ (8000db8 <main+0x2ec>)
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f002 fca9 	bl	8003480 <HAL_ADCEx_Calibration_Start>

	//get first adc results to initialise entropy cores
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcResultsDMA, adcChannelCount);
 8000b2e:	2302      	movs	r3, #2
 8000b30:	001a      	movs	r2, r3
 8000b32:	49a2      	ldr	r1, [pc, #648]	@ (8000dbc <main+0x2f0>)
 8000b34:	4ba0      	ldr	r3, [pc, #640]	@ (8000db8 <main+0x2ec>)
 8000b36:	0018      	movs	r0, r3
 8000b38:	f002 f822 	bl	8002b80 <HAL_ADC_Start_DMA>
	while (adcConversionComplete == 0) {
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	4ba0      	ldr	r3, [pc, #640]	@ (8000dc0 <main+0x2f4>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0fa      	beq.n	8000b3e <main+0x72>

	}
	adcConversionComplete = 0;
 8000b48:	4b9d      	ldr	r3, [pc, #628]	@ (8000dc0 <main+0x2f4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
	//3 -- top2bottom
	//2 -- bitcrush
	//1 -- clip
	//0 -- shuffle

	if (adcResultsDMA[0] > 5 * ADC_RANGE / 6) {
 8000b4e:	4b9b      	ldr	r3, [pc, #620]	@ (8000dbc <main+0x2f0>)
 8000b50:	881b      	ldrh	r3, [r3, #0]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	4a9b      	ldr	r2, [pc, #620]	@ (8000dc4 <main+0x2f8>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d903      	bls.n	8000b62 <main+0x96>
		entropy = 5;
 8000b5a:	4b9b      	ldr	r3, [pc, #620]	@ (8000dc8 <main+0x2fc>)
 8000b5c:	2205      	movs	r2, #5
 8000b5e:	701a      	strb	r2, [r3, #0]
 8000b60:	e02b      	b.n	8000bba <main+0xee>
	} else if (adcResultsDMA[0] > 4 * ADC_RANGE / 6) {
 8000b62:	4b96      	ldr	r3, [pc, #600]	@ (8000dbc <main+0x2f0>)
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	4a98      	ldr	r2, [pc, #608]	@ (8000dcc <main+0x300>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d903      	bls.n	8000b76 <main+0xaa>
		entropy = 4;
 8000b6e:	4b96      	ldr	r3, [pc, #600]	@ (8000dc8 <main+0x2fc>)
 8000b70:	2204      	movs	r2, #4
 8000b72:	701a      	strb	r2, [r3, #0]
 8000b74:	e021      	b.n	8000bba <main+0xee>
	} else if (adcResultsDMA[0] > 3 * ADC_RANGE / 6) {
 8000b76:	4b91      	ldr	r3, [pc, #580]	@ (8000dbc <main+0x2f0>)
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	b29a      	uxth	r2, r3
 8000b7c:	2380      	movs	r3, #128	@ 0x80
 8000b7e:	021b      	lsls	r3, r3, #8
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d903      	bls.n	8000b8c <main+0xc0>
		entropy = 3;
 8000b84:	4b90      	ldr	r3, [pc, #576]	@ (8000dc8 <main+0x2fc>)
 8000b86:	2203      	movs	r2, #3
 8000b88:	701a      	strb	r2, [r3, #0]
 8000b8a:	e016      	b.n	8000bba <main+0xee>
	} else if (adcResultsDMA[0] > 2 * ADC_RANGE / 6) {
 8000b8c:	4b8b      	ldr	r3, [pc, #556]	@ (8000dbc <main+0x2f0>)
 8000b8e:	881b      	ldrh	r3, [r3, #0]
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	4a8f      	ldr	r2, [pc, #572]	@ (8000dd0 <main+0x304>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d903      	bls.n	8000ba0 <main+0xd4>
		entropy = 2;
 8000b98:	4b8b      	ldr	r3, [pc, #556]	@ (8000dc8 <main+0x2fc>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	701a      	strb	r2, [r3, #0]
 8000b9e:	e00c      	b.n	8000bba <main+0xee>
	} else if (adcResultsDMA[0] > ADC_RANGE / 6) {
 8000ba0:	4b86      	ldr	r3, [pc, #536]	@ (8000dbc <main+0x2f0>)
 8000ba2:	881b      	ldrh	r3, [r3, #0]
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	4a8b      	ldr	r2, [pc, #556]	@ (8000dd4 <main+0x308>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d903      	bls.n	8000bb4 <main+0xe8>
		entropy = 1;
 8000bac:	4b86      	ldr	r3, [pc, #536]	@ (8000dc8 <main+0x2fc>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	e002      	b.n	8000bba <main+0xee>
	} else
		entropy = 0;
 8000bb4:	4b84      	ldr	r3, [pc, #528]	@ (8000dc8 <main+0x2fc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]

	// choose group according to ADC1
	if (adcResultsDMA[1] > 2 * ADC_RANGE / 3) {
 8000bba:	4b80      	ldr	r3, [pc, #512]	@ (8000dbc <main+0x2f0>)
 8000bbc:	885b      	ldrh	r3, [r3, #2]
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	4a82      	ldr	r2, [pc, #520]	@ (8000dcc <main+0x300>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d903      	bls.n	8000bce <main+0x102>
		group = 3;
 8000bc6:	4b84      	ldr	r3, [pc, #528]	@ (8000dd8 <main+0x30c>)
 8000bc8:	2203      	movs	r2, #3
 8000bca:	701a      	strb	r2, [r3, #0]
 8000bcc:	e008      	b.n	8000be0 <main+0x114>
	} else if (adcResultsDMA[1] > ADC_RANGE / 3) {
 8000bce:	4b7b      	ldr	r3, [pc, #492]	@ (8000dbc <main+0x2f0>)
 8000bd0:	885b      	ldrh	r3, [r3, #2]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	4a7e      	ldr	r2, [pc, #504]	@ (8000dd0 <main+0x304>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d902      	bls.n	8000be0 <main+0x114>
		group = 2;
 8000bda:	4b7f      	ldr	r3, [pc, #508]	@ (8000dd8 <main+0x30c>)
 8000bdc:	2202      	movs	r2, #2
 8000bde:	701a      	strb	r2, [r3, #0]

	// noise
	uint32_t noise[NS];

	// saw_xmax wave tilted 0.96 - 8 bit resolution scaled to 94% max val
	uint32_t saw_xmax[NS] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 12, 13,
 8000be0:	4b7e      	ldr	r3, [pc, #504]	@ (8000ddc <main+0x310>)
 8000be2:	4a7f      	ldr	r2, [pc, #508]	@ (8000de0 <main+0x314>)
 8000be4:	189b      	adds	r3, r3, r2
 8000be6:	19da      	adds	r2, r3, r7
 8000be8:	4b7e      	ldr	r3, [pc, #504]	@ (8000de4 <main+0x318>)
 8000bea:	0010      	movs	r0, r2
 8000bec:	0019      	movs	r1, r3
 8000bee:	2380      	movs	r3, #128	@ 0x80
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	001a      	movs	r2, r3
 8000bf4:	f005 fbb1 	bl	800635a <memcpy>
			209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221,
			222, 223, 224, 225, 226, 227, 228, 229, 230, 230, 231, 232, 233,
			234, 235, 236, 237, 238, 239, 235, 188, 141, 94, 47, 0 };

	//set up variables
	memcpy(wave_LUT, sine, sizeof(sine));
 8000bf8:	4a7b      	ldr	r2, [pc, #492]	@ (8000de8 <main+0x31c>)
 8000bfa:	4b6c      	ldr	r3, [pc, #432]	@ (8000dac <main+0x2e0>)
 8000bfc:	0010      	movs	r0, r2
 8000bfe:	0019      	movs	r1, r3
 8000c00:	2380      	movs	r3, #128	@ 0x80
 8000c02:	00db      	lsls	r3, r3, #3
 8000c04:	001a      	movs	r2, r3
 8000c06:	f005 fba8 	bl	800635a <memcpy>
	srand(adcResultsDMA[1]); // set random seed
 8000c0a:	4b6c      	ldr	r3, [pc, #432]	@ (8000dbc <main+0x2f0>)
 8000c0c:	885b      	ldrh	r3, [r3, #2]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	0018      	movs	r0, r3
 8000c12:	f005 fa3b 	bl	800608c <srand>

	entropy_rate = 1 + rand() % ENTROPY_RANGE;
 8000c16:	f005 fa69 	bl	80060ec <rand>
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	2114      	movs	r1, #20
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f7ff fbea 	bl	80003f8 <__aeabi_idivmod>
 8000c24:	000b      	movs	r3, r1
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	3301      	adds	r3, #1
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	4b6f      	ldr	r3, [pc, #444]	@ (8000dec <main+0x320>)
 8000c2e:	701a      	strb	r2, [r3, #0]
	uint32_t ctr = 0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	4a6f      	ldr	r2, [pc, #444]	@ (8000df0 <main+0x324>)
 8000c34:	18ba      	adds	r2, r7, r2
 8000c36:	6013      	str	r3, [r2, #0]
	uint16_t phase = 0;
 8000c38:	4b6e      	ldr	r3, [pc, #440]	@ (8000df4 <main+0x328>)
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	801a      	strh	r2, [r3, #0]
	uint8_t phase_add = 15;
 8000c40:	4b6d      	ldr	r3, [pc, #436]	@ (8000df8 <main+0x32c>)
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	220f      	movs	r2, #15
 8000c46:	701a      	strb	r2, [r3, #0]
	uint32_t freq = 1000;
 8000c48:	23fa      	movs	r3, #250	@ 0xfa
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4a6b      	ldr	r2, [pc, #428]	@ (8000dfc <main+0x330>)
 8000c4e:	18ba      	adds	r2, r7, r2
 8000c50:	6013      	str	r3, [r2, #0]
	uint32_t ctr_scale = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	4a6a      	ldr	r2, [pc, #424]	@ (8000e00 <main+0x334>)
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	6013      	str	r3, [r2, #0]
	uint32_t table_lookup = 1000;
 8000c5a:	23fa      	movs	r3, #250	@ 0xfa
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	22c1      	movs	r2, #193	@ 0xc1
 8000c60:	0112      	lsls	r2, r2, #4
 8000c62:	18ba      	adds	r2, r7, r2
 8000c64:	6013      	str	r3, [r2, #0]
	uint32_t ad0_bitshift = 1000;
 8000c66:	23fa      	movs	r3, #250	@ 0xfa
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	4a66      	ldr	r2, [pc, #408]	@ (8000e04 <main+0x338>)
 8000c6c:	18ba      	adds	r2, r7, r2
 8000c6e:	6013      	str	r3, [r2, #0]
	uint16_t period = 100;
 8000c70:	4b65      	ldr	r3, [pc, #404]	@ (8000e08 <main+0x33c>)
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	2264      	movs	r2, #100	@ 0x64
 8000c76:	801a      	strh	r2, [r3, #0]

	while (1) {

		///// GROUP 1
		///// WEATHERED
		if (group == 1) {
 8000c78:	4b57      	ldr	r3, [pc, #348]	@ (8000dd8 <main+0x30c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d000      	beq.n	8000c82 <main+0x1b6>
 8000c80:	e1b8      	b.n	8000ff4 <main+0x528>

			// DMA
			DMA1_Channel1->CMAR = (uint32_t) wave_LUT; // SrcAddress
 8000c82:	4b62      	ldr	r3, [pc, #392]	@ (8000e0c <main+0x340>)
 8000c84:	4a58      	ldr	r2, [pc, #352]	@ (8000de8 <main+0x31c>)
 8000c86:	60da      	str	r2, [r3, #12]

			if (program_sel == 1) {
 8000c88:	4b61      	ldr	r3, [pc, #388]	@ (8000e10 <main+0x344>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d000      	beq.n	8000c92 <main+0x1c6>
 8000c90:	e0c2      	b.n	8000e18 <main+0x34c>
				/////////////
				// PROGRAM 1

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 8000c92:	4b4a      	ldr	r3, [pc, #296]	@ (8000dbc <main+0x2f0>)
 8000c94:	885b      	ldrh	r3, [r3, #2]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	0a5b      	lsrs	r3, r3, #9
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	4a58      	ldr	r2, [pc, #352]	@ (8000e00 <main+0x334>)
 8000ca0:	18ba      	adds	r2, r7, r2
 8000ca2:	6013      	str	r3, [r2, #0]

				for (int i = 0; i < NS; i++) {
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	22c3      	movs	r2, #195	@ 0xc3
 8000ca8:	0112      	lsls	r2, r2, #4
 8000caa:	18ba      	adds	r2, r7, r2
 8000cac:	6013      	str	r3, [r2, #0]
 8000cae:	e019      	b.n	8000ce4 <main+0x218>
					noise[i] = (rand() % 240) + 1;
 8000cb0:	f005 fa1c 	bl	80060ec <rand>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	21f0      	movs	r1, #240	@ 0xf0
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff fb9d 	bl	80003f8 <__aeabi_idivmod>
 8000cbe:	000b      	movs	r3, r1
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	0019      	movs	r1, r3
 8000cc4:	4b53      	ldr	r3, [pc, #332]	@ (8000e14 <main+0x348>)
 8000cc6:	4a46      	ldr	r2, [pc, #280]	@ (8000de0 <main+0x314>)
 8000cc8:	189b      	adds	r3, r3, r2
 8000cca:	19db      	adds	r3, r3, r7
 8000ccc:	20c3      	movs	r0, #195	@ 0xc3
 8000cce:	0100      	lsls	r0, r0, #4
 8000cd0:	183a      	adds	r2, r7, r0
 8000cd2:	6812      	ldr	r2, [r2, #0]
 8000cd4:	0092      	lsls	r2, r2, #2
 8000cd6:	50d1      	str	r1, [r2, r3]
				for (int i = 0; i < NS; i++) {
 8000cd8:	0002      	movs	r2, r0
 8000cda:	18bb      	adds	r3, r7, r2
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	18ba      	adds	r2, r7, r2
 8000ce2:	6013      	str	r3, [r2, #0]
 8000ce4:	23c3      	movs	r3, #195	@ 0xc3
 8000ce6:	011b      	lsls	r3, r3, #4
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2bff      	cmp	r3, #255	@ 0xff
 8000cee:	dddf      	ble.n	8000cb0 <main+0x1e4>
				}

				table_lookup = noise[phase];
 8000cf0:	4b40      	ldr	r3, [pc, #256]	@ (8000df4 <main+0x328>)
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	881a      	ldrh	r2, [r3, #0]
 8000cf6:	4b47      	ldr	r3, [pc, #284]	@ (8000e14 <main+0x348>)
 8000cf8:	4939      	ldr	r1, [pc, #228]	@ (8000de0 <main+0x314>)
 8000cfa:	185b      	adds	r3, r3, r1
 8000cfc:	19db      	adds	r3, r3, r7
 8000cfe:	0092      	lsls	r2, r2, #2
 8000d00:	58d3      	ldr	r3, [r2, r3]
 8000d02:	21c1      	movs	r1, #193	@ 0xc1
 8000d04:	0109      	lsls	r1, r1, #4
 8000d06:	187a      	adds	r2, r7, r1
 8000d08:	6013      	str	r3, [r2, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 3);
 8000d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <main+0x2f0>)
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	08db      	lsrs	r3, r3, #3
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	483b      	ldr	r0, [pc, #236]	@ (8000e04 <main+0x338>)
 8000d16:	183a      	adds	r2, r7, r0
 8000d18:	6013      	str	r3, [r2, #0]
				freq = ad0_bitshift
						+ (table_lookup) * ((adcResultsDMA[1] >> 10) + 1);
 8000d1a:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <main+0x2f0>)
 8000d1c:	885b      	ldrh	r3, [r3, #2]
 8000d1e:	b29b      	uxth	r3, r3
 8000d20:	0a9b      	lsrs	r3, r3, #10
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	3301      	adds	r3, #1
 8000d26:	001a      	movs	r2, r3
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4353      	muls	r3, r2
				freq = ad0_bitshift
 8000d2e:	183a      	adds	r2, r7, r0
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	18d3      	adds	r3, r2, r3
 8000d34:	4a31      	ldr	r2, [pc, #196]	@ (8000dfc <main+0x330>)
 8000d36:	18b9      	adds	r1, r7, r2
 8000d38:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 8000d3a:	18bb      	adds	r3, r7, r2
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d102      	bne.n	8000d48 <main+0x27c>
					freq = 1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	18ba      	adds	r2, r7, r2
 8000d46:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 8000d48:	2380      	movs	r3, #128	@ 0x80
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <main+0x330>)
 8000d4e:	18ba      	adds	r2, r7, r2
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8000d54:	4a26      	ldr	r2, [pc, #152]	@ (8000df0 <main+0x324>)
 8000d56:	18bb      	adds	r3, r7, r2
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	18b9      	adds	r1, r7, r2
 8000d5e:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8000d60:	18bb      	adds	r3, r7, r2
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a26      	ldr	r2, [pc, #152]	@ (8000e00 <main+0x334>)
 8000d66:	18ba      	adds	r2, r7, r2
 8000d68:	6811      	ldr	r1, [r2, #0]
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f7ff fa5a 	bl	8000224 <__aeabi_uidivmod>
 8000d70:	1e0b      	subs	r3, r1, #0
 8000d72:	d105      	bne.n	8000d80 <main+0x2b4>
					phase += 10;
 8000d74:	4a1f      	ldr	r2, [pc, #124]	@ (8000df4 <main+0x328>)
 8000d76:	18bb      	adds	r3, r7, r2
 8000d78:	18ba      	adds	r2, r7, r2
 8000d7a:	8812      	ldrh	r2, [r2, #0]
 8000d7c:	320a      	adds	r2, #10
 8000d7e:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8000d80:	4a1c      	ldr	r2, [pc, #112]	@ (8000df4 <main+0x328>)
 8000d82:	18bb      	adds	r3, r7, r2
 8000d84:	18ba      	adds	r2, r7, r2
 8000d86:	8812      	ldrh	r2, [r2, #0]
 8000d88:	21ff      	movs	r1, #255	@ 0xff
 8000d8a:	400a      	ands	r2, r1
 8000d8c:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8000d8e:	4918      	ldr	r1, [pc, #96]	@ (8000df0 <main+0x324>)
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	22ff      	movs	r2, #255	@ 0xff
 8000d96:	4013      	ands	r3, r2
 8000d98:	187a      	adds	r2, r7, r1
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	e12a      	b.n	8000ff4 <main+0x528>
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	fffff3b8 	.word	0xfffff3b8
 8000da4:	20000d4c 	.word	0x20000d4c
 8000da8:	20000d98 	.word	0x20000d98
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20000800 	.word	0x20000800
 8000db4:	20000de4 	.word	0x20000de4
 8000db8:	20000c8c 	.word	0x20000c8c
 8000dbc:	20000e50 	.word	0x20000e50
 8000dc0:	20000e54 	.word	0x20000e54
 8000dc4:	0000d555 	.word	0x0000d555
 8000dc8:	20000806 	.word	0x20000806
 8000dcc:	0000aaaa 	.word	0x0000aaaa
 8000dd0:	00005555 	.word	0x00005555
 8000dd4:	00002aaa 	.word	0x00002aaa
 8000dd8:	20000805 	.word	0x20000805
 8000ddc:	fffff7b8 	.word	0xfffff7b8
 8000de0:	00000c48 	.word	0x00000c48
 8000de4:	08007148 	.word	0x08007148
 8000de8:	2000088c 	.word	0x2000088c
 8000dec:	20000e41 	.word	0x20000e41
 8000df0:	00000c44 	.word	0x00000c44
 8000df4:	00000c42 	.word	0x00000c42
 8000df8:	00000c17 	.word	0x00000c17
 8000dfc:	00000c3c 	.word	0x00000c3c
 8000e00:	00000c38 	.word	0x00000c38
 8000e04:	00000c0c 	.word	0x00000c0c
 8000e08:	00000c36 	.word	0x00000c36
 8000e0c:	40020008 	.word	0x40020008
 8000e10:	20000804 	.word	0x20000804
 8000e14:	fffffbb8 	.word	0xfffffbb8
			}

			else if (program_sel == 2) {
 8000e18:	4bda      	ldr	r3, [pc, #872]	@ (8001184 <main+0x6b8>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d167      	bne.n	8000ef0 <main+0x424>
				/////////////
				// PROGRAM 2

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 8000e20:	4bd9      	ldr	r3, [pc, #868]	@ (8001188 <main+0x6bc>)
 8000e22:	885b      	ldrh	r3, [r3, #2]
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	0a5b      	lsrs	r3, r3, #9
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	4ad7      	ldr	r2, [pc, #860]	@ (800118c <main+0x6c0>)
 8000e2e:	18ba      	adds	r2, r7, r2
 8000e30:	6013      	str	r3, [r2, #0]
				table_lookup = sine[phase];
 8000e32:	4bd7      	ldr	r3, [pc, #860]	@ (8001190 <main+0x6c4>)
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	881a      	ldrh	r2, [r3, #0]
 8000e38:	4bd6      	ldr	r3, [pc, #856]	@ (8001194 <main+0x6c8>)
 8000e3a:	0092      	lsls	r2, r2, #2
 8000e3c:	58d3      	ldr	r3, [r2, r3]
 8000e3e:	24c1      	movs	r4, #193	@ 0xc1
 8000e40:	0124      	lsls	r4, r4, #4
 8000e42:	193a      	adds	r2, r7, r4
 8000e44:	6013      	str	r3, [r2, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 3); // Counter Period (ARR) random length
 8000e46:	4bd0      	ldr	r3, [pc, #832]	@ (8001188 <main+0x6bc>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	08db      	lsrs	r3, r3, #3
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	4dd1      	ldr	r5, [pc, #836]	@ (8001198 <main+0x6cc>)
 8000e52:	197a      	adds	r2, r7, r5
 8000e54:	6013      	str	r3, [r2, #0]
				freq = ad0_bitshift + (table_lookup) * ((rand() % 100) + 1);
 8000e56:	f005 f949 	bl	80060ec <rand>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	2164      	movs	r1, #100	@ 0x64
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f7ff faca 	bl	80003f8 <__aeabi_idivmod>
 8000e64:	000b      	movs	r3, r1
 8000e66:	3301      	adds	r3, #1
 8000e68:	001a      	movs	r2, r3
 8000e6a:	193b      	adds	r3, r7, r4
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4353      	muls	r3, r2
 8000e70:	197a      	adds	r2, r7, r5
 8000e72:	6812      	ldr	r2, [r2, #0]
 8000e74:	18d3      	adds	r3, r2, r3
 8000e76:	4ac9      	ldr	r2, [pc, #804]	@ (800119c <main+0x6d0>)
 8000e78:	18b9      	adds	r1, r7, r2
 8000e7a:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 8000e7c:	18bb      	adds	r3, r7, r2
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d102      	bne.n	8000e8a <main+0x3be>
					freq = 1;
 8000e84:	2301      	movs	r3, #1
 8000e86:	18ba      	adds	r2, r7, r2
 8000e88:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 8000e8a:	2380      	movs	r3, #128	@ 0x80
 8000e8c:	05db      	lsls	r3, r3, #23
 8000e8e:	4ac3      	ldr	r2, [pc, #780]	@ (800119c <main+0x6d0>)
 8000e90:	18ba      	adds	r2, r7, r2
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8000e96:	4ac2      	ldr	r2, [pc, #776]	@ (80011a0 <main+0x6d4>)
 8000e98:	18bb      	adds	r3, r7, r2
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	18b9      	adds	r1, r7, r2
 8000ea0:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8000ea2:	18bb      	adds	r3, r7, r2
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4ab9      	ldr	r2, [pc, #740]	@ (800118c <main+0x6c0>)
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	6811      	ldr	r1, [r2, #0]
 8000eac:	0018      	movs	r0, r3
 8000eae:	f7ff f9b9 	bl	8000224 <__aeabi_uidivmod>
 8000eb2:	1e0b      	subs	r3, r1, #0
 8000eb4:	d10d      	bne.n	8000ed2 <main+0x406>
					phase ^= (adcResultsDMA[1] >> 3);
 8000eb6:	4bb4      	ldr	r3, [pc, #720]	@ (8001188 <main+0x6bc>)
 8000eb8:	885b      	ldrh	r3, [r3, #2]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	49b3      	ldr	r1, [pc, #716]	@ (8001190 <main+0x6c4>)
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	5e1b      	ldrsh	r3, [r3, r0]
 8000eca:	4053      	eors	r3, r2
 8000ecc:	b21a      	sxth	r2, r3
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8000ed2:	4aaf      	ldr	r2, [pc, #700]	@ (8001190 <main+0x6c4>)
 8000ed4:	18bb      	adds	r3, r7, r2
 8000ed6:	18ba      	adds	r2, r7, r2
 8000ed8:	8812      	ldrh	r2, [r2, #0]
 8000eda:	21ff      	movs	r1, #255	@ 0xff
 8000edc:	400a      	ands	r2, r1
 8000ede:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8000ee0:	49af      	ldr	r1, [pc, #700]	@ (80011a0 <main+0x6d4>)
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	22ff      	movs	r2, #255	@ 0xff
 8000ee8:	4013      	ands	r3, r2
 8000eea:	187a      	adds	r2, r7, r1
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e081      	b.n	8000ff4 <main+0x528>
			}

			else if (program_sel == 3) {
 8000ef0:	4ba4      	ldr	r3, [pc, #656]	@ (8001184 <main+0x6b8>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b03      	cmp	r3, #3
 8000ef6:	d000      	beq.n	8000efa <main+0x42e>
 8000ef8:	e07c      	b.n	8000ff4 <main+0x528>
				/////////////
				// PROGRAM 3

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 8000efa:	4ba3      	ldr	r3, [pc, #652]	@ (8001188 <main+0x6bc>)
 8000efc:	885b      	ldrh	r3, [r3, #2]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	0a5b      	lsrs	r3, r3, #9
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	3301      	adds	r3, #1
 8000f06:	4aa1      	ldr	r2, [pc, #644]	@ (800118c <main+0x6c0>)
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	6013      	str	r3, [r2, #0]
				table_lookup = sine[phase];
 8000f0c:	4ba0      	ldr	r3, [pc, #640]	@ (8001190 <main+0x6c4>)
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	881a      	ldrh	r2, [r3, #0]
 8000f12:	4ba0      	ldr	r3, [pc, #640]	@ (8001194 <main+0x6c8>)
 8000f14:	0092      	lsls	r2, r2, #2
 8000f16:	58d3      	ldr	r3, [r2, r3]
 8000f18:	22c1      	movs	r2, #193	@ 0xc1
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	18ba      	adds	r2, r7, r2
 8000f1e:	6013      	str	r3, [r2, #0]
				uint32_t rand_mod = (adcResultsDMA[1] >> 9);
 8000f20:	4b99      	ldr	r3, [pc, #612]	@ (8001188 <main+0x6bc>)
 8000f22:	885b      	ldrh	r3, [r3, #2]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	0a5b      	lsrs	r3, r3, #9
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	4a9e      	ldr	r2, [pc, #632]	@ (80011a4 <main+0x6d8>)
 8000f2c:	18b9      	adds	r1, r7, r2
 8000f2e:	600b      	str	r3, [r1, #0]
				if (rand_mod > 100)
 8000f30:	18bb      	adds	r3, r7, r2
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2b64      	cmp	r3, #100	@ 0x64
 8000f36:	d903      	bls.n	8000f40 <main+0x474>
					rand_mod = 100;
 8000f38:	2364      	movs	r3, #100	@ 0x64
 8000f3a:	18ba      	adds	r2, r7, r2
 8000f3c:	6013      	str	r3, [r2, #0]
 8000f3e:	e007      	b.n	8000f50 <main+0x484>
				else if (rand_mod < 1)
 8000f40:	4a98      	ldr	r2, [pc, #608]	@ (80011a4 <main+0x6d8>)
 8000f42:	18bb      	adds	r3, r7, r2
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d102      	bne.n	8000f50 <main+0x484>
					rand_mod = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	18ba      	adds	r2, r7, r2
 8000f4e:	6013      	str	r3, [r2, #0]

				ad0_bitshift = ((adcResultsDMA[0] >> 5) + 10)
 8000f50:	4b8d      	ldr	r3, [pc, #564]	@ (8001188 <main+0x6bc>)
 8000f52:	881b      	ldrh	r3, [r3, #0]
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	330a      	adds	r3, #10
 8000f5c:	001c      	movs	r4, r3
						* (rand() % rand_mod + 1);
 8000f5e:	f005 f8c5 	bl	80060ec <rand>
 8000f62:	0003      	movs	r3, r0
 8000f64:	4a8f      	ldr	r2, [pc, #572]	@ (80011a4 <main+0x6d8>)
 8000f66:	18ba      	adds	r2, r7, r2
 8000f68:	6811      	ldr	r1, [r2, #0]
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f7ff f95a 	bl	8000224 <__aeabi_uidivmod>
 8000f70:	000b      	movs	r3, r1
 8000f72:	3301      	adds	r3, #1
				ad0_bitshift = ((adcResultsDMA[0] >> 5) + 10)
 8000f74:	4363      	muls	r3, r4
 8000f76:	4a88      	ldr	r2, [pc, #544]	@ (8001198 <main+0x6cc>)
 8000f78:	18b9      	adds	r1, r7, r2
 8000f7a:	600b      	str	r3, [r1, #0]
				freq = ad0_bitshift + (table_lookup) * 2;
 8000f7c:	23c1      	movs	r3, #193	@ 0xc1
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	18fb      	adds	r3, r7, r3
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	18ba      	adds	r2, r7, r2
 8000f88:	6812      	ldr	r2, [r2, #0]
 8000f8a:	18d3      	adds	r3, r2, r3
 8000f8c:	4a83      	ldr	r2, [pc, #524]	@ (800119c <main+0x6d0>)
 8000f8e:	18b9      	adds	r1, r7, r2
 8000f90:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 8000f92:	18bb      	adds	r3, r7, r2
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d102      	bne.n	8000fa0 <main+0x4d4>
					freq = 1;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	18ba      	adds	r2, r7, r2
 8000f9e:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 8000fa0:	2380      	movs	r3, #128	@ 0x80
 8000fa2:	05db      	lsls	r3, r3, #23
 8000fa4:	4a7d      	ldr	r2, [pc, #500]	@ (800119c <main+0x6d0>)
 8000fa6:	18ba      	adds	r2, r7, r2
 8000fa8:	6812      	ldr	r2, [r2, #0]
 8000faa:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8000fac:	4a7c      	ldr	r2, [pc, #496]	@ (80011a0 <main+0x6d4>)
 8000fae:	18bb      	adds	r3, r7, r2
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	18b9      	adds	r1, r7, r2
 8000fb6:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8000fb8:	18bb      	adds	r3, r7, r2
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a73      	ldr	r2, [pc, #460]	@ (800118c <main+0x6c0>)
 8000fbe:	18ba      	adds	r2, r7, r2
 8000fc0:	6811      	ldr	r1, [r2, #0]
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f7ff f92e 	bl	8000224 <__aeabi_uidivmod>
 8000fc8:	1e0b      	subs	r3, r1, #0
 8000fca:	d105      	bne.n	8000fd8 <main+0x50c>
					phase += 1;
 8000fcc:	4a70      	ldr	r2, [pc, #448]	@ (8001190 <main+0x6c4>)
 8000fce:	18bb      	adds	r3, r7, r2
 8000fd0:	18ba      	adds	r2, r7, r2
 8000fd2:	8812      	ldrh	r2, [r2, #0]
 8000fd4:	3201      	adds	r2, #1
 8000fd6:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8000fd8:	4a6d      	ldr	r2, [pc, #436]	@ (8001190 <main+0x6c4>)
 8000fda:	18bb      	adds	r3, r7, r2
 8000fdc:	18ba      	adds	r2, r7, r2
 8000fde:	8812      	ldrh	r2, [r2, #0]
 8000fe0:	21ff      	movs	r1, #255	@ 0xff
 8000fe2:	400a      	ands	r2, r1
 8000fe4:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8000fe6:	496e      	ldr	r1, [pc, #440]	@ (80011a0 <main+0x6d4>)
 8000fe8:	187b      	adds	r3, r7, r1
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	22ff      	movs	r2, #255	@ 0xff
 8000fee:	4013      	ands	r3, r2
 8000ff0:	187a      	adds	r2, r7, r1
 8000ff2:	6013      	str	r3, [r2, #0]
		}

		///// GROUP 2
		///// PITCHED

		if (group == 2) {
 8000ff4:	4b6c      	ldr	r3, [pc, #432]	@ (80011a8 <main+0x6dc>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d000      	beq.n	8000ffe <main+0x532>
 8000ffc:	e138      	b.n	8001270 <main+0x7a4>

			// DMA
			DMA1_Channel1->CMAR = (uint32_t) wave_LUT; // SrcAddress
 8000ffe:	4b6b      	ldr	r3, [pc, #428]	@ (80011ac <main+0x6e0>)
 8001000:	4a6b      	ldr	r2, [pc, #428]	@ (80011b0 <main+0x6e4>)
 8001002:	60da      	str	r2, [r3, #12]

			if (program_sel == 1) {
 8001004:	4b5f      	ldr	r3, [pc, #380]	@ (8001184 <main+0x6b8>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d15c      	bne.n	80010c6 <main+0x5fa>
				////////////////
				// PROGRAM 1 (4)

				ctr_scale = 1;
 800100c:	2301      	movs	r3, #1
 800100e:	4a5f      	ldr	r2, [pc, #380]	@ (800118c <main+0x6c0>)
 8001010:	18ba      	adds	r2, r7, r2
 8001012:	6013      	str	r3, [r2, #0]
				phase_add = (adcResultsDMA[1] >> 9);
 8001014:	4b5c      	ldr	r3, [pc, #368]	@ (8001188 <main+0x6bc>)
 8001016:	885b      	ldrh	r3, [r3, #2]
 8001018:	b29b      	uxth	r3, r3
 800101a:	0a5b      	lsrs	r3, r3, #9
 800101c:	b29a      	uxth	r2, r3
 800101e:	4b65      	ldr	r3, [pc, #404]	@ (80011b4 <main+0x6e8>)
 8001020:	18fb      	adds	r3, r7, r3
 8001022:	701a      	strb	r2, [r3, #0]
				table_lookup = sine[phase];
 8001024:	4b5a      	ldr	r3, [pc, #360]	@ (8001190 <main+0x6c4>)
 8001026:	18fb      	adds	r3, r7, r3
 8001028:	881a      	ldrh	r2, [r3, #0]
 800102a:	4b5a      	ldr	r3, [pc, #360]	@ (8001194 <main+0x6c8>)
 800102c:	0092      	lsls	r2, r2, #2
 800102e:	58d3      	ldr	r3, [r2, r3]
 8001030:	22c1      	movs	r2, #193	@ 0xc1
 8001032:	0112      	lsls	r2, r2, #4
 8001034:	18b9      	adds	r1, r7, r2
 8001036:	600b      	str	r3, [r1, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 3);
 8001038:	4b53      	ldr	r3, [pc, #332]	@ (8001188 <main+0x6bc>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	b29b      	uxth	r3, r3
 800103e:	08db      	lsrs	r3, r3, #3
 8001040:	b29b      	uxth	r3, r3
 8001042:	4955      	ldr	r1, [pc, #340]	@ (8001198 <main+0x6cc>)
 8001044:	1878      	adds	r0, r7, r1
 8001046:	6003      	str	r3, [r0, #0]
				freq = ad0_bitshift + (table_lookup) * 2;
 8001048:	18bb      	adds	r3, r7, r2
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	187a      	adds	r2, r7, r1
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	18d3      	adds	r3, r2, r3
 8001054:	4a51      	ldr	r2, [pc, #324]	@ (800119c <main+0x6d0>)
 8001056:	18b9      	adds	r1, r7, r2
 8001058:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 800105a:	18bb      	adds	r3, r7, r2
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d102      	bne.n	8001068 <main+0x59c>
					freq = 1;
 8001062:	2301      	movs	r3, #1
 8001064:	18ba      	adds	r2, r7, r2
 8001066:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 8001068:	2380      	movs	r3, #128	@ 0x80
 800106a:	05db      	lsls	r3, r3, #23
 800106c:	4a4b      	ldr	r2, [pc, #300]	@ (800119c <main+0x6d0>)
 800106e:	18ba      	adds	r2, r7, r2
 8001070:	6812      	ldr	r2, [r2, #0]
 8001072:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8001074:	4a4a      	ldr	r2, [pc, #296]	@ (80011a0 <main+0x6d4>)
 8001076:	18bb      	adds	r3, r7, r2
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	3301      	adds	r3, #1
 800107c:	18b9      	adds	r1, r7, r2
 800107e:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001080:	18bb      	adds	r3, r7, r2
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a41      	ldr	r2, [pc, #260]	@ (800118c <main+0x6c0>)
 8001086:	18ba      	adds	r2, r7, r2
 8001088:	6811      	ldr	r1, [r2, #0]
 800108a:	0018      	movs	r0, r3
 800108c:	f7ff f8ca 	bl	8000224 <__aeabi_uidivmod>
 8001090:	1e0b      	subs	r3, r1, #0
 8001092:	d109      	bne.n	80010a8 <main+0x5dc>
					phase += phase_add; // note!
 8001094:	4b47      	ldr	r3, [pc, #284]	@ (80011b4 <main+0x6e8>)
 8001096:	18fb      	adds	r3, r7, r3
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	b299      	uxth	r1, r3
 800109c:	4a3c      	ldr	r2, [pc, #240]	@ (8001190 <main+0x6c4>)
 800109e:	18bb      	adds	r3, r7, r2
 80010a0:	18ba      	adds	r2, r7, r2
 80010a2:	8812      	ldrh	r2, [r2, #0]
 80010a4:	188a      	adds	r2, r1, r2
 80010a6:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 80010a8:	4a39      	ldr	r2, [pc, #228]	@ (8001190 <main+0x6c4>)
 80010aa:	18bb      	adds	r3, r7, r2
 80010ac:	18ba      	adds	r2, r7, r2
 80010ae:	8812      	ldrh	r2, [r2, #0]
 80010b0:	21ff      	movs	r1, #255	@ 0xff
 80010b2:	400a      	ands	r2, r1
 80010b4:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 80010b6:	493a      	ldr	r1, [pc, #232]	@ (80011a0 <main+0x6d4>)
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	22ff      	movs	r2, #255	@ 0xff
 80010be:	4013      	ands	r3, r2
 80010c0:	187a      	adds	r2, r7, r1
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	e0d4      	b.n	8001270 <main+0x7a4>
			}

			else if (program_sel == 2) {
 80010c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001184 <main+0x6b8>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d000      	beq.n	80010d0 <main+0x604>
 80010ce:	e073      	b.n	80011b8 <main+0x6ec>
				////////////////
				// PROGRAM 2 (5)

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 80010d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <main+0x6bc>)
 80010d2:	885b      	ldrh	r3, [r3, #2]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	0a5b      	lsrs	r3, r3, #9
 80010d8:	b29b      	uxth	r3, r3
 80010da:	3301      	adds	r3, #1
 80010dc:	4a2b      	ldr	r2, [pc, #172]	@ (800118c <main+0x6c0>)
 80010de:	18ba      	adds	r2, r7, r2
 80010e0:	6013      	str	r3, [r2, #0]
				table_lookup = sine[phase];
 80010e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001190 <main+0x6c4>)
 80010e4:	18fb      	adds	r3, r7, r3
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001194 <main+0x6c8>)
 80010ea:	0092      	lsls	r2, r2, #2
 80010ec:	58d3      	ldr	r3, [r2, r3]
 80010ee:	22c1      	movs	r2, #193	@ 0xc1
 80010f0:	0112      	lsls	r2, r2, #4
 80010f2:	18b9      	adds	r1, r7, r2
 80010f4:	600b      	str	r3, [r1, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 2); // edited
 80010f6:	4b24      	ldr	r3, [pc, #144]	@ (8001188 <main+0x6bc>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	089b      	lsrs	r3, r3, #2
 80010fe:	b29b      	uxth	r3, r3
 8001100:	4925      	ldr	r1, [pc, #148]	@ (8001198 <main+0x6cc>)
 8001102:	1878      	adds	r0, r7, r1
 8001104:	6003      	str	r3, [r0, #0]
				freq = ad0_bitshift + (table_lookup) * 30;
 8001106:	18bb      	adds	r3, r7, r2
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	0013      	movs	r3, r2
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	1a9b      	subs	r3, r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	001a      	movs	r2, r3
 8001114:	187b      	adds	r3, r7, r1
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	189b      	adds	r3, r3, r2
 800111a:	4a20      	ldr	r2, [pc, #128]	@ (800119c <main+0x6d0>)
 800111c:	18b9      	adds	r1, r7, r2
 800111e:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 8001120:	18bb      	adds	r3, r7, r2
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <main+0x662>
					freq = 1;
 8001128:	2301      	movs	r3, #1
 800112a:	18ba      	adds	r2, r7, r2
 800112c:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	05db      	lsls	r3, r3, #23
 8001132:	4a1a      	ldr	r2, [pc, #104]	@ (800119c <main+0x6d0>)
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	6812      	ldr	r2, [r2, #0]
 8001138:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 800113a:	4a19      	ldr	r2, [pc, #100]	@ (80011a0 <main+0x6d4>)
 800113c:	18bb      	adds	r3, r7, r2
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	3301      	adds	r3, #1
 8001142:	18b9      	adds	r1, r7, r2
 8001144:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001146:	18bb      	adds	r3, r7, r2
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a10      	ldr	r2, [pc, #64]	@ (800118c <main+0x6c0>)
 800114c:	18ba      	adds	r2, r7, r2
 800114e:	6811      	ldr	r1, [r2, #0]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff f867 	bl	8000224 <__aeabi_uidivmod>
 8001156:	1e0b      	subs	r3, r1, #0
 8001158:	d105      	bne.n	8001166 <main+0x69a>
					phase += 10;
 800115a:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <main+0x6c4>)
 800115c:	18bb      	adds	r3, r7, r2
 800115e:	18ba      	adds	r2, r7, r2
 8001160:	8812      	ldrh	r2, [r2, #0]
 8001162:	320a      	adds	r2, #10
 8001164:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8001166:	4a0a      	ldr	r2, [pc, #40]	@ (8001190 <main+0x6c4>)
 8001168:	18bb      	adds	r3, r7, r2
 800116a:	18ba      	adds	r2, r7, r2
 800116c:	8812      	ldrh	r2, [r2, #0]
 800116e:	21ff      	movs	r1, #255	@ 0xff
 8001170:	400a      	ands	r2, r1
 8001172:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8001174:	490a      	ldr	r1, [pc, #40]	@ (80011a0 <main+0x6d4>)
 8001176:	187b      	adds	r3, r7, r1
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	22ff      	movs	r2, #255	@ 0xff
 800117c:	4013      	ands	r3, r2
 800117e:	187a      	adds	r2, r7, r1
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	e075      	b.n	8001270 <main+0x7a4>
 8001184:	20000804 	.word	0x20000804
 8001188:	20000e50 	.word	0x20000e50
 800118c:	00000c38 	.word	0x00000c38
 8001190:	00000c42 	.word	0x00000c42
 8001194:	20000000 	.word	0x20000000
 8001198:	00000c0c 	.word	0x00000c0c
 800119c:	00000c3c 	.word	0x00000c3c
 80011a0:	00000c44 	.word	0x00000c44
 80011a4:	00000c2c 	.word	0x00000c2c
 80011a8:	20000805 	.word	0x20000805
 80011ac:	40020008 	.word	0x40020008
 80011b0:	2000088c 	.word	0x2000088c
 80011b4:	00000c17 	.word	0x00000c17
			}

			else if (program_sel == 3) {
 80011b8:	4ba8      	ldr	r3, [pc, #672]	@ (800145c <main+0x990>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b03      	cmp	r3, #3
 80011be:	d157      	bne.n	8001270 <main+0x7a4>
				////////////////
				// PROGRAM 3 (6)

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 80011c0:	4ba7      	ldr	r3, [pc, #668]	@ (8001460 <main+0x994>)
 80011c2:	885b      	ldrh	r3, [r3, #2]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	0a5b      	lsrs	r3, r3, #9
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	3301      	adds	r3, #1
 80011cc:	4aa5      	ldr	r2, [pc, #660]	@ (8001464 <main+0x998>)
 80011ce:	18ba      	adds	r2, r7, r2
 80011d0:	6013      	str	r3, [r2, #0]
				table_lookup = saw_xmax[phase];
 80011d2:	4ba5      	ldr	r3, [pc, #660]	@ (8001468 <main+0x99c>)
 80011d4:	18fb      	adds	r3, r7, r3
 80011d6:	881a      	ldrh	r2, [r3, #0]
 80011d8:	4ba4      	ldr	r3, [pc, #656]	@ (800146c <main+0x9a0>)
 80011da:	49a5      	ldr	r1, [pc, #660]	@ (8001470 <main+0x9a4>)
 80011dc:	185b      	adds	r3, r3, r1
 80011de:	19db      	adds	r3, r3, r7
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	58d3      	ldr	r3, [r2, r3]
 80011e4:	22c1      	movs	r2, #193	@ 0xc1
 80011e6:	0112      	lsls	r2, r2, #4
 80011e8:	18b9      	adds	r1, r7, r2
 80011ea:	600b      	str	r3, [r1, #0]
				freq = (adcResultsDMA[0] >> 3) + ((table_lookup) * 11);
 80011ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001460 <main+0x994>)
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	08db      	lsrs	r3, r3, #3
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	0019      	movs	r1, r3
 80011f8:	18bb      	adds	r3, r7, r2
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	0013      	movs	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	189b      	adds	r3, r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	189b      	adds	r3, r3, r2
 8001206:	18cb      	adds	r3, r1, r3
 8001208:	4a9a      	ldr	r2, [pc, #616]	@ (8001474 <main+0x9a8>)
 800120a:	18b9      	adds	r1, r7, r2
 800120c:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 800120e:	18bb      	adds	r3, r7, r2
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d102      	bne.n	800121c <main+0x750>
					freq = 1;
 8001216:	2301      	movs	r3, #1
 8001218:	18ba      	adds	r2, r7, r2
 800121a:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 800121c:	2380      	movs	r3, #128	@ 0x80
 800121e:	05db      	lsls	r3, r3, #23
 8001220:	4a94      	ldr	r2, [pc, #592]	@ (8001474 <main+0x9a8>)
 8001222:	18ba      	adds	r2, r7, r2
 8001224:	6812      	ldr	r2, [r2, #0]
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8001228:	4a93      	ldr	r2, [pc, #588]	@ (8001478 <main+0x9ac>)
 800122a:	18bb      	adds	r3, r7, r2
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	18b9      	adds	r1, r7, r2
 8001232:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001234:	18bb      	adds	r3, r7, r2
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a8a      	ldr	r2, [pc, #552]	@ (8001464 <main+0x998>)
 800123a:	18ba      	adds	r2, r7, r2
 800123c:	6811      	ldr	r1, [r2, #0]
 800123e:	0018      	movs	r0, r3
 8001240:	f7fe fff0 	bl	8000224 <__aeabi_uidivmod>
 8001244:	1e0b      	subs	r3, r1, #0
 8001246:	d105      	bne.n	8001254 <main+0x788>
					phase += 1;
 8001248:	4a87      	ldr	r2, [pc, #540]	@ (8001468 <main+0x99c>)
 800124a:	18bb      	adds	r3, r7, r2
 800124c:	18ba      	adds	r2, r7, r2
 800124e:	8812      	ldrh	r2, [r2, #0]
 8001250:	3201      	adds	r2, #1
 8001252:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8001254:	4a84      	ldr	r2, [pc, #528]	@ (8001468 <main+0x99c>)
 8001256:	18bb      	adds	r3, r7, r2
 8001258:	18ba      	adds	r2, r7, r2
 800125a:	8812      	ldrh	r2, [r2, #0]
 800125c:	21ff      	movs	r1, #255	@ 0xff
 800125e:	400a      	ands	r2, r1
 8001260:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8001262:	4985      	ldr	r1, [pc, #532]	@ (8001478 <main+0x9ac>)
 8001264:	187b      	adds	r3, r7, r1
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	22ff      	movs	r2, #255	@ 0xff
 800126a:	4013      	ands	r3, r2
 800126c:	187a      	adds	r2, r7, r1
 800126e:	6013      	str	r3, [r2, #0]
		}

		///// GROUP 3
		///// SCATTERED

		if (group == 3) {
 8001270:	4b82      	ldr	r3, [pc, #520]	@ (800147c <main+0x9b0>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b03      	cmp	r3, #3
 8001276:	d001      	beq.n	800127c <main+0x7b0>
 8001278:	f000 fb7b 	bl	8001972 <main+0xea6>
			if (program_sel == 1) {
 800127c:	4b77      	ldr	r3, [pc, #476]	@ (800145c <main+0x990>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d000      	beq.n	8001286 <main+0x7ba>
 8001284:	e1b0      	b.n	80015e8 <main+0xb1c>
				////////////////
				// PROGRAM 1 (7)

				uint16_t envelope_clock = HAL_GetTick() % period; // debounce
 8001286:	f001 f971 	bl	800256c <HAL_GetTick>
 800128a:	0002      	movs	r2, r0
 800128c:	4c7c      	ldr	r4, [pc, #496]	@ (8001480 <main+0x9b4>)
 800128e:	193b      	adds	r3, r7, r4
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	0019      	movs	r1, r3
 8001294:	0010      	movs	r0, r2
 8001296:	f7fe ffc5 	bl	8000224 <__aeabi_uidivmod>
 800129a:	000b      	movs	r3, r1
 800129c:	001a      	movs	r2, r3
 800129e:	4b79      	ldr	r3, [pc, #484]	@ (8001484 <main+0x9b8>)
 80012a0:	18fb      	adds	r3, r7, r3
 80012a2:	801a      	strh	r2, [r3, #0]
				uint16_t multiplier = 1; // period/4;
 80012a4:	4b78      	ldr	r3, [pc, #480]	@ (8001488 <main+0x9bc>)
 80012a6:	18fb      	adds	r3, r7, r3
 80012a8:	2201      	movs	r2, #1
 80012aa:	801a      	strh	r2, [r3, #0]
				uint16_t marker_1 = period / 4;
 80012ac:	4b77      	ldr	r3, [pc, #476]	@ (800148c <main+0x9c0>)
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	193a      	adds	r2, r7, r4
 80012b2:	8812      	ldrh	r2, [r2, #0]
 80012b4:	0892      	lsrs	r2, r2, #2
 80012b6:	801a      	strh	r2, [r3, #0]
				uint16_t marker_2 = period / 2;
 80012b8:	23c0      	movs	r3, #192	@ 0xc0
 80012ba:	011b      	lsls	r3, r3, #4
 80012bc:	18fb      	adds	r3, r7, r3
 80012be:	193a      	adds	r2, r7, r4
 80012c0:	8812      	ldrh	r2, [r2, #0]
 80012c2:	0852      	lsrs	r2, r2, #1
 80012c4:	801a      	strh	r2, [r3, #0]
				uint16_t marker_3 = 3 * period / 4;
 80012c6:	193b      	adds	r3, r7, r4
 80012c8:	881a      	ldrh	r2, [r3, #0]
 80012ca:	0013      	movs	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	189b      	adds	r3, r3, r2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	da00      	bge.n	80012d6 <main+0x80a>
 80012d4:	3303      	adds	r3, #3
 80012d6:	109b      	asrs	r3, r3, #2
 80012d8:	001a      	movs	r2, r3
 80012da:	4b6d      	ldr	r3, [pc, #436]	@ (8001490 <main+0x9c4>)
 80012dc:	18fb      	adds	r3, r7, r3
 80012de:	801a      	strh	r2, [r3, #0]

				if (envelope_clock == 0) { // only reset the period every cycle, stops noise
 80012e0:	4b68      	ldr	r3, [pc, #416]	@ (8001484 <main+0x9b8>)
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	881b      	ldrh	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d15e      	bne.n	80013a8 <main+0x8dc>
					period = 300 + adcResultsDMA[1] / 500
 80012ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001460 <main+0x994>)
 80012ec:	885b      	ldrh	r3, [r3, #2]
 80012ee:	b29b      	uxth	r3, r3
							+ adcResultsDMA[0] / 800;
 80012f0:	22fa      	movs	r2, #250	@ 0xfa
 80012f2:	0051      	lsls	r1, r2, #1
 80012f4:	0018      	movs	r0, r3
 80012f6:	f7fe ff0f 	bl	8000118 <__udivsi3>
 80012fa:	0003      	movs	r3, r0
 80012fc:	b29c      	uxth	r4, r3
 80012fe:	4b58      	ldr	r3, [pc, #352]	@ (8001460 <main+0x994>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	b29b      	uxth	r3, r3
 8001304:	22c8      	movs	r2, #200	@ 0xc8
 8001306:	0091      	lsls	r1, r2, #2
 8001308:	0018      	movs	r0, r3
 800130a:	f7fe ff05 	bl	8000118 <__udivsi3>
 800130e:	0003      	movs	r3, r0
 8001310:	b29b      	uxth	r3, r3
 8001312:	18e3      	adds	r3, r4, r3
 8001314:	b29a      	uxth	r2, r3
					period = 300 + adcResultsDMA[1] / 500
 8001316:	495a      	ldr	r1, [pc, #360]	@ (8001480 <main+0x9b4>)
 8001318:	187b      	adds	r3, r7, r1
 800131a:	322d      	adds	r2, #45	@ 0x2d
 800131c:	32ff      	adds	r2, #255	@ 0xff
 800131e:	801a      	strh	r2, [r3, #0]
					if (period < 60)
 8001320:	000a      	movs	r2, r1
 8001322:	18bb      	adds	r3, r7, r2
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	2b3b      	cmp	r3, #59	@ 0x3b
 8001328:	d803      	bhi.n	8001332 <main+0x866>
						period = 60;
 800132a:	18bb      	adds	r3, r7, r2
 800132c:	223c      	movs	r2, #60	@ 0x3c
 800132e:	801a      	strh	r2, [r3, #0]
 8001330:	e00a      	b.n	8001348 <main+0x87c>
					else if (period > 600)
 8001332:	4953      	ldr	r1, [pc, #332]	@ (8001480 <main+0x9b4>)
 8001334:	187b      	adds	r3, r7, r1
 8001336:	881a      	ldrh	r2, [r3, #0]
 8001338:	2396      	movs	r3, #150	@ 0x96
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	429a      	cmp	r2, r3
 800133e:	d903      	bls.n	8001348 <main+0x87c>
						period = 600;
 8001340:	187b      	adds	r3, r7, r1
 8001342:	2296      	movs	r2, #150	@ 0x96
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	801a      	strh	r2, [r3, #0]
					period = period - period % 4; // must divide by 4
 8001348:	484d      	ldr	r0, [pc, #308]	@ (8001480 <main+0x9b4>)
 800134a:	183b      	adds	r3, r7, r0
 800134c:	183a      	adds	r2, r7, r0
 800134e:	8812      	ldrh	r2, [r2, #0]
 8001350:	2103      	movs	r1, #3
 8001352:	438a      	bics	r2, r1
 8001354:	801a      	strh	r2, [r3, #0]

					// marker 1 between 0 and 0.5 * period
					marker_1 = ((adcResultsDMA[0] % ADC_RANGE) * period)
 8001356:	4b42      	ldr	r3, [pc, #264]	@ (8001460 <main+0x994>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	b29b      	uxth	r3, r3
 800135c:	001a      	movs	r2, r3
 800135e:	183b      	adds	r3, r7, r0
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	4353      	muls	r3, r2
							/ (ADC_RANGE * 2);
 8001364:	2b00      	cmp	r3, #0
 8001366:	da02      	bge.n	800136e <main+0x8a2>
 8001368:	4a4a      	ldr	r2, [pc, #296]	@ (8001494 <main+0x9c8>)
 800136a:	4694      	mov	ip, r2
 800136c:	4463      	add	r3, ip
 800136e:	145b      	asrs	r3, r3, #17
 8001370:	001a      	movs	r2, r3
					marker_1 = ((adcResultsDMA[0] % ADC_RANGE) * period)
 8001372:	4b46      	ldr	r3, [pc, #280]	@ (800148c <main+0x9c0>)
 8001374:	18fb      	adds	r3, r7, r3
 8001376:	801a      	strh	r2, [r3, #0]

					// marker 3 between 0.5 and 1.0 * period
					marker_3 = ((adcResultsDMA[1] % ADC_RANGE) * period)
 8001378:	4b39      	ldr	r3, [pc, #228]	@ (8001460 <main+0x994>)
 800137a:	885b      	ldrh	r3, [r3, #2]
 800137c:	b29b      	uxth	r3, r3
 800137e:	001a      	movs	r2, r3
 8001380:	4b3f      	ldr	r3, [pc, #252]	@ (8001480 <main+0x9b4>)
 8001382:	18fb      	adds	r3, r7, r3
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	4353      	muls	r3, r2
							/ (ADC_RANGE * 2) + period / 2;
 8001388:	2b00      	cmp	r3, #0
 800138a:	da02      	bge.n	8001392 <main+0x8c6>
 800138c:	4a41      	ldr	r2, [pc, #260]	@ (8001494 <main+0x9c8>)
 800138e:	4694      	mov	ip, r2
 8001390:	4463      	add	r3, ip
 8001392:	145b      	asrs	r3, r3, #17
 8001394:	b299      	uxth	r1, r3
 8001396:	4b3a      	ldr	r3, [pc, #232]	@ (8001480 <main+0x9b4>)
 8001398:	18fb      	adds	r3, r7, r3
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	085b      	lsrs	r3, r3, #1
 800139e:	b29a      	uxth	r2, r3
					marker_3 = ((adcResultsDMA[1] % ADC_RANGE) * period)
 80013a0:	4b3b      	ldr	r3, [pc, #236]	@ (8001490 <main+0x9c4>)
 80013a2:	18fb      	adds	r3, r7, r3
 80013a4:	188a      	adds	r2, r1, r2
 80013a6:	801a      	strh	r2, [r3, #0]
				}

				// ATTACK -- ramp up
				if (envelope_clock < marker_1) {
 80013a8:	4c36      	ldr	r4, [pc, #216]	@ (8001484 <main+0x9b8>)
 80013aa:	193a      	adds	r2, r7, r4
 80013ac:	4937      	ldr	r1, [pc, #220]	@ (800148c <main+0x9c0>)
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	8812      	ldrh	r2, [r2, #0]
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d214      	bcs.n	80013e2 <main+0x916>
					multiplier = envelope_clock * ((period / 4) / marker_1);
 80013b8:	4b31      	ldr	r3, [pc, #196]	@ (8001480 <main+0x9b4>)
 80013ba:	18fb      	adds	r3, r7, r3
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	089b      	lsrs	r3, r3, #2
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	001a      	movs	r2, r3
 80013c4:	187b      	adds	r3, r7, r1
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	0019      	movs	r1, r3
 80013ca:	0010      	movs	r0, r2
 80013cc:	f7fe ff2e 	bl	800022c <__divsi3>
 80013d0:	0003      	movs	r3, r0
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001488 <main+0x9bc>)
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	1939      	adds	r1, r7, r4
 80013da:	8809      	ldrh	r1, [r1, #0]
 80013dc:	434a      	muls	r2, r1
 80013de:	801a      	strh	r2, [r3, #0]
 80013e0:	e037      	b.n	8001452 <main+0x986>
				}

				// SUSTAIN
				else if (envelope_clock < marker_2) {
 80013e2:	4b28      	ldr	r3, [pc, #160]	@ (8001484 <main+0x9b8>)
 80013e4:	18fa      	adds	r2, r7, r3
 80013e6:	23c0      	movs	r3, #192	@ 0xc0
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	18fb      	adds	r3, r7, r3
 80013ec:	8812      	ldrh	r2, [r2, #0]
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d207      	bcs.n	8001404 <main+0x938>
					multiplier = period / 4;
 80013f4:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <main+0x9bc>)
 80013f6:	18fb      	adds	r3, r7, r3
 80013f8:	4a21      	ldr	r2, [pc, #132]	@ (8001480 <main+0x9b4>)
 80013fa:	18ba      	adds	r2, r7, r2
 80013fc:	8812      	ldrh	r2, [r2, #0]
 80013fe:	0892      	lsrs	r2, r2, #2
 8001400:	801a      	strh	r2, [r3, #0]
 8001402:	e026      	b.n	8001452 <main+0x986>
				}

				// DECAY -- ramp down
				else if (envelope_clock < 3 * marker_3) {
 8001404:	481f      	ldr	r0, [pc, #124]	@ (8001484 <main+0x9b8>)
 8001406:	183b      	adds	r3, r7, r0
 8001408:	8819      	ldrh	r1, [r3, #0]
 800140a:	4d21      	ldr	r5, [pc, #132]	@ (8001490 <main+0x9c4>)
 800140c:	197b      	adds	r3, r7, r5
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	0013      	movs	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	189b      	adds	r3, r3, r2
 8001416:	4299      	cmp	r1, r3
 8001418:	da1b      	bge.n	8001452 <main+0x986>
					multiplier = (period - envelope_clock)
 800141a:	4919      	ldr	r1, [pc, #100]	@ (8001480 <main+0x9b4>)
 800141c:	187a      	adds	r2, r7, r1
 800141e:	183b      	adds	r3, r7, r0
 8001420:	8812      	ldrh	r2, [r2, #0]
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	b29c      	uxth	r4, r3
							* ((period / 4) / (marker_3 - marker_2));
 8001428:	187b      	adds	r3, r7, r1
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	089b      	lsrs	r3, r3, #2
 800142e:	b29b      	uxth	r3, r3
 8001430:	0018      	movs	r0, r3
 8001432:	197b      	adds	r3, r7, r5
 8001434:	881a      	ldrh	r2, [r3, #0]
 8001436:	23c0      	movs	r3, #192	@ 0xc0
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	18fb      	adds	r3, r7, r3
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	0019      	movs	r1, r3
 8001442:	f7fe fef3 	bl	800022c <__divsi3>
 8001446:	0003      	movs	r3, r0
					multiplier = (period - envelope_clock)
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <main+0x9bc>)
 800144c:	18fb      	adds	r3, r7, r3
 800144e:	4362      	muls	r2, r4
 8001450:	801a      	strh	r2, [r3, #0]
				}

				uint32_t tmp_wav[NS];
				for (uint16_t i = 0; i < NS; i++) {
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <main+0x9cc>)
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	2200      	movs	r2, #0
 8001458:	801a      	strh	r2, [r3, #0]
 800145a:	e058      	b.n	800150e <main+0xa42>
 800145c:	20000804 	.word	0x20000804
 8001460:	20000e50 	.word	0x20000e50
 8001464:	00000c38 	.word	0x00000c38
 8001468:	00000c42 	.word	0x00000c42
 800146c:	fffff7b8 	.word	0xfffff7b8
 8001470:	00000c48 	.word	0x00000c48
 8001474:	00000c3c 	.word	0x00000c3c
 8001478:	00000c44 	.word	0x00000c44
 800147c:	20000805 	.word	0x20000805
 8001480:	00000c36 	.word	0x00000c36
 8001484:	00000c02 	.word	0x00000c02
 8001488:	00000c2a 	.word	0x00000c2a
 800148c:	00000c28 	.word	0x00000c28
 8001490:	00000c26 	.word	0x00000c26
 8001494:	0001ffff 	.word	0x0001ffff
 8001498:	00000c24 	.word	0x00000c24
					uint16_t new_val = wave_LUT[i] * multiplier / (period / 4);
 800149c:	4ba8      	ldr	r3, [pc, #672]	@ (8001740 <main+0xc74>)
 800149e:	18fb      	adds	r3, r7, r3
 80014a0:	881a      	ldrh	r2, [r3, #0]
 80014a2:	4ba8      	ldr	r3, [pc, #672]	@ (8001744 <main+0xc78>)
 80014a4:	0092      	lsls	r2, r2, #2
 80014a6:	58d3      	ldr	r3, [r2, r3]
 80014a8:	4aa7      	ldr	r2, [pc, #668]	@ (8001748 <main+0xc7c>)
 80014aa:	18ba      	adds	r2, r7, r2
 80014ac:	8812      	ldrh	r2, [r2, #0]
 80014ae:	435a      	muls	r2, r3
 80014b0:	4ba6      	ldr	r3, [pc, #664]	@ (800174c <main+0xc80>)
 80014b2:	18fb      	adds	r3, r7, r3
 80014b4:	881b      	ldrh	r3, [r3, #0]
 80014b6:	089b      	lsrs	r3, r3, #2
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	0019      	movs	r1, r3
 80014bc:	0010      	movs	r0, r2
 80014be:	f7fe fe2b 	bl	8000118 <__udivsi3>
 80014c2:	0003      	movs	r3, r0
 80014c4:	001a      	movs	r2, r3
 80014c6:	49a2      	ldr	r1, [pc, #648]	@ (8001750 <main+0xc84>)
 80014c8:	187b      	adds	r3, r7, r1
 80014ca:	801a      	strh	r2, [r3, #0]
					if (new_val > 240)
 80014cc:	000a      	movs	r2, r1
 80014ce:	18bb      	adds	r3, r7, r2
 80014d0:	881b      	ldrh	r3, [r3, #0]
 80014d2:	2bf0      	cmp	r3, #240	@ 0xf0
 80014d4:	d902      	bls.n	80014dc <main+0xa10>
						new_val = 240;
 80014d6:	18bb      	adds	r3, r7, r2
 80014d8:	22f0      	movs	r2, #240	@ 0xf0
 80014da:	801a      	strh	r2, [r3, #0]
					if (new_val < 1)
 80014dc:	4a9c      	ldr	r2, [pc, #624]	@ (8001750 <main+0xc84>)
 80014de:	18bb      	adds	r3, r7, r2
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <main+0xa20>
						new_val = 1;
 80014e6:	18bb      	adds	r3, r7, r2
 80014e8:	2201      	movs	r2, #1
 80014ea:	801a      	strh	r2, [r3, #0]
					tmp_wav[i] = new_val;
 80014ec:	4894      	ldr	r0, [pc, #592]	@ (8001740 <main+0xc74>)
 80014ee:	183b      	adds	r3, r7, r0
 80014f0:	881a      	ldrh	r2, [r3, #0]
 80014f2:	4b97      	ldr	r3, [pc, #604]	@ (8001750 <main+0xc84>)
 80014f4:	18fb      	adds	r3, r7, r3
 80014f6:	8819      	ldrh	r1, [r3, #0]
 80014f8:	4b96      	ldr	r3, [pc, #600]	@ (8001754 <main+0xc88>)
 80014fa:	4c97      	ldr	r4, [pc, #604]	@ (8001758 <main+0xc8c>)
 80014fc:	191b      	adds	r3, r3, r4
 80014fe:	19db      	adds	r3, r3, r7
 8001500:	0092      	lsls	r2, r2, #2
 8001502:	50d1      	str	r1, [r2, r3]
				for (uint16_t i = 0; i < NS; i++) {
 8001504:	183b      	adds	r3, r7, r0
 8001506:	881a      	ldrh	r2, [r3, #0]
 8001508:	183b      	adds	r3, r7, r0
 800150a:	3201      	adds	r2, #1
 800150c:	801a      	strh	r2, [r3, #0]
 800150e:	4b8c      	ldr	r3, [pc, #560]	@ (8001740 <main+0xc74>)
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	2bff      	cmp	r3, #255	@ 0xff
 8001516:	d9c1      	bls.n	800149c <main+0x9d0>
				}
				DMA1_Channel1->CMAR = (uint32_t) tmp_wav; // SrcAddress
 8001518:	4b90      	ldr	r3, [pc, #576]	@ (800175c <main+0xc90>)
 800151a:	003a      	movs	r2, r7
 800151c:	60da      	str	r2, [r3, #12]

				ctr_scale = (adcResultsDMA[1] >> 9) + 1;
 800151e:	4b90      	ldr	r3, [pc, #576]	@ (8001760 <main+0xc94>)
 8001520:	885b      	ldrh	r3, [r3, #2]
 8001522:	b29b      	uxth	r3, r3
 8001524:	0a5b      	lsrs	r3, r3, #9
 8001526:	b29b      	uxth	r3, r3
 8001528:	3301      	adds	r3, #1
 800152a:	4a8e      	ldr	r2, [pc, #568]	@ (8001764 <main+0xc98>)
 800152c:	18ba      	adds	r2, r7, r2
 800152e:	6013      	str	r3, [r2, #0]
				table_lookup = sine[phase];
 8001530:	4b8d      	ldr	r3, [pc, #564]	@ (8001768 <main+0xc9c>)
 8001532:	18fb      	adds	r3, r7, r3
 8001534:	881a      	ldrh	r2, [r3, #0]
 8001536:	4b8d      	ldr	r3, [pc, #564]	@ (800176c <main+0xca0>)
 8001538:	0092      	lsls	r2, r2, #2
 800153a:	58d3      	ldr	r3, [r2, r3]
 800153c:	22c1      	movs	r2, #193	@ 0xc1
 800153e:	0112      	lsls	r2, r2, #4
 8001540:	18b9      	adds	r1, r7, r2
 8001542:	600b      	str	r3, [r1, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 4);
 8001544:	4b86      	ldr	r3, [pc, #536]	@ (8001760 <main+0xc94>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	b29b      	uxth	r3, r3
 800154a:	091b      	lsrs	r3, r3, #4
 800154c:	b29b      	uxth	r3, r3
 800154e:	4988      	ldr	r1, [pc, #544]	@ (8001770 <main+0xca4>)
 8001550:	1878      	adds	r0, r7, r1
 8001552:	6003      	str	r3, [r0, #0]
				freq = ad0_bitshift + (table_lookup) * 20;
 8001554:	18bb      	adds	r3, r7, r2
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	0013      	movs	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	189b      	adds	r3, r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	001a      	movs	r2, r3
 8001562:	187b      	adds	r3, r7, r1
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	189b      	adds	r3, r3, r2
 8001568:	4a82      	ldr	r2, [pc, #520]	@ (8001774 <main+0xca8>)
 800156a:	18b9      	adds	r1, r7, r2
 800156c:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 800156e:	18bb      	adds	r3, r7, r2
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <main+0xab0>
					freq = 1;
 8001576:	2301      	movs	r3, #1
 8001578:	18ba      	adds	r2, r7, r2
 800157a:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 800157c:	2380      	movs	r3, #128	@ 0x80
 800157e:	05db      	lsls	r3, r3, #23
 8001580:	4a7c      	ldr	r2, [pc, #496]	@ (8001774 <main+0xca8>)
 8001582:	18ba      	adds	r2, r7, r2
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8001588:	4a7b      	ldr	r2, [pc, #492]	@ (8001778 <main+0xcac>)
 800158a:	18bb      	adds	r3, r7, r2
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	3301      	adds	r3, #1
 8001590:	18b9      	adds	r1, r7, r2
 8001592:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001594:	18bb      	adds	r3, r7, r2
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a72      	ldr	r2, [pc, #456]	@ (8001764 <main+0xc98>)
 800159a:	18ba      	adds	r2, r7, r2
 800159c:	6811      	ldr	r1, [r2, #0]
 800159e:	0018      	movs	r0, r3
 80015a0:	f7fe fe40 	bl	8000224 <__aeabi_uidivmod>
 80015a4:	1e0b      	subs	r3, r1, #0
 80015a6:	d110      	bne.n	80015ca <main+0xafe>
					phase += rand() % NS;
 80015a8:	f004 fda0 	bl	80060ec <rand>
 80015ac:	0003      	movs	r3, r0
 80015ae:	4a73      	ldr	r2, [pc, #460]	@ (800177c <main+0xcb0>)
 80015b0:	4013      	ands	r3, r2
 80015b2:	d503      	bpl.n	80015bc <main+0xaf0>
 80015b4:	3b01      	subs	r3, #1
 80015b6:	4a72      	ldr	r2, [pc, #456]	@ (8001780 <main+0xcb4>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	3301      	adds	r3, #1
 80015bc:	b299      	uxth	r1, r3
 80015be:	4a6a      	ldr	r2, [pc, #424]	@ (8001768 <main+0xc9c>)
 80015c0:	18bb      	adds	r3, r7, r2
 80015c2:	18ba      	adds	r2, r7, r2
 80015c4:	8812      	ldrh	r2, [r2, #0]
 80015c6:	188a      	adds	r2, r1, r2
 80015c8:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 80015ca:	4a67      	ldr	r2, [pc, #412]	@ (8001768 <main+0xc9c>)
 80015cc:	18bb      	adds	r3, r7, r2
 80015ce:	18ba      	adds	r2, r7, r2
 80015d0:	8812      	ldrh	r2, [r2, #0]
 80015d2:	21ff      	movs	r1, #255	@ 0xff
 80015d4:	400a      	ands	r2, r1
 80015d6:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 80015d8:	4967      	ldr	r1, [pc, #412]	@ (8001778 <main+0xcac>)
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	22ff      	movs	r2, #255	@ 0xff
 80015e0:	4013      	ands	r3, r2
 80015e2:	187a      	adds	r2, r7, r1
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	e1c4      	b.n	8001972 <main+0xea6>
			}

			else if (program_sel == 2) {
 80015e8:	4b66      	ldr	r3, [pc, #408]	@ (8001784 <main+0xcb8>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d000      	beq.n	80015f2 <main+0xb26>
 80015f0:	e152      	b.n	8001898 <main+0xdcc>
				////////////////
				// PROGRAM 2 (8)
				// ENVELOPE FUNC 1 - CONTROLS FROM BOTH DMAS

				uint16_t period = adcResultsDMA[1] / 1000
 80015f2:	4b5b      	ldr	r3, [pc, #364]	@ (8001760 <main+0xc94>)
 80015f4:	885b      	ldrh	r3, [r3, #2]
 80015f6:	b29b      	uxth	r3, r3
						+ adcResultsDMA[0] / 1000;
 80015f8:	22fa      	movs	r2, #250	@ 0xfa
 80015fa:	0091      	lsls	r1, r2, #2
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7fe fd8b 	bl	8000118 <__udivsi3>
 8001602:	0003      	movs	r3, r0
 8001604:	b29c      	uxth	r4, r3
 8001606:	4b56      	ldr	r3, [pc, #344]	@ (8001760 <main+0xc94>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	b29b      	uxth	r3, r3
 800160c:	22fa      	movs	r2, #250	@ 0xfa
 800160e:	0091      	lsls	r1, r2, #2
 8001610:	0018      	movs	r0, r3
 8001612:	f7fe fd81 	bl	8000118 <__udivsi3>
 8001616:	0003      	movs	r3, r0
 8001618:	b29a      	uxth	r2, r3
				uint16_t period = adcResultsDMA[1] / 1000
 800161a:	21c2      	movs	r1, #194	@ 0xc2
 800161c:	0109      	lsls	r1, r1, #4
 800161e:	187b      	adds	r3, r7, r1
 8001620:	18a2      	adds	r2, r4, r2
 8001622:	801a      	strh	r2, [r3, #0]
				if (period < 60)
 8001624:	187b      	adds	r3, r7, r1
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	2b3b      	cmp	r3, #59	@ 0x3b
 800162a:	d802      	bhi.n	8001632 <main+0xb66>
					period = 60;
 800162c:	187b      	adds	r3, r7, r1
 800162e:	223c      	movs	r2, #60	@ 0x3c
 8001630:	801a      	strh	r2, [r3, #0]
				period = period - period % 4; // must divide by 4
 8001632:	24c2      	movs	r4, #194	@ 0xc2
 8001634:	0124      	lsls	r4, r4, #4
 8001636:	193b      	adds	r3, r7, r4
 8001638:	193a      	adds	r2, r7, r4
 800163a:	8812      	ldrh	r2, [r2, #0]
 800163c:	2103      	movs	r1, #3
 800163e:	438a      	bics	r2, r1
 8001640:	801a      	strh	r2, [r3, #0]
				uint16_t envelope_clock = HAL_GetTick() % period; // debounce
 8001642:	f000 ff93 	bl	800256c <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	193b      	adds	r3, r7, r4
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	0019      	movs	r1, r3
 800164e:	0010      	movs	r0, r2
 8001650:	f7fe fde8 	bl	8000224 <__aeabi_uidivmod>
 8001654:	000b      	movs	r3, r1
 8001656:	001a      	movs	r2, r3
 8001658:	484b      	ldr	r0, [pc, #300]	@ (8001788 <main+0xcbc>)
 800165a:	183b      	adds	r3, r7, r0
 800165c:	801a      	strh	r2, [r3, #0]
				uint16_t divisor = period / 4; // period/4;
 800165e:	4d4b      	ldr	r5, [pc, #300]	@ (800178c <main+0xcc0>)
 8001660:	197b      	adds	r3, r7, r5
 8001662:	0021      	movs	r1, r4
 8001664:	187a      	adds	r2, r7, r1
 8001666:	8812      	ldrh	r2, [r2, #0]
 8001668:	0892      	lsrs	r2, r2, #2
 800166a:	801a      	strh	r2, [r3, #0]

				// ATTACK -- ramp up
				if (envelope_clock < period / 4) {
 800166c:	187b      	adds	r3, r7, r1
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	b29b      	uxth	r3, r3
 8001674:	183a      	adds	r2, r7, r0
 8001676:	8812      	ldrh	r2, [r2, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d20b      	bcs.n	8001694 <main+0xbc8>
					divisor = (period / 4 - envelope_clock) + 1;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	089b      	lsrs	r3, r3, #2
 8001682:	b29a      	uxth	r2, r3
 8001684:	183b      	adds	r3, r7, r0
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	b29a      	uxth	r2, r3
 800168c:	197b      	adds	r3, r7, r5
 800168e:	3201      	adds	r2, #1
 8001690:	801a      	strh	r2, [r3, #0]
 8001692:	e03e      	b.n	8001712 <main+0xc46>
				}

				// SUSTAIN
				else if (envelope_clock < period / 2) {
 8001694:	23c2      	movs	r3, #194	@ 0xc2
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	b29b      	uxth	r3, r3
 80016a0:	4a39      	ldr	r2, [pc, #228]	@ (8001788 <main+0xcbc>)
 80016a2:	18ba      	adds	r2, r7, r2
 80016a4:	8812      	ldrh	r2, [r2, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d204      	bcs.n	80016b4 <main+0xbe8>
					divisor = 1;
 80016aa:	4b38      	ldr	r3, [pc, #224]	@ (800178c <main+0xcc0>)
 80016ac:	18fb      	adds	r3, r7, r3
 80016ae:	2201      	movs	r2, #1
 80016b0:	801a      	strh	r2, [r3, #0]
 80016b2:	e02e      	b.n	8001712 <main+0xc46>
				}

				// DECAY -- ramp down
				else if (envelope_clock < 3 * period / 4) {
 80016b4:	4b34      	ldr	r3, [pc, #208]	@ (8001788 <main+0xcbc>)
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	8819      	ldrh	r1, [r3, #0]
 80016ba:	23c2      	movs	r3, #194	@ 0xc2
 80016bc:	011b      	lsls	r3, r3, #4
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	881a      	ldrh	r2, [r3, #0]
 80016c2:	0013      	movs	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	189b      	adds	r3, r3, r2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da00      	bge.n	80016ce <main+0xc02>
 80016cc:	3303      	adds	r3, #3
 80016ce:	109b      	asrs	r3, r3, #2
 80016d0:	4299      	cmp	r1, r3
 80016d2:	da16      	bge.n	8001702 <main+0xc36>
					divisor = (envelope_clock - 3 * period / 4) + 1;
 80016d4:	23c2      	movs	r3, #194	@ 0xc2
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	881a      	ldrh	r2, [r3, #0]
 80016dc:	0013      	movs	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	189b      	adds	r3, r3, r2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	da00      	bge.n	80016e8 <main+0xc1c>
 80016e6:	3303      	adds	r3, #3
 80016e8:	109b      	asrs	r3, r3, #2
 80016ea:	425b      	negs	r3, r3
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	4b26      	ldr	r3, [pc, #152]	@ (8001788 <main+0xcbc>)
 80016f0:	18fb      	adds	r3, r7, r3
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	18d3      	adds	r3, r2, r3
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	4b24      	ldr	r3, [pc, #144]	@ (800178c <main+0xcc0>)
 80016fa:	18fb      	adds	r3, r7, r3
 80016fc:	3201      	adds	r2, #1
 80016fe:	801a      	strh	r2, [r3, #0]
 8001700:	e007      	b.n	8001712 <main+0xc46>
				}

				else
					divisor = period / 4;
 8001702:	4b22      	ldr	r3, [pc, #136]	@ (800178c <main+0xcc0>)
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	22c2      	movs	r2, #194	@ 0xc2
 8001708:	0112      	lsls	r2, r2, #4
 800170a:	18ba      	adds	r2, r7, r2
 800170c:	8812      	ldrh	r2, [r2, #0]
 800170e:	0892      	lsrs	r2, r2, #2
 8001710:	801a      	strh	r2, [r3, #0]

				uint32_t divisor_scaled = (divisor * 100 / period);
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <main+0xcc0>)
 8001714:	18fb      	adds	r3, r7, r3
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	2264      	movs	r2, #100	@ 0x64
 800171a:	435a      	muls	r2, r3
 800171c:	23c2      	movs	r3, #194	@ 0xc2
 800171e:	011b      	lsls	r3, r3, #4
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	0019      	movs	r1, r3
 8001726:	0010      	movs	r0, r2
 8001728:	f7fe fd80 	bl	800022c <__divsi3>
 800172c:	0003      	movs	r3, r0
 800172e:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <main+0xcc4>)
 8001730:	18ba      	adds	r2, r7, r2
 8001732:	6013      	str	r3, [r2, #0]

				uint32_t tmp_wav[NS];
				for (int i = 0; i < NS; i++)
 8001734:	2300      	movs	r3, #0
 8001736:	4a17      	ldr	r2, [pc, #92]	@ (8001794 <main+0xcc8>)
 8001738:	18ba      	adds	r2, r7, r2
 800173a:	6013      	str	r3, [r2, #0]
 800173c:	e047      	b.n	80017ce <main+0xd02>
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	00000c24 	.word	0x00000c24
 8001744:	2000088c 	.word	0x2000088c
 8001748:	00000c2a 	.word	0x00000c2a
 800174c:	00000c36 	.word	0x00000c36
 8001750:	00000c22 	.word	0x00000c22
 8001754:	fffff3b8 	.word	0xfffff3b8
 8001758:	00000c48 	.word	0x00000c48
 800175c:	40020008 	.word	0x40020008
 8001760:	20000e50 	.word	0x20000e50
 8001764:	00000c38 	.word	0x00000c38
 8001768:	00000c42 	.word	0x00000c42
 800176c:	20000000 	.word	0x20000000
 8001770:	00000c0c 	.word	0x00000c0c
 8001774:	00000c3c 	.word	0x00000c3c
 8001778:	00000c44 	.word	0x00000c44
 800177c:	800000ff 	.word	0x800000ff
 8001780:	ffffff00 	.word	0xffffff00
 8001784:	20000804 	.word	0x20000804
 8001788:	00000c0a 	.word	0x00000c0a
 800178c:	00000c1e 	.word	0x00000c1e
 8001790:	00000c04 	.word	0x00000c04
 8001794:	00000c18 	.word	0x00000c18
					tmp_wav[i] = wave_LUT[i] / divisor_scaled;
 8001798:	4b95      	ldr	r3, [pc, #596]	@ (80019f0 <main+0xf24>)
 800179a:	4c96      	ldr	r4, [pc, #600]	@ (80019f4 <main+0xf28>)
 800179c:	193a      	adds	r2, r7, r4
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	0092      	lsls	r2, r2, #2
 80017a2:	58d3      	ldr	r3, [r2, r3]
 80017a4:	4a94      	ldr	r2, [pc, #592]	@ (80019f8 <main+0xf2c>)
 80017a6:	18ba      	adds	r2, r7, r2
 80017a8:	6811      	ldr	r1, [r2, #0]
 80017aa:	0018      	movs	r0, r3
 80017ac:	f7fe fcb4 	bl	8000118 <__udivsi3>
 80017b0:	0003      	movs	r3, r0
 80017b2:	0019      	movs	r1, r3
 80017b4:	4b91      	ldr	r3, [pc, #580]	@ (80019fc <main+0xf30>)
 80017b6:	4a92      	ldr	r2, [pc, #584]	@ (8001a00 <main+0xf34>)
 80017b8:	189b      	adds	r3, r3, r2
 80017ba:	19db      	adds	r3, r3, r7
 80017bc:	193a      	adds	r2, r7, r4
 80017be:	6812      	ldr	r2, [r2, #0]
 80017c0:	0092      	lsls	r2, r2, #2
 80017c2:	50d1      	str	r1, [r2, r3]
				for (int i = 0; i < NS; i++)
 80017c4:	193b      	adds	r3, r7, r4
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	3301      	adds	r3, #1
 80017ca:	193a      	adds	r2, r7, r4
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b89      	ldr	r3, [pc, #548]	@ (80019f4 <main+0xf28>)
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2bff      	cmp	r3, #255	@ 0xff
 80017d6:	dddf      	ble.n	8001798 <main+0xccc>
				DMA1_Channel1->CMAR = (uint32_t) tmp_wav; // SrcAddress
 80017d8:	4b8a      	ldr	r3, [pc, #552]	@ (8001a04 <main+0xf38>)
 80017da:	003a      	movs	r2, r7
 80017dc:	60da      	str	r2, [r3, #12]

				ctr_scale = 1;
 80017de:	2301      	movs	r3, #1
 80017e0:	4a89      	ldr	r2, [pc, #548]	@ (8001a08 <main+0xf3c>)
 80017e2:	18ba      	adds	r2, r7, r2
 80017e4:	6013      	str	r3, [r2, #0]
				phase_add = (adcResultsDMA[1] >> 8);
 80017e6:	4b89      	ldr	r3, [pc, #548]	@ (8001a0c <main+0xf40>)
 80017e8:	885b      	ldrh	r3, [r3, #2]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b87      	ldr	r3, [pc, #540]	@ (8001a10 <main+0xf44>)
 80017f2:	18fb      	adds	r3, r7, r3
 80017f4:	701a      	strb	r2, [r3, #0]
				table_lookup = sine[phase];
 80017f6:	4b87      	ldr	r3, [pc, #540]	@ (8001a14 <main+0xf48>)
 80017f8:	18fb      	adds	r3, r7, r3
 80017fa:	881a      	ldrh	r2, [r3, #0]
 80017fc:	4b86      	ldr	r3, [pc, #536]	@ (8001a18 <main+0xf4c>)
 80017fe:	0092      	lsls	r2, r2, #2
 8001800:	58d3      	ldr	r3, [r2, r3]
 8001802:	22c1      	movs	r2, #193	@ 0xc1
 8001804:	0112      	lsls	r2, r2, #4
 8001806:	18b9      	adds	r1, r7, r2
 8001808:	600b      	str	r3, [r1, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 3);
 800180a:	4b80      	ldr	r3, [pc, #512]	@ (8001a0c <main+0xf40>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	b29b      	uxth	r3, r3
 8001810:	08db      	lsrs	r3, r3, #3
 8001812:	b29b      	uxth	r3, r3
 8001814:	4981      	ldr	r1, [pc, #516]	@ (8001a1c <main+0xf50>)
 8001816:	1878      	adds	r0, r7, r1
 8001818:	6003      	str	r3, [r0, #0]
				freq = ad0_bitshift + (table_lookup) * 2;
 800181a:	18bb      	adds	r3, r7, r2
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	187a      	adds	r2, r7, r1
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	18d3      	adds	r3, r2, r3
 8001826:	4a7e      	ldr	r2, [pc, #504]	@ (8001a20 <main+0xf54>)
 8001828:	18b9      	adds	r1, r7, r2
 800182a:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 800182c:	18bb      	adds	r3, r7, r2
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <main+0xd6e>
					freq = 1;
 8001834:	2301      	movs	r3, #1
 8001836:	18ba      	adds	r2, r7, r2
 8001838:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 800183a:	2380      	movs	r3, #128	@ 0x80
 800183c:	05db      	lsls	r3, r3, #23
 800183e:	4a78      	ldr	r2, [pc, #480]	@ (8001a20 <main+0xf54>)
 8001840:	18ba      	adds	r2, r7, r2
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8001846:	4a77      	ldr	r2, [pc, #476]	@ (8001a24 <main+0xf58>)
 8001848:	18bb      	adds	r3, r7, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	18b9      	adds	r1, r7, r2
 8001850:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001852:	18bb      	adds	r3, r7, r2
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a6c      	ldr	r2, [pc, #432]	@ (8001a08 <main+0xf3c>)
 8001858:	18ba      	adds	r2, r7, r2
 800185a:	6811      	ldr	r1, [r2, #0]
 800185c:	0018      	movs	r0, r3
 800185e:	f7fe fce1 	bl	8000224 <__aeabi_uidivmod>
 8001862:	1e0b      	subs	r3, r1, #0
 8001864:	d109      	bne.n	800187a <main+0xdae>
					phase += phase_add; // note!
 8001866:	4b6a      	ldr	r3, [pc, #424]	@ (8001a10 <main+0xf44>)
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	b299      	uxth	r1, r3
 800186e:	4a69      	ldr	r2, [pc, #420]	@ (8001a14 <main+0xf48>)
 8001870:	18bb      	adds	r3, r7, r2
 8001872:	18ba      	adds	r2, r7, r2
 8001874:	8812      	ldrh	r2, [r2, #0]
 8001876:	188a      	adds	r2, r1, r2
 8001878:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 800187a:	4a66      	ldr	r2, [pc, #408]	@ (8001a14 <main+0xf48>)
 800187c:	18bb      	adds	r3, r7, r2
 800187e:	18ba      	adds	r2, r7, r2
 8001880:	8812      	ldrh	r2, [r2, #0]
 8001882:	21ff      	movs	r1, #255	@ 0xff
 8001884:	400a      	ands	r2, r1
 8001886:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8001888:	4966      	ldr	r1, [pc, #408]	@ (8001a24 <main+0xf58>)
 800188a:	187b      	adds	r3, r7, r1
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	22ff      	movs	r2, #255	@ 0xff
 8001890:	4013      	ands	r3, r2
 8001892:	187a      	adds	r2, r7, r1
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	e06c      	b.n	8001972 <main+0xea6>
			}

			else if (program_sel == 3) {
 8001898:	4b63      	ldr	r3, [pc, #396]	@ (8001a28 <main+0xf5c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d168      	bne.n	8001972 <main+0xea6>
				////////////////
				// PROGRAM 3 (9)
				// ULTIMATE QUESTION OF LIFE

				// DMA
				DMA1_Channel1->CMAR = (uint32_t) wave_LUT; // SrcAddress
 80018a0:	4b58      	ldr	r3, [pc, #352]	@ (8001a04 <main+0xf38>)
 80018a2:	4a53      	ldr	r2, [pc, #332]	@ (80019f0 <main+0xf24>)
 80018a4:	60da      	str	r2, [r3, #12]
				ctr_scale = (adcResultsDMA[1] >> 9) + 1; //9
 80018a6:	4b59      	ldr	r3, [pc, #356]	@ (8001a0c <main+0xf40>)
 80018a8:	885b      	ldrh	r3, [r3, #2]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	0a5b      	lsrs	r3, r3, #9
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	3301      	adds	r3, #1
 80018b2:	4a55      	ldr	r2, [pc, #340]	@ (8001a08 <main+0xf3c>)
 80018b4:	18ba      	adds	r2, r7, r2
 80018b6:	6013      	str	r3, [r2, #0]

				table_lookup = sine[phase];
 80018b8:	4b56      	ldr	r3, [pc, #344]	@ (8001a14 <main+0xf48>)
 80018ba:	18fb      	adds	r3, r7, r3
 80018bc:	881a      	ldrh	r2, [r3, #0]
 80018be:	4b56      	ldr	r3, [pc, #344]	@ (8001a18 <main+0xf4c>)
 80018c0:	0092      	lsls	r2, r2, #2
 80018c2:	58d3      	ldr	r3, [r2, r3]
 80018c4:	21c1      	movs	r1, #193	@ 0xc1
 80018c6:	0109      	lsls	r1, r1, #4
 80018c8:	187a      	adds	r2, r7, r1
 80018ca:	6013      	str	r3, [r2, #0]
				ad0_bitshift = (adcResultsDMA[0] >> 3);
 80018cc:	4b4f      	ldr	r3, [pc, #316]	@ (8001a0c <main+0xf40>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	08db      	lsrs	r3, r3, #3
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	4851      	ldr	r0, [pc, #324]	@ (8001a1c <main+0xf50>)
 80018d8:	183a      	adds	r2, r7, r0
 80018da:	6013      	str	r3, [r2, #0]
				freq = ad0_bitshift
						+ (table_lookup) * ((adcResultsDMA[0] >> 7) + 1); //10
 80018dc:	4b4b      	ldr	r3, [pc, #300]	@ (8001a0c <main+0xf40>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	09db      	lsrs	r3, r3, #7
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	3301      	adds	r3, #1
 80018e8:	001a      	movs	r2, r3
 80018ea:	187b      	adds	r3, r7, r1
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4353      	muls	r3, r2
				freq = ad0_bitshift
 80018f0:	183a      	adds	r2, r7, r0
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	18d3      	adds	r3, r2, r3
 80018f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001a20 <main+0xf54>)
 80018f8:	18b9      	adds	r1, r7, r2
 80018fa:	600b      	str	r3, [r1, #0]

				if (freq <= 0)
 80018fc:	18bb      	adds	r3, r7, r2
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <main+0xe3e>
					freq = 1;
 8001904:	2301      	movs	r3, #1
 8001906:	18ba      	adds	r2, r7, r2
 8001908:	6013      	str	r3, [r2, #0]
				TIM2->ARR = freq;
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	05db      	lsls	r3, r3, #23
 800190e:	4a44      	ldr	r2, [pc, #272]	@ (8001a20 <main+0xf54>)
 8001910:	18ba      	adds	r2, r7, r2
 8001912:	6812      	ldr	r2, [r2, #0]
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c

				ctr += 1;
 8001916:	4a43      	ldr	r2, [pc, #268]	@ (8001a24 <main+0xf58>)
 8001918:	18bb      	adds	r3, r7, r2
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	3301      	adds	r3, #1
 800191e:	18b9      	adds	r1, r7, r2
 8001920:	600b      	str	r3, [r1, #0]
				if (ctr % ctr_scale == 0) {
 8001922:	18bb      	adds	r3, r7, r2
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a38      	ldr	r2, [pc, #224]	@ (8001a08 <main+0xf3c>)
 8001928:	18ba      	adds	r2, r7, r2
 800192a:	6811      	ldr	r1, [r2, #0]
 800192c:	0018      	movs	r0, r3
 800192e:	f7fe fc79 	bl	8000224 <__aeabi_uidivmod>
 8001932:	1e0b      	subs	r3, r1, #0
 8001934:	d10f      	bne.n	8001956 <main+0xe8a>
					phase += (rand() % 42) + 1;
 8001936:	f004 fbd9 	bl	80060ec <rand>
 800193a:	0003      	movs	r3, r0
 800193c:	212a      	movs	r1, #42	@ 0x2a
 800193e:	0018      	movs	r0, r3
 8001940:	f7fe fd5a 	bl	80003f8 <__aeabi_idivmod>
 8001944:	000b      	movs	r3, r1
 8001946:	3301      	adds	r3, #1
 8001948:	b299      	uxth	r1, r3
 800194a:	4a32      	ldr	r2, [pc, #200]	@ (8001a14 <main+0xf48>)
 800194c:	18bb      	adds	r3, r7, r2
 800194e:	18ba      	adds	r2, r7, r2
 8001950:	8812      	ldrh	r2, [r2, #0]
 8001952:	188a      	adds	r2, r1, r2
 8001954:	801a      	strh	r2, [r3, #0]
				}

				phase = phase % NS;
 8001956:	4a2f      	ldr	r2, [pc, #188]	@ (8001a14 <main+0xf48>)
 8001958:	18bb      	adds	r3, r7, r2
 800195a:	18ba      	adds	r2, r7, r2
 800195c:	8812      	ldrh	r2, [r2, #0]
 800195e:	21ff      	movs	r1, #255	@ 0xff
 8001960:	400a      	ands	r2, r1
 8001962:	801a      	strh	r2, [r3, #0]
				ctr = ctr % NS;
 8001964:	492f      	ldr	r1, [pc, #188]	@ (8001a24 <main+0xf58>)
 8001966:	187b      	adds	r3, r7, r1
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	22ff      	movs	r2, #255	@ 0xff
 800196c:	4013      	ands	r3, r2
 800196e:	187a      	adds	r2, r7, r1
 8001970:	6013      	str	r3, [r2, #0]
		}

		///////////////////
		// END OF PROGRAMS

		if (entropy == 0 && entropy_multiplier > 0 && ctr % ctr_scale == 0) {
 8001972:	4b2e      	ldr	r3, [pc, #184]	@ (8001a2c <main+0xf60>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d127      	bne.n	80019cc <main+0xf00>
 800197c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a30 <main+0xf64>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d023      	beq.n	80019cc <main+0xf00>
 8001984:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <main+0xf58>)
 8001986:	18fb      	adds	r3, r7, r3
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a08 <main+0xf3c>)
 800198c:	18ba      	adds	r2, r7, r2
 800198e:	6811      	ldr	r1, [r2, #0]
 8001990:	0018      	movs	r0, r3
 8001992:	f7fe fc47 	bl	8000224 <__aeabi_uidivmod>
 8001996:	1e0b      	subs	r3, r1, #0
 8001998:	d118      	bne.n	80019cc <main+0xf00>

			// tmp
			uint32_t tmp_wav[NS];

			shuffle_func(tmp_wav, sine, NS, entropy_rate * entropy_multiplier); // classic crackly static
 800199a:	4b26      	ldr	r3, [pc, #152]	@ (8001a34 <main+0xf68>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	001a      	movs	r2, r3
 80019a2:	4b23      	ldr	r3, [pc, #140]	@ (8001a30 <main+0xf64>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	4353      	muls	r3, r2
 80019a8:	2280      	movs	r2, #128	@ 0x80
 80019aa:	0052      	lsls	r2, r2, #1
 80019ac:	491a      	ldr	r1, [pc, #104]	@ (8001a18 <main+0xf4c>)
 80019ae:	0038      	movs	r0, r7
 80019b0:	f7fe ff20 	bl	80007f4 <shuffle_func>
			memcpy(wave_LUT, tmp_wav, sizeof(tmp_wav));
 80019b4:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <main+0xf24>)
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <main+0xf30>)
 80019b8:	4911      	ldr	r1, [pc, #68]	@ (8001a00 <main+0xf34>)
 80019ba:	185b      	adds	r3, r3, r1
 80019bc:	19db      	adds	r3, r3, r7
 80019be:	0010      	movs	r0, r2
 80019c0:	0019      	movs	r1, r3
 80019c2:	2380      	movs	r3, #128	@ 0x80
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	001a      	movs	r2, r3
 80019c8:	f004 fcc7 	bl	800635a <memcpy>
		}

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcResultsDMA, adcChannelCount);
 80019cc:	2302      	movs	r3, #2
 80019ce:	001a      	movs	r2, r3
 80019d0:	490e      	ldr	r1, [pc, #56]	@ (8001a0c <main+0xf40>)
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <main+0xf6c>)
 80019d4:	0018      	movs	r0, r3
 80019d6:	f001 f8d3 	bl	8002b80 <HAL_ADC_Start_DMA>
		while (adcConversionComplete == 0) {
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <main+0xf70>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0fa      	beq.n	80019dc <main+0xf10>

		}
		adcConversionComplete = 0;
 80019e6:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <main+0xf70>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
		if (group == 1) {
 80019ec:	f7ff f944 	bl	8000c78 <main+0x1ac>
 80019f0:	2000088c 	.word	0x2000088c
 80019f4:	00000c18 	.word	0x00000c18
 80019f8:	00000c04 	.word	0x00000c04
 80019fc:	fffff3b8 	.word	0xfffff3b8
 8001a00:	00000c48 	.word	0x00000c48
 8001a04:	40020008 	.word	0x40020008
 8001a08:	00000c38 	.word	0x00000c38
 8001a0c:	20000e50 	.word	0x20000e50
 8001a10:	00000c17 	.word	0x00000c17
 8001a14:	00000c42 	.word	0x00000c42
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	00000c0c 	.word	0x00000c0c
 8001a20:	00000c3c 	.word	0x00000c3c
 8001a24:	00000c44 	.word	0x00000c44
 8001a28:	20000804 	.word	0x20000804
 8001a2c:	20000806 	.word	0x20000806
 8001a30:	20000e40 	.word	0x20000e40
 8001a34:	20000e41 	.word	0x20000e41
 8001a38:	20000c8c 	.word	0x20000c8c
 8001a3c:	20000e54 	.word	0x20000e54

08001a40 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a40:	b590      	push	{r4, r7, lr}
 8001a42:	b093      	sub	sp, #76	@ 0x4c
 8001a44:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a46:	2410      	movs	r4, #16
 8001a48:	193b      	adds	r3, r7, r4
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	2338      	movs	r3, #56	@ 0x38
 8001a4e:	001a      	movs	r2, r3
 8001a50:	2100      	movs	r1, #0
 8001a52:	f004 fc4d 	bl	80062f0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a56:	003b      	movs	r3, r7
 8001a58:	0018      	movs	r0, r3
 8001a5a:	2310      	movs	r3, #16
 8001a5c:	001a      	movs	r2, r3
 8001a5e:	2100      	movs	r1, #0
 8001a60:	f004 fc46 	bl	80062f0 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a64:	2380      	movs	r3, #128	@ 0x80
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f002 fac3 	bl	8003ff4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a6e:	193b      	adds	r3, r7, r4
 8001a70:	2202      	movs	r2, #2
 8001a72:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	2280      	movs	r2, #128	@ 0x80
 8001a78:	0052      	lsls	r2, r2, #1
 8001a7a:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001a7c:	0021      	movs	r1, r4
 8001a7e:	187b      	adds	r3, r7, r1
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a84:	187b      	adds	r3, r7, r1
 8001a86:	2240      	movs	r2, #64	@ 0x40
 8001a88:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8a:	187b      	adds	r3, r7, r1
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	2202      	movs	r2, #2
 8001a94:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001a96:	187b      	adds	r3, r7, r1
 8001a98:	2200      	movs	r2, #0
 8001a9a:	625a      	str	r2, [r3, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLN = 16;
 8001a9c:	187b      	adds	r3, r7, r1
 8001a9e:	2210      	movs	r2, #16
 8001aa0:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa2:	187b      	adds	r3, r7, r1
 8001aa4:	2280      	movs	r2, #128	@ 0x80
 8001aa6:	0292      	lsls	r2, r2, #10
 8001aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001aaa:	187b      	adds	r3, r7, r1
 8001aac:	2280      	movs	r2, #128	@ 0x80
 8001aae:	0492      	lsls	r2, r2, #18
 8001ab0:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8001ab2:	187b      	adds	r3, r7, r1
 8001ab4:	22c0      	movs	r2, #192	@ 0xc0
 8001ab6:	05d2      	lsls	r2, r2, #23
 8001ab8:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001aba:	187b      	adds	r3, r7, r1
 8001abc:	0018      	movs	r0, r3
 8001abe:	f002 fad9 	bl	8004074 <HAL_RCC_OscConfig>
 8001ac2:	1e03      	subs	r3, r0, #0
 8001ac4:	d001      	beq.n	8001aca <SystemClock_Config+0x8a>
		Error_Handler();
 8001ac6:	f000 fa55 	bl	8001f74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001aca:	003b      	movs	r3, r7
 8001acc:	2207      	movs	r2, #7
 8001ace:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad0:	003b      	movs	r3, r7
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad6:	003b      	movs	r3, r7
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001adc:	003b      	movs	r3, r7
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ae2:	003b      	movs	r3, r7
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f002 fdde 	bl	80046a8 <HAL_RCC_ClockConfig>
 8001aec:	1e03      	subs	r3, r0, #0
 8001aee:	d001      	beq.n	8001af4 <SystemClock_Config+0xb4>
		Error_Handler();
 8001af0:	f000 fa40 	bl	8001f74 <Error_Handler>
	}
}
 8001af4:	46c0      	nop			@ (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b013      	add	sp, #76	@ 0x4c
 8001afa:	bd90      	pop	{r4, r7, pc}

08001afc <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	0018      	movs	r0, r3
 8001b06:	230c      	movs	r3, #12
 8001b08:	001a      	movs	r2, r3
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	f004 fbf0 	bl	80062f0 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001b10:	4b36      	ldr	r3, [pc, #216]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b12:	4a37      	ldr	r2, [pc, #220]	@ (8001bf0 <MX_ADC1_Init+0xf4>)
 8001b14:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001b16:	4b35      	ldr	r3, [pc, #212]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b18:	2280      	movs	r2, #128	@ 0x80
 8001b1a:	05d2      	lsls	r2, r2, #23
 8001b1c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b1e:	4b33      	ldr	r3, [pc, #204]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b24:	4b31      	ldr	r3, [pc, #196]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8001b2a:	4b30      	ldr	r3, [pc, #192]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b2c:	2280      	movs	r2, #128	@ 0x80
 8001b2e:	0612      	lsls	r2, r2, #24
 8001b30:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b32:	4b2e      	ldr	r3, [pc, #184]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b34:	2204      	movs	r2, #4
 8001b36:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b38:	4b2c      	ldr	r3, [pc, #176]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001b44:	4b29      	ldr	r3, [pc, #164]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 1;
 8001b4a:	4b28      	ldr	r3, [pc, #160]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b50:	4b26      	ldr	r3, [pc, #152]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b52:	2220      	movs	r2, #32
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b58:	4b24      	ldr	r3, [pc, #144]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b5e:	4b23      	ldr	r3, [pc, #140]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b64:	4b21      	ldr	r3, [pc, #132]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b66:	222c      	movs	r2, #44	@ 0x2c
 8001b68:	2100      	movs	r1, #0
 8001b6a:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001b72:	4b1e      	ldr	r3, [pc, #120]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.OversamplingMode = ENABLE;
 8001b78:	4b1c      	ldr	r3, [pc, #112]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b7a:	223c      	movs	r2, #60	@ 0x3c
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001b80:	4b1a      	ldr	r3, [pc, #104]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b82:	221c      	movs	r2, #28
 8001b84:	641a      	str	r2, [r3, #64]	@ 0x40
	hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8001b86:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b88:	2280      	movs	r2, #128	@ 0x80
 8001b8a:	645a      	str	r2, [r3, #68]	@ 0x44
	hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001b8c:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	649a      	str	r2, [r3, #72]	@ 0x48
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001b92:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	64da      	str	r2, [r3, #76]	@ 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001b98:	4b14      	ldr	r3, [pc, #80]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f000 fe48 	bl	8002830 <HAL_ADC_Init>
 8001ba0:	1e03      	subs	r3, r0, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_ADC1_Init+0xac>
		Error_Handler();
 8001ba4:	f000 f9e6 	bl	8001f74 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_16;
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	4a12      	ldr	r2, [pc, #72]	@ (8001bf4 <MX_ADC1_Init+0xf8>)
 8001bac:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001bb4:	1d3a      	adds	r2, r7, #4
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001bb8:	0011      	movs	r1, r2
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f001 f87e 	bl	8002cbc <HAL_ADC_ConfigChannel>
 8001bc0:	1e03      	subs	r3, r0, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_ADC1_Init+0xcc>
		Error_Handler();
 8001bc4:	f000 f9d6 	bl	8001f74 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_17;
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf8 <MX_ADC1_Init+0xfc>)
 8001bcc:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001bce:	1d3a      	adds	r2, r7, #4
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <MX_ADC1_Init+0xf0>)
 8001bd2:	0011      	movs	r1, r2
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	f001 f871 	bl	8002cbc <HAL_ADC_ConfigChannel>
 8001bda:	1e03      	subs	r3, r0, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_ADC1_Init+0xe6>
		Error_Handler();
 8001bde:	f000 f9c9 	bl	8001f74 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b004      	add	sp, #16
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	20000c8c 	.word	0x20000c8c
 8001bf0:	40012400 	.word	0x40012400
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	44020000 	.word	0x44020000

08001bfc <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b09c      	sub	sp, #112	@ 0x70
 8001c00:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c02:	2360      	movs	r3, #96	@ 0x60
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	0018      	movs	r0, r3
 8001c08:	2310      	movs	r3, #16
 8001c0a:	001a      	movs	r2, r3
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	f004 fb6f 	bl	80062f0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c12:	2354      	movs	r3, #84	@ 0x54
 8001c14:	18fb      	adds	r3, r7, r3
 8001c16:	0018      	movs	r0, r3
 8001c18:	230c      	movs	r3, #12
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	f004 fb67 	bl	80062f0 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001c22:	2338      	movs	r3, #56	@ 0x38
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	0018      	movs	r0, r3
 8001c28:	231c      	movs	r3, #28
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	f004 fb5f 	bl	80062f0 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	0018      	movs	r0, r3
 8001c36:	2334      	movs	r3, #52	@ 0x34
 8001c38:	001a      	movs	r2, r3
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	f004 fb58 	bl	80062f0 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001c40:	4b51      	ldr	r3, [pc, #324]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c42:	4a52      	ldr	r2, [pc, #328]	@ (8001d8c <MX_TIM1_Init+0x190>)
 8001c44:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001c46:	4b50      	ldr	r3, [pc, #320]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 256 - 1;
 8001c52:	4b4d      	ldr	r3, [pc, #308]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c54:	22ff      	movs	r2, #255	@ 0xff
 8001c56:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b4b      	ldr	r3, [pc, #300]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c64:	4b48      	ldr	r3, [pc, #288]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001c6a:	4b47      	ldr	r3, [pc, #284]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f003 f81f 	bl	8004cb0 <HAL_TIM_Base_Init>
 8001c72:	1e03      	subs	r3, r0, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM1_Init+0x7e>
		Error_Handler();
 8001c76:	f000 f97d 	bl	8001f74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7a:	2160      	movs	r1, #96	@ 0x60
 8001c7c:	187b      	adds	r3, r7, r1
 8001c7e:	2280      	movs	r2, #128	@ 0x80
 8001c80:	0152      	lsls	r2, r2, #5
 8001c82:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001c84:	187a      	adds	r2, r7, r1
 8001c86:	4b40      	ldr	r3, [pc, #256]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c88:	0011      	movs	r1, r2
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f003 fc44 	bl	8005518 <HAL_TIM_ConfigClockSource>
 8001c90:	1e03      	subs	r3, r0, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM1_Init+0x9c>
		Error_Handler();
 8001c94:	f000 f96e 	bl	8001f74 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001c98:	4b3b      	ldr	r3, [pc, #236]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f003 f99e 	bl	8004fdc <HAL_TIM_PWM_Init>
 8001ca0:	1e03      	subs	r3, r0, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_TIM1_Init+0xac>
		Error_Handler();
 8001ca4:	f000 f966 	bl	8001f74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca8:	2154      	movs	r1, #84	@ 0x54
 8001caa:	187b      	adds	r3, r7, r1
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cb0:	187b      	adds	r3, r7, r1
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	605a      	str	r2, [r3, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb6:	187b      	adds	r3, r7, r1
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001cbc:	187a      	adds	r2, r7, r1
 8001cbe:	4b32      	ldr	r3, [pc, #200]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001cc0:	0011      	movs	r1, r2
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f004 f8de 	bl	8005e84 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	1e03      	subs	r3, r0, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM1_Init+0xd4>
			!= HAL_OK) {
		Error_Handler();
 8001ccc:	f000 f952 	bl	8001f74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd0:	2138      	movs	r1, #56	@ 0x38
 8001cd2:	187b      	adds	r3, r7, r1
 8001cd4:	2260      	movs	r2, #96	@ 0x60
 8001cd6:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	2200      	movs	r2, #0
 8001cdc:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ce4:	187b      	adds	r3, r7, r1
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	615a      	str	r2, [r3, #20]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cf6:	187b      	adds	r3, r7, r1
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001cfc:	1879      	adds	r1, r7, r1
 8001cfe:	4b22      	ldr	r3, [pc, #136]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	0018      	movs	r0, r3
 8001d04:	f003 fb08 	bl	8005318 <HAL_TIM_PWM_ConfigChannel>
 8001d08:	1e03      	subs	r3, r0, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM1_Init+0x114>
			!= HAL_OK) {
		Error_Handler();
 8001d0c:	f000 f932 	bl	8001f74 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	2200      	movs	r2, #0
 8001d1a:	605a      	str	r2, [r3, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	611a      	str	r2, [r3, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	2280      	movs	r2, #128	@ 0x80
 8001d32:	0192      	lsls	r2, r2, #6
 8001d34:	615a      	str	r2, [r3, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
	sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	2200      	movs	r2, #0
 8001d46:	621a      	str	r2, [r3, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	2280      	movs	r2, #128	@ 0x80
 8001d4c:	0492      	lsls	r2, r2, #18
 8001d4e:	625a      	str	r2, [r3, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	629a      	str	r2, [r3, #40]	@ 0x28
	sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d56:	1d3b      	adds	r3, r7, #4
 8001d58:	2200      	movs	r2, #0
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001d62:	1d3a      	adds	r2, r7, #4
 8001d64:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001d66:	0011      	movs	r1, r2
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f004 f8f3 	bl	8005f54 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d6e:	1e03      	subs	r3, r0, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM1_Init+0x17a>
			!= HAL_OK) {
		Error_Handler();
 8001d72:	f000 f8ff 	bl	8001f74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001d76:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <MX_TIM1_Init+0x18c>)
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f000 fa13 	bl	80021a4 <HAL_TIM_MspPostInit>

}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	b01c      	add	sp, #112	@ 0x70
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	46c0      	nop			@ (mov r8, r8)
 8001d88:	20000d4c 	.word	0x20000d4c
 8001d8c:	40012c00 	.word	0x40012c00

08001d90 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b08e      	sub	sp, #56	@ 0x38
 8001d94:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d96:	2328      	movs	r3, #40	@ 0x28
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	2310      	movs	r3, #16
 8001d9e:	001a      	movs	r2, r3
 8001da0:	2100      	movs	r1, #0
 8001da2:	f004 faa5 	bl	80062f0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001da6:	231c      	movs	r3, #28
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	0018      	movs	r0, r3
 8001dac:	230c      	movs	r3, #12
 8001dae:	001a      	movs	r2, r3
 8001db0:	2100      	movs	r1, #0
 8001db2:	f004 fa9d 	bl	80062f0 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001db6:	003b      	movs	r3, r7
 8001db8:	0018      	movs	r0, r3
 8001dba:	231c      	movs	r3, #28
 8001dbc:	001a      	movs	r2, r3
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	f004 fa96 	bl	80062f0 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001dc6:	2280      	movs	r2, #128	@ 0x80
 8001dc8:	05d2      	lsls	r2, r2, #23
 8001dca:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001dcc:	4b2c      	ldr	r3, [pc, #176]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000;
 8001dd8:	4b29      	ldr	r3, [pc, #164]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001dda:	22fa      	movs	r2, #250	@ 0xfa
 8001ddc:	0092      	lsls	r2, r2, #2
 8001dde:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de0:	4b27      	ldr	r3, [pc, #156]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de6:	4b26      	ldr	r3, [pc, #152]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001de8:	2280      	movs	r2, #128	@ 0x80
 8001dea:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001dec:	4b24      	ldr	r3, [pc, #144]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001dee:	0018      	movs	r0, r3
 8001df0:	f002 ff5e 	bl	8004cb0 <HAL_TIM_Base_Init>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM2_Init+0x6c>
		Error_Handler();
 8001df8:	f000 f8bc 	bl	8001f74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfc:	2128      	movs	r1, #40	@ 0x28
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	2280      	movs	r2, #128	@ 0x80
 8001e02:	0152      	lsls	r2, r2, #5
 8001e04:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001e06:	187a      	adds	r2, r7, r1
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001e0a:	0011      	movs	r1, r2
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f003 fb83 	bl	8005518 <HAL_TIM_ConfigClockSource>
 8001e12:	1e03      	subs	r3, r0, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM2_Init+0x8a>
		Error_Handler();
 8001e16:	f000 f8ad 	bl	8001f74 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK) {
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	f002 ff9f 	bl	8004d60 <HAL_TIM_OC_Init>
 8001e22:	1e03      	subs	r3, r0, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM2_Init+0x9a>
		Error_Handler();
 8001e26:	f000 f8a5 	bl	8001f74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2a:	211c      	movs	r1, #28
 8001e2c:	187b      	adds	r3, r7, r1
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e32:	187b      	adds	r3, r7, r1
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001e38:	187a      	adds	r2, r7, r1
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001e3c:	0011      	movs	r1, r2
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f004 f820 	bl	8005e84 <HAL_TIMEx_MasterConfigSynchronization>
 8001e44:	1e03      	subs	r3, r0, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM2_Init+0xbc>
			!= HAL_OK) {
		Error_Handler();
 8001e48:	f000 f894 	bl	8001f74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e4c:	003b      	movs	r3, r7
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8001e52:	003b      	movs	r3, r7
 8001e54:	2200      	movs	r2, #0
 8001e56:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e58:	003b      	movs	r3, r7
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e5e:	003b      	movs	r3, r7
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8001e64:	0039      	movs	r1, r7
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <MX_TIM2_Init+0xf0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f003 f9f4 	bl	8005258 <HAL_TIM_OC_ConfigChannel>
 8001e70:	1e03      	subs	r3, r0, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM2_Init+0xe8>
		Error_Handler();
 8001e74:	f000 f87e 	bl	8001f74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001e78:	46c0      	nop			@ (mov r8, r8)
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b00e      	add	sp, #56	@ 0x38
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000d98 	.word	0x20000d98

08001e84 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <MX_DMA_Init+0x48>)
 8001e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <MX_DMA_Init+0x48>)
 8001e90:	2101      	movs	r1, #1
 8001e92:	430a      	orrs	r2, r1
 8001e94:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <MX_DMA_Init+0x48>)
 8001e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	2009      	movs	r0, #9
 8001ea8:	f001 fc92 	bl	80037d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001eac:	2009      	movs	r0, #9
 8001eae:	f001 fca4 	bl	80037fa <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	200a      	movs	r0, #10
 8001eb8:	f001 fc8a 	bl	80037d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001ebc:	200a      	movs	r0, #10
 8001ebe:	f001 fc9c 	bl	80037fa <HAL_NVIC_EnableIRQ>

}
 8001ec2:	46c0      	nop			@ (mov r8, r8)
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	b002      	add	sp, #8
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	46c0      	nop			@ (mov r8, r8)
 8001ecc:	40021000 	.word	0x40021000

08001ed0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b089      	sub	sp, #36	@ 0x24
 8001ed4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001ed6:	240c      	movs	r4, #12
 8001ed8:	193b      	adds	r3, r7, r4
 8001eda:	0018      	movs	r0, r3
 8001edc:	2314      	movs	r3, #20
 8001ede:	001a      	movs	r2, r3
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	f004 fa05 	bl	80062f0 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001ee8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eea:	4b19      	ldr	r3, [pc, #100]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001eec:	2102      	movs	r1, #2
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ef2:	4b17      	ldr	r3, [pc, #92]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001efe:	4b14      	ldr	r3, [pc, #80]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001f00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f02:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001f04:	2101      	movs	r1, #1
 8001f06:	430a      	orrs	r2, r1
 8001f08:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f0a:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <MX_GPIO_Init+0x80>)
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4013      	ands	r3, r2
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f16:	193b      	adds	r3, r7, r4
 8001f18:	2280      	movs	r2, #128	@ 0x80
 8001f1a:	0092      	lsls	r2, r2, #2
 8001f1c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f1e:	193b      	adds	r3, r7, r4
 8001f20:	22c4      	movs	r2, #196	@ 0xc4
 8001f22:	0392      	lsls	r2, r2, #14
 8001f24:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	193b      	adds	r3, r7, r4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2c:	193b      	adds	r3, r7, r4
 8001f2e:	4a09      	ldr	r2, [pc, #36]	@ (8001f54 <MX_GPIO_Init+0x84>)
 8001f30:	0019      	movs	r1, r3
 8001f32:	0010      	movs	r0, r2
 8001f34:	f001 fed0 	bl	8003cd8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	2007      	movs	r0, #7
 8001f3e:	f001 fc47 	bl	80037d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001f42:	2007      	movs	r0, #7
 8001f44:	f001 fc59 	bl	80037fa <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001f48:	46c0      	nop			@ (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b009      	add	sp, #36	@ 0x24
 8001f4e:	bd90      	pop	{r4, r7, pc}
 8001f50:	40021000 	.word	0x40021000
 8001f54:	50000400 	.word	0x50000400

08001f58 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
// Conversion Complete & DMA Transfer Complete As Well
	adcConversionComplete = 1;
 8001f60:	4b03      	ldr	r3, [pc, #12]	@ (8001f70 <HAL_ADC_ConvCpltCallback+0x18>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]
}
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b002      	add	sp, #8
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	20000e54 	.word	0x20000e54

08001f74 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f7c:	46c0      	nop			@ (mov r8, r8)
 8001f7e:	e7fd      	b.n	8001f7c <Error_Handler+0x8>

08001f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001f88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f92:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	2201      	movs	r2, #1
 8001f98:	4013      	ands	r3, r2
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b09      	ldr	r3, [pc, #36]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001fa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fa2:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001fa4:	2180      	movs	r1, #128	@ 0x80
 8001fa6:	0549      	lsls	r1, r1, #21
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <HAL_MspInit+0x44>)
 8001fae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fb0:	2380      	movs	r3, #128	@ 0x80
 8001fb2:	055b      	lsls	r3, r3, #21
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fba:	46c0      	nop			@ (mov r8, r8)
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	b002      	add	sp, #8
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	46c0      	nop			@ (mov r8, r8)
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b08b      	sub	sp, #44	@ 0x2c
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	2414      	movs	r4, #20
 8001fd2:	193b      	adds	r3, r7, r4
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	2314      	movs	r3, #20
 8001fd8:	001a      	movs	r2, r3
 8001fda:	2100      	movs	r1, #0
 8001fdc:	f004 f988 	bl	80062f0 <memset>
  if(hadc->Instance==ADC1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a2e      	ldr	r2, [pc, #184]	@ (80020a0 <HAL_ADC_MspInit+0xd8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d155      	bne.n	8002096 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001fea:	4b2e      	ldr	r3, [pc, #184]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 8001fec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fee:	4b2d      	ldr	r3, [pc, #180]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 8001ff0:	2180      	movs	r1, #128	@ 0x80
 8001ff2:	0349      	lsls	r1, r1, #13
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 8001ffa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	035b      	lsls	r3, r3, #13
 8002000:	4013      	ands	r3, r2
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	4b27      	ldr	r3, [pc, #156]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 8002008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 800200c:	2101      	movs	r1, #1
 800200e:	430a      	orrs	r2, r1
 8002010:	635a      	str	r2, [r3, #52]	@ 0x34
 8002012:	4b24      	ldr	r3, [pc, #144]	@ (80020a4 <HAL_ADC_MspInit+0xdc>)
 8002014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002016:	2201      	movs	r2, #1
 8002018:	4013      	ands	r3, r2
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA12 [PA10]     ------> ADC1_IN16
    PA13     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800201e:	193b      	adds	r3, r7, r4
 8002020:	22c0      	movs	r2, #192	@ 0xc0
 8002022:	0192      	lsls	r2, r2, #6
 8002024:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002026:	193b      	adds	r3, r7, r4
 8002028:	2203      	movs	r2, #3
 800202a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	193b      	adds	r3, r7, r4
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002032:	193a      	adds	r2, r7, r4
 8002034:	23a0      	movs	r3, #160	@ 0xa0
 8002036:	05db      	lsls	r3, r3, #23
 8002038:	0011      	movs	r1, r2
 800203a:	0018      	movs	r0, r3
 800203c:	f001 fe4c 	bl	8003cd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8002040:	4b19      	ldr	r3, [pc, #100]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002042:	4a1a      	ldr	r2, [pc, #104]	@ (80020ac <HAL_ADC_MspInit+0xe4>)
 8002044:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002046:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002048:	2205      	movs	r2, #5
 800204a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800204c:	4b16      	ldr	r3, [pc, #88]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002054:	2200      	movs	r2, #0
 8002056:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 800205a:	2280      	movs	r2, #128	@ 0x80
 800205c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800205e:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002060:	2280      	movs	r2, #128	@ 0x80
 8002062:	0052      	lsls	r2, r2, #1
 8002064:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002068:	2280      	movs	r2, #128	@ 0x80
 800206a:	00d2      	lsls	r2, r2, #3
 800206c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800206e:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002070:	2200      	movs	r2, #0
 8002072:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002074:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002076:	2200      	movs	r2, #0
 8002078:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800207a:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 800207c:	0018      	movs	r0, r3
 800207e:	f001 fbd9 	bl	8003834 <HAL_DMA_Init>
 8002082:	1e03      	subs	r3, r0, #0
 8002084:	d001      	beq.n	800208a <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8002086:	f7ff ff75 	bl	8001f74 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a06      	ldr	r2, [pc, #24]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 800208e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002090:	4b05      	ldr	r3, [pc, #20]	@ (80020a8 <HAL_ADC_MspInit+0xe0>)
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002096:	46c0      	nop			@ (mov r8, r8)
 8002098:	46bd      	mov	sp, r7
 800209a:	b00b      	add	sp, #44	@ 0x2c
 800209c:	bd90      	pop	{r4, r7, pc}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	40012400 	.word	0x40012400
 80020a4:	40021000 	.word	0x40021000
 80020a8:	20000cf0 	.word	0x20000cf0
 80020ac:	4002001c 	.word	0x4002001c

080020b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b08f      	sub	sp, #60	@ 0x3c
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b8:	2410      	movs	r4, #16
 80020ba:	193b      	adds	r3, r7, r4
 80020bc:	0018      	movs	r0, r3
 80020be:	2328      	movs	r3, #40	@ 0x28
 80020c0:	001a      	movs	r2, r3
 80020c2:	2100      	movs	r1, #0
 80020c4:	f004 f914 	bl	80062f0 <memset>
  if(htim_base->Instance==TIM1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a31      	ldr	r2, [pc, #196]	@ (8002194 <HAL_TIM_Base_MspInit+0xe4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d11e      	bne.n	8002110 <HAL_TIM_Base_MspInit+0x60>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80020d2:	193b      	adds	r3, r7, r4
 80020d4:	2280      	movs	r2, #128	@ 0x80
 80020d6:	0392      	lsls	r2, r2, #14
 80020d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PLL;
 80020da:	193b      	adds	r3, r7, r4
 80020dc:	2280      	movs	r2, #128	@ 0x80
 80020de:	03d2      	lsls	r2, r2, #15
 80020e0:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	0018      	movs	r0, r3
 80020e6:	f002 fc69 	bl	80049bc <HAL_RCCEx_PeriphCLKConfig>
 80020ea:	1e03      	subs	r3, r0, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_TIM_Base_MspInit+0x42>
    {
      Error_Handler();
 80020ee:	f7ff ff41 	bl	8001f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020f2:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 80020f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020f6:	4b28      	ldr	r3, [pc, #160]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 80020f8:	2180      	movs	r1, #128	@ 0x80
 80020fa:	0109      	lsls	r1, r1, #4
 80020fc:	430a      	orrs	r2, r1
 80020fe:	641a      	str	r2, [r3, #64]	@ 0x40
 8002100:	4b25      	ldr	r3, [pc, #148]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 8002102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	4013      	ands	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800210e:	e03d      	b.n	800218c <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	05db      	lsls	r3, r3, #23
 8002118:	429a      	cmp	r2, r3
 800211a:	d137      	bne.n	800218c <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800211c:	4b1e      	ldr	r3, [pc, #120]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 800211e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002120:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 8002122:	2101      	movs	r1, #1
 8002124:	430a      	orrs	r2, r1
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <HAL_TIM_Base_MspInit+0xe8>)
 800212a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800212c:	2201      	movs	r2, #1
 800212e:	4013      	ands	r3, r2
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch1.Instance = DMA1_Channel1;
 8002134:	4b19      	ldr	r3, [pc, #100]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002136:	4a1a      	ldr	r2, [pc, #104]	@ (80021a0 <HAL_TIM_Base_MspInit+0xf0>)
 8002138:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 800213a:	4b18      	ldr	r3, [pc, #96]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 800213c:	221a      	movs	r2, #26
 800213e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002140:	4b16      	ldr	r3, [pc, #88]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002142:	2210      	movs	r2, #16
 8002144:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002146:	4b15      	ldr	r3, [pc, #84]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002148:	2200      	movs	r2, #0
 800214a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800214c:	4b13      	ldr	r3, [pc, #76]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 800214e:	2280      	movs	r2, #128	@ 0x80
 8002150:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002152:	4b12      	ldr	r3, [pc, #72]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002154:	2280      	movs	r2, #128	@ 0x80
 8002156:	0092      	lsls	r2, r2, #2
 8002158:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800215a:	4b10      	ldr	r3, [pc, #64]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002162:	4b0e      	ldr	r3, [pc, #56]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002164:	2220      	movs	r2, #32
 8002166:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002168:	4b0c      	ldr	r3, [pc, #48]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 800216a:	2280      	movs	r2, #128	@ 0x80
 800216c:	0192      	lsls	r2, r2, #6
 800216e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002170:	4b0a      	ldr	r3, [pc, #40]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002172:	0018      	movs	r0, r3
 8002174:	f001 fb5e 	bl	8003834 <HAL_DMA_Init>
 8002178:	1e03      	subs	r3, r0, #0
 800217a:	d001      	beq.n	8002180 <HAL_TIM_Base_MspInit+0xd0>
      Error_Handler();
 800217c:	f7ff fefa 	bl	8001f74 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a06      	ldr	r2, [pc, #24]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24
 8002186:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_TIM_Base_MspInit+0xec>)
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800218c:	46c0      	nop			@ (mov r8, r8)
 800218e:	46bd      	mov	sp, r7
 8002190:	b00f      	add	sp, #60	@ 0x3c
 8002192:	bd90      	pop	{r4, r7, pc}
 8002194:	40012c00 	.word	0x40012c00
 8002198:	40021000 	.word	0x40021000
 800219c:	20000de4 	.word	0x20000de4
 80021a0:	40020008 	.word	0x40020008

080021a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b089      	sub	sp, #36	@ 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	240c      	movs	r4, #12
 80021ae:	193b      	adds	r3, r7, r4
 80021b0:	0018      	movs	r0, r3
 80021b2:	2314      	movs	r3, #20
 80021b4:	001a      	movs	r2, r3
 80021b6:	2100      	movs	r1, #0
 80021b8:	f004 f89a 	bl	80062f0 <memset>
  if(htim->Instance==TIM1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a15      	ldr	r2, [pc, #84]	@ (8002218 <HAL_TIM_MspPostInit+0x74>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d123      	bne.n	800220e <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <HAL_TIM_MspPostInit+0x78>)
 80021c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ca:	4b14      	ldr	r3, [pc, #80]	@ (800221c <HAL_TIM_MspPostInit+0x78>)
 80021cc:	2101      	movs	r1, #1
 80021ce:	430a      	orrs	r2, r1
 80021d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <HAL_TIM_MspPostInit+0x78>)
 80021d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d6:	2201      	movs	r2, #1
 80021d8:	4013      	ands	r3, r2
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021de:	193b      	adds	r3, r7, r4
 80021e0:	2280      	movs	r2, #128	@ 0x80
 80021e2:	0052      	lsls	r2, r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	0021      	movs	r1, r4
 80021e8:	187b      	adds	r3, r7, r1
 80021ea:	2202      	movs	r2, #2
 80021ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	187b      	adds	r3, r7, r1
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	187b      	adds	r3, r7, r1
 80021f6:	2200      	movs	r2, #0
 80021f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80021fa:	187b      	adds	r3, r7, r1
 80021fc:	2202      	movs	r2, #2
 80021fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002200:	187a      	adds	r2, r7, r1
 8002202:	23a0      	movs	r3, #160	@ 0xa0
 8002204:	05db      	lsls	r3, r3, #23
 8002206:	0011      	movs	r1, r2
 8002208:	0018      	movs	r0, r3
 800220a:	f001 fd65 	bl	8003cd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800220e:	46c0      	nop			@ (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	b009      	add	sp, #36	@ 0x24
 8002214:	bd90      	pop	{r4, r7, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	40012c00 	.word	0x40012c00
 800221c:	40021000 	.word	0x40021000

08002220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002224:	46c0      	nop			@ (mov r8, r8)
 8002226:	e7fd      	b.n	8002224 <NMI_Handler+0x4>

08002228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800222c:	46c0      	nop			@ (mov r8, r8)
 800222e:	e7fd      	b.n	800222c <HardFault_Handler+0x4>

08002230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002234:	46c0      	nop			@ (mov r8, r8)
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002248:	f000 f97e 	bl	8002548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800224c:	46c0      	nop			@ (mov r8, r8)
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002256:	2380      	movs	r3, #128	@ 0x80
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	0018      	movs	r0, r3
 800225c:	f001 fea0 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002260:	46c0      	nop			@ (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800226c:	4b03      	ldr	r3, [pc, #12]	@ (800227c <DMA1_Channel1_IRQHandler+0x14>)
 800226e:	0018      	movs	r0, r3
 8002270:	f001 fbf0 	bl	8003a54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002274:	46c0      	nop			@ (mov r8, r8)
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	20000de4 	.word	0x20000de4

08002280 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002284:	4b03      	ldr	r3, [pc, #12]	@ (8002294 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002286:	0018      	movs	r0, r3
 8002288:	f001 fbe4 	bl	8003a54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800228c:	46c0      	nop			@ (mov r8, r8)
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	46c0      	nop			@ (mov r8, r8)
 8002294:	20000cf0 	.word	0x20000cf0

08002298 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  return 1;
 800229c:	2301      	movs	r3, #1
}
 800229e:	0018      	movs	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_kill>:

int _kill(int pid, int sig)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022ae:	f004 f827 	bl	8006300 <__errno>
 80022b2:	0003      	movs	r3, r0
 80022b4:	2216      	movs	r2, #22
 80022b6:	601a      	str	r2, [r3, #0]
  return -1;
 80022b8:	2301      	movs	r3, #1
 80022ba:	425b      	negs	r3, r3
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b002      	add	sp, #8
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <_exit>:

void _exit (int status)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022cc:	2301      	movs	r3, #1
 80022ce:	425a      	negs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	0011      	movs	r1, r2
 80022d4:	0018      	movs	r0, r3
 80022d6:	f7ff ffe5 	bl	80022a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022da:	46c0      	nop			@ (mov r8, r8)
 80022dc:	e7fd      	b.n	80022da <_exit+0x16>

080022de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b086      	sub	sp, #24
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	60f8      	str	r0, [r7, #12]
 80022e6:	60b9      	str	r1, [r7, #8]
 80022e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	e00a      	b.n	8002306 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022f0:	e000      	b.n	80022f4 <_read+0x16>
 80022f2:	bf00      	nop
 80022f4:	0001      	movs	r1, r0
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	60ba      	str	r2, [r7, #8]
 80022fc:	b2ca      	uxtb	r2, r1
 80022fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	dbf0      	blt.n	80022f0 <_read+0x12>
  }

  return len;
 800230e:	687b      	ldr	r3, [r7, #4]
}
 8002310:	0018      	movs	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	b006      	add	sp, #24
 8002316:	bd80      	pop	{r7, pc}

08002318 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	e009      	b.n	800233e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	60ba      	str	r2, [r7, #8]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	0018      	movs	r0, r3
 8002334:	e000      	b.n	8002338 <_write+0x20>
 8002336:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	3301      	adds	r3, #1
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	dbf1      	blt.n	800232a <_write+0x12>
  }
  return len;
 8002346:	687b      	ldr	r3, [r7, #4]
}
 8002348:	0018      	movs	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	b006      	add	sp, #24
 800234e:	bd80      	pop	{r7, pc}

08002350 <_close>:

int _close(int file)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002358:	2301      	movs	r3, #1
 800235a:	425b      	negs	r3, r3
}
 800235c:	0018      	movs	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	b002      	add	sp, #8
 8002362:	bd80      	pop	{r7, pc}

08002364 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2280      	movs	r2, #128	@ 0x80
 8002372:	0192      	lsls	r2, r2, #6
 8002374:	605a      	str	r2, [r3, #4]
  return 0;
 8002376:	2300      	movs	r3, #0
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <_isatty>:

int _isatty(int file)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002388:	2301      	movs	r3, #1
}
 800238a:	0018      	movs	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	b002      	add	sp, #8
 8002390:	bd80      	pop	{r7, pc}

08002392 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b084      	sub	sp, #16
 8002396:	af00      	add	r7, sp, #0
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	0018      	movs	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b004      	add	sp, #16
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b0:	4a14      	ldr	r2, [pc, #80]	@ (8002404 <_sbrk+0x5c>)
 80023b2:	4b15      	ldr	r3, [pc, #84]	@ (8002408 <_sbrk+0x60>)
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023bc:	4b13      	ldr	r3, [pc, #76]	@ (800240c <_sbrk+0x64>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d102      	bne.n	80023ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023c4:	4b11      	ldr	r3, [pc, #68]	@ (800240c <_sbrk+0x64>)
 80023c6:	4a12      	ldr	r2, [pc, #72]	@ (8002410 <_sbrk+0x68>)
 80023c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ca:	4b10      	ldr	r3, [pc, #64]	@ (800240c <_sbrk+0x64>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	18d3      	adds	r3, r2, r3
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d207      	bcs.n	80023e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023d8:	f003 ff92 	bl	8006300 <__errno>
 80023dc:	0003      	movs	r3, r0
 80023de:	220c      	movs	r2, #12
 80023e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023e2:	2301      	movs	r3, #1
 80023e4:	425b      	negs	r3, r3
 80023e6:	e009      	b.n	80023fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023e8:	4b08      	ldr	r3, [pc, #32]	@ (800240c <_sbrk+0x64>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ee:	4b07      	ldr	r3, [pc, #28]	@ (800240c <_sbrk+0x64>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	18d2      	adds	r2, r2, r3
 80023f6:	4b05      	ldr	r3, [pc, #20]	@ (800240c <_sbrk+0x64>)
 80023f8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80023fa:	68fb      	ldr	r3, [r7, #12]
}
 80023fc:	0018      	movs	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	b006      	add	sp, #24
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20002000 	.word	0x20002000
 8002408:	00000400 	.word	0x00000400
 800240c:	20000e58 	.word	0x20000e58
 8002410:	20000fb0 	.word	0x20000fb0

08002414 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002418:	46c0      	nop			@ (mov r8, r8)
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8002420:	480d      	ldr	r0, [pc, #52]	@ (8002458 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002422:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002424:	f7ff fff6 	bl	8002414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002428:	480c      	ldr	r0, [pc, #48]	@ (800245c <LoopForever+0x6>)
  ldr r1, =_edata
 800242a:	490d      	ldr	r1, [pc, #52]	@ (8002460 <LoopForever+0xa>)
  ldr r2, =_sidata
 800242c:	4a0d      	ldr	r2, [pc, #52]	@ (8002464 <LoopForever+0xe>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002430:	e002      	b.n	8002438 <LoopCopyDataInit>

08002432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002436:	3304      	adds	r3, #4

08002438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800243c:	d3f9      	bcc.n	8002432 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243e:	4a0a      	ldr	r2, [pc, #40]	@ (8002468 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002440:	4c0a      	ldr	r4, [pc, #40]	@ (800246c <LoopForever+0x16>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002444:	e001      	b.n	800244a <LoopFillZerobss>

08002446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002448:	3204      	adds	r2, #4

0800244a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800244c:	d3fb      	bcc.n	8002446 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800244e:	f003 ff5d 	bl	800630c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002452:	f7fe fb3b 	bl	8000acc <main>

08002456 <LoopForever>:

LoopForever:
  b LoopForever
 8002456:	e7fe      	b.n	8002456 <LoopForever>
  ldr   r0, =_estack
 8002458:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800245c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002460:	20000870 	.word	0x20000870
  ldr r2, =_sidata
 8002464:	08007718 	.word	0x08007718
  ldr r2, =_sbss
 8002468:	20000870 	.word	0x20000870
  ldr r4, =_ebss
 800246c:	20000fac 	.word	0x20000fac

08002470 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002470:	e7fe      	b.n	8002470 <ADC1_IRQHandler>
	...

08002474 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800247a:	1dfb      	adds	r3, r7, #7
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002480:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <HAL_Init+0x3c>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <HAL_Init+0x3c>)
 8002486:	2180      	movs	r1, #128	@ 0x80
 8002488:	0049      	lsls	r1, r1, #1
 800248a:	430a      	orrs	r2, r1
 800248c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800248e:	2000      	movs	r0, #0
 8002490:	f000 f810 	bl	80024b4 <HAL_InitTick>
 8002494:	1e03      	subs	r3, r0, #0
 8002496:	d003      	beq.n	80024a0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002498:	1dfb      	adds	r3, r7, #7
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
 800249e:	e001      	b.n	80024a4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80024a0:	f7ff fd6e 	bl	8001f80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	781b      	ldrb	r3, [r3, #0]
}
 80024a8:	0018      	movs	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	b002      	add	sp, #8
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40022000 	.word	0x40022000

080024b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b4:	b590      	push	{r4, r7, lr}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024bc:	230f      	movs	r3, #15
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	2200      	movs	r2, #0
 80024c2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80024c4:	4b1d      	ldr	r3, [pc, #116]	@ (800253c <HAL_InitTick+0x88>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d02b      	beq.n	8002524 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80024cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002540 <HAL_InitTick+0x8c>)
 80024ce:	681c      	ldr	r4, [r3, #0]
 80024d0:	4b1a      	ldr	r3, [pc, #104]	@ (800253c <HAL_InitTick+0x88>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	0019      	movs	r1, r3
 80024d6:	23fa      	movs	r3, #250	@ 0xfa
 80024d8:	0098      	lsls	r0, r3, #2
 80024da:	f7fd fe1d 	bl	8000118 <__udivsi3>
 80024de:	0003      	movs	r3, r0
 80024e0:	0019      	movs	r1, r3
 80024e2:	0020      	movs	r0, r4
 80024e4:	f7fd fe18 	bl	8000118 <__udivsi3>
 80024e8:	0003      	movs	r3, r0
 80024ea:	0018      	movs	r0, r3
 80024ec:	f001 f995 	bl	800381a <HAL_SYSTICK_Config>
 80024f0:	1e03      	subs	r3, r0, #0
 80024f2:	d112      	bne.n	800251a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b03      	cmp	r3, #3
 80024f8:	d80a      	bhi.n	8002510 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	2301      	movs	r3, #1
 80024fe:	425b      	negs	r3, r3
 8002500:	2200      	movs	r2, #0
 8002502:	0018      	movs	r0, r3
 8002504:	f001 f964 	bl	80037d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002508:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_InitTick+0x90>)
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	e00d      	b.n	800252c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002510:	230f      	movs	r3, #15
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2201      	movs	r2, #1
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	e008      	b.n	800252c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800251a:	230f      	movs	r3, #15
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	2201      	movs	r2, #1
 8002520:	701a      	strb	r2, [r3, #0]
 8002522:	e003      	b.n	800252c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002524:	230f      	movs	r3, #15
 8002526:	18fb      	adds	r3, r7, r3
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800252c:	230f      	movs	r3, #15
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	781b      	ldrb	r3, [r3, #0]
}
 8002532:	0018      	movs	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	b005      	add	sp, #20
 8002538:	bd90      	pop	{r4, r7, pc}
 800253a:	46c0      	nop			@ (mov r8, r8)
 800253c:	20000810 	.word	0x20000810
 8002540:	20000808 	.word	0x20000808
 8002544:	2000080c 	.word	0x2000080c

08002548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800254c:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_IncTick+0x1c>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	001a      	movs	r2, r3
 8002552:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <HAL_IncTick+0x20>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	18d2      	adds	r2, r2, r3
 8002558:	4b03      	ldr	r3, [pc, #12]	@ (8002568 <HAL_IncTick+0x20>)
 800255a:	601a      	str	r2, [r3, #0]
}
 800255c:	46c0      	nop			@ (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	20000810 	.word	0x20000810
 8002568:	20000e5c 	.word	0x20000e5c

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b02      	ldr	r3, [pc, #8]	@ (800257c <HAL_GetTick+0x10>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	0018      	movs	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	20000e5c 	.word	0x20000e5c

08002580 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a05      	ldr	r2, [pc, #20]	@ (80025a4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002590:	401a      	ands	r2, r3
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	601a      	str	r2, [r3, #0]
}
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	46bd      	mov	sp, r7
 800259e:	b002      	add	sp, #8
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	fe3fffff 	.word	0xfe3fffff

080025a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	23e0      	movs	r3, #224	@ 0xe0
 80025b6:	045b      	lsls	r3, r3, #17
 80025b8:	4013      	ands	r3, r2
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b002      	add	sp, #8
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b084      	sub	sp, #16
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	2104      	movs	r1, #4
 80025d6:	400a      	ands	r2, r1
 80025d8:	2107      	movs	r1, #7
 80025da:	4091      	lsls	r1, r2
 80025dc:	000a      	movs	r2, r1
 80025de:	43d2      	mvns	r2, r2
 80025e0:	401a      	ands	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2104      	movs	r1, #4
 80025e6:	400b      	ands	r3, r1
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	4099      	lsls	r1, r3
 80025ec:	000b      	movs	r3, r1
 80025ee:	431a      	orrs	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80025f4:	46c0      	nop			@ (mov r8, r8)
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b004      	add	sp, #16
 80025fa:	bd80      	pop	{r7, pc}

080025fc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	2104      	movs	r1, #4
 800260e:	400a      	ands	r2, r1
 8002610:	2107      	movs	r1, #7
 8002612:	4091      	lsls	r1, r2
 8002614:	000a      	movs	r2, r1
 8002616:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2104      	movs	r1, #4
 800261c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800261e:	40da      	lsrs	r2, r3
 8002620:	0013      	movs	r3, r2
}
 8002622:	0018      	movs	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	b002      	add	sp, #8
 8002628:	bd80      	pop	{r7, pc}

0800262a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	23c0      	movs	r3, #192	@ 0xc0
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4013      	ands	r3, r2
 800263c:	d101      	bne.n	8002642 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002642:	2300      	movs	r3, #0
}
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}

0800264c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	211f      	movs	r1, #31
 8002660:	400a      	ands	r2, r1
 8002662:	210f      	movs	r1, #15
 8002664:	4091      	lsls	r1, r2
 8002666:	000a      	movs	r2, r1
 8002668:	43d2      	mvns	r2, r2
 800266a:	401a      	ands	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	0e9b      	lsrs	r3, r3, #26
 8002670:	210f      	movs	r1, #15
 8002672:	4019      	ands	r1, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	201f      	movs	r0, #31
 8002678:	4003      	ands	r3, r0
 800267a:	4099      	lsls	r1, r3
 800267c:	000b      	movs	r3, r1
 800267e:	431a      	orrs	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002684:	46c0      	nop			@ (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	b004      	add	sp, #16
 800268a:	bd80      	pop	{r7, pc}

0800268c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	035b      	lsls	r3, r3, #13
 800269e:	0b5b      	lsrs	r3, r3, #13
 80026a0:	431a      	orrs	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	46bd      	mov	sp, r7
 80026aa:	b002      	add	sp, #8
 80026ac:	bd80      	pop	{r7, pc}

080026ae <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	0352      	lsls	r2, r2, #13
 80026c0:	0b52      	lsrs	r2, r2, #13
 80026c2:	43d2      	mvns	r2, r2
 80026c4:	401a      	ands	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b002      	add	sp, #8
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	0212      	lsls	r2, r2, #8
 80026e8:	43d2      	mvns	r2, r2
 80026ea:	401a      	ands	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	021b      	lsls	r3, r3, #8
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	400b      	ands	r3, r1
 80026f4:	4904      	ldr	r1, [pc, #16]	@ (8002708 <LL_ADC_SetChannelSamplingTime+0x34>)
 80026f6:	400b      	ands	r3, r1
 80026f8:	431a      	orrs	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80026fe:	46c0      	nop			@ (mov r8, r8)
 8002700:	46bd      	mov	sp, r7
 8002702:	b004      	add	sp, #16
 8002704:	bd80      	pop	{r7, pc}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	07ffff00 	.word	0x07ffff00

0800270c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	4a05      	ldr	r2, [pc, #20]	@ (8002730 <LL_ADC_EnableInternalRegulator+0x24>)
 800271a:	4013      	ands	r3, r2
 800271c:	2280      	movs	r2, #128	@ 0x80
 800271e:	0552      	lsls	r2, r2, #21
 8002720:	431a      	orrs	r2, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	46bd      	mov	sp, r7
 800272a:	b002      	add	sp, #8
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			@ (mov r8, r8)
 8002730:	6fffffe8 	.word	0x6fffffe8

08002734 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	2380      	movs	r3, #128	@ 0x80
 8002742:	055b      	lsls	r3, r3, #21
 8002744:	401a      	ands	r2, r3
 8002746:	2380      	movs	r3, #128	@ 0x80
 8002748:	055b      	lsls	r3, r3, #21
 800274a:	429a      	cmp	r2, r3
 800274c:	d101      	bne.n	8002752 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800274e:	2301      	movs	r3, #1
 8002750:	e000      	b.n	8002754 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002752:	2300      	movs	r3, #0
}
 8002754:	0018      	movs	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	b002      	add	sp, #8
 800275a:	bd80      	pop	{r7, pc}

0800275c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	4a04      	ldr	r2, [pc, #16]	@ (800277c <LL_ADC_Enable+0x20>)
 800276a:	4013      	ands	r3, r2
 800276c:	2201      	movs	r2, #1
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002774:	46c0      	nop			@ (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b002      	add	sp, #8
 800277a:	bd80      	pop	{r7, pc}
 800277c:	7fffffe8 	.word	0x7fffffe8

08002780 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <LL_ADC_Disable+0x20>)
 800278e:	4013      	ands	r3, r2
 8002790:	2202      	movs	r2, #2
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002798:	46c0      	nop			@ (mov r8, r8)
 800279a:	46bd      	mov	sp, r7
 800279c:	b002      	add	sp, #8
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	7fffffe8 	.word	0x7fffffe8

080027a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2201      	movs	r2, #1
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d101      	bne.n	80027bc <LL_ADC_IsEnabled+0x18>
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <LL_ADC_IsEnabled+0x1a>
 80027bc:	2300      	movs	r3, #0
}
 80027be:	0018      	movs	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b002      	add	sp, #8
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2202      	movs	r2, #2
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d101      	bne.n	80027de <LL_ADC_IsDisableOngoing+0x18>
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <LL_ADC_IsDisableOngoing+0x1a>
 80027de:	2300      	movs	r3, #0
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b002      	add	sp, #8
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <LL_ADC_REG_StartConversion+0x20>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	2204      	movs	r2, #4
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002800:	46c0      	nop			@ (mov r8, r8)
 8002802:	46bd      	mov	sp, r7
 8002804:	b002      	add	sp, #8
 8002806:	bd80      	pop	{r7, pc}
 8002808:	7fffffe8 	.word	0x7fffffe8

0800280c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2204      	movs	r2, #4
 800281a:	4013      	ands	r3, r2
 800281c:	2b04      	cmp	r3, #4
 800281e:	d101      	bne.n	8002824 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002824:	2300      	movs	r3, #0
}
 8002826:	0018      	movs	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	b002      	add	sp, #8
 800282c:	bd80      	pop	{r7, pc}
	...

08002830 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002838:	231f      	movs	r3, #31
 800283a:	18fb      	adds	r3, r7, r3
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002840:	2300      	movs	r3, #0
 8002842:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002848:	2300      	movs	r3, #0
 800284a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e17f      	b.n	8002b56 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10a      	bne.n	8002874 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f7ff fbb1 	bl	8001fc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2254      	movs	r2, #84	@ 0x54
 8002870:	2100      	movs	r1, #0
 8002872:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	0018      	movs	r0, r3
 800287a:	f7ff ff5b 	bl	8002734 <LL_ADC_IsInternalRegulatorEnabled>
 800287e:	1e03      	subs	r3, r0, #0
 8002880:	d115      	bne.n	80028ae <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	0018      	movs	r0, r3
 8002888:	f7ff ff40 	bl	800270c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800288c:	4bb4      	ldr	r3, [pc, #720]	@ (8002b60 <HAL_ADC_Init+0x330>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	49b4      	ldr	r1, [pc, #720]	@ (8002b64 <HAL_ADC_Init+0x334>)
 8002892:	0018      	movs	r0, r3
 8002894:	f7fd fc40 	bl	8000118 <__udivsi3>
 8002898:	0003      	movs	r3, r0
 800289a:	3301      	adds	r3, #1
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028a0:	e002      	b.n	80028a8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f9      	bne.n	80028a2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	0018      	movs	r0, r3
 80028b4:	f7ff ff3e 	bl	8002734 <LL_ADC_IsInternalRegulatorEnabled>
 80028b8:	1e03      	subs	r3, r0, #0
 80028ba:	d10f      	bne.n	80028dc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c0:	2210      	movs	r2, #16
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028cc:	2201      	movs	r2, #1
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80028d4:	231f      	movs	r3, #31
 80028d6:	18fb      	adds	r3, r7, r3
 80028d8:	2201      	movs	r2, #1
 80028da:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f7ff ff93 	bl	800280c <LL_ADC_REG_IsConversionOngoing>
 80028e6:	0003      	movs	r3, r0
 80028e8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ee:	2210      	movs	r2, #16
 80028f0:	4013      	ands	r3, r2
 80028f2:	d000      	beq.n	80028f6 <HAL_ADC_Init+0xc6>
 80028f4:	e122      	b.n	8002b3c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d000      	beq.n	80028fe <HAL_ADC_Init+0xce>
 80028fc:	e11e      	b.n	8002b3c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	4a99      	ldr	r2, [pc, #612]	@ (8002b68 <HAL_ADC_Init+0x338>)
 8002904:	4013      	ands	r3, r2
 8002906:	2202      	movs	r2, #2
 8002908:	431a      	orrs	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	0018      	movs	r0, r3
 8002914:	f7ff ff46 	bl	80027a4 <LL_ADC_IsEnabled>
 8002918:	1e03      	subs	r3, r0, #0
 800291a:	d000      	beq.n	800291e <HAL_ADC_Init+0xee>
 800291c:	e0ad      	b.n	8002a7a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	7e1b      	ldrb	r3, [r3, #24]
 8002926:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002928:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	7e5b      	ldrb	r3, [r3, #25]
 800292e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002930:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7e9b      	ldrb	r3, [r3, #26]
 8002936:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002938:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	2b00      	cmp	r3, #0
 8002940:	d002      	beq.n	8002948 <HAL_ADC_Init+0x118>
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	015b      	lsls	r3, r3, #5
 8002946:	e000      	b.n	800294a <HAL_ADC_Init+0x11a>
 8002948:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800294a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002950:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	da04      	bge.n	8002964 <HAL_ADC_Init+0x134>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	085b      	lsrs	r3, r3, #1
 8002962:	e001      	b.n	8002968 <HAL_ADC_Init+0x138>
 8002964:	2380      	movs	r3, #128	@ 0x80
 8002966:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8002968:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	212c      	movs	r1, #44	@ 0x2c
 800296e:	5c5b      	ldrb	r3, [r3, r1]
 8002970:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002972:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2220      	movs	r2, #32
 800297e:	5c9b      	ldrb	r3, [r3, r2]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d115      	bne.n	80029b0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7e9b      	ldrb	r3, [r3, #26]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d105      	bne.n	8002998 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2280      	movs	r2, #128	@ 0x80
 8002990:	0252      	lsls	r2, r2, #9
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	e00b      	b.n	80029b0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299c:	2220      	movs	r2, #32
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a8:	2201      	movs	r2, #1
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00a      	beq.n	80029ce <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029bc:	23e0      	movs	r3, #224	@ 0xe0
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80029c6:	4313      	orrs	r3, r2
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	4a65      	ldr	r2, [pc, #404]	@ (8002b6c <HAL_ADC_Init+0x33c>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	0f9b      	lsrs	r3, r3, #30
 80029ea:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029f0:	4313      	orrs	r3, r2
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	223c      	movs	r2, #60	@ 0x3c
 80029fc:	5c9b      	ldrb	r3, [r3, r2]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d111      	bne.n	8002a26 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	0f9b      	lsrs	r3, r3, #30
 8002a08:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002a0e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8002a14:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8002a1a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	2201      	movs	r2, #1
 8002a22:	4313      	orrs	r3, r2
 8002a24:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	4a50      	ldr	r2, [pc, #320]	@ (8002b70 <HAL_ADC_Init+0x340>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	0019      	movs	r1, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	23c0      	movs	r3, #192	@ 0xc0
 8002a42:	061b      	lsls	r3, r3, #24
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d018      	beq.n	8002a7a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a4c:	2380      	movs	r3, #128	@ 0x80
 8002a4e:	05db      	lsls	r3, r3, #23
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d012      	beq.n	8002a7a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	061b      	lsls	r3, r3, #24
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d00c      	beq.n	8002a7a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002a60:	4b44      	ldr	r3, [pc, #272]	@ (8002b74 <HAL_ADC_Init+0x344>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a44      	ldr	r2, [pc, #272]	@ (8002b78 <HAL_ADC_Init+0x348>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	23f0      	movs	r3, #240	@ 0xf0
 8002a70:	039b      	lsls	r3, r3, #14
 8002a72:	401a      	ands	r2, r3
 8002a74:	4b3f      	ldr	r3, [pc, #252]	@ (8002b74 <HAL_ADC_Init+0x344>)
 8002a76:	430a      	orrs	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6818      	ldr	r0, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a82:	001a      	movs	r2, r3
 8002a84:	2100      	movs	r1, #0
 8002a86:	f7ff fd9c 	bl	80025c2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a92:	493a      	ldr	r1, [pc, #232]	@ (8002b7c <HAL_ADC_Init+0x34c>)
 8002a94:	001a      	movs	r2, r3
 8002a96:	f7ff fd94 	bl	80025c2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d109      	bne.n	8002ab6 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2110      	movs	r1, #16
 8002aae:	4249      	negs	r1, r1
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ab4:	e018      	b.n	8002ae8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691a      	ldr	r2, [r3, #16]
 8002aba:	2380      	movs	r3, #128	@ 0x80
 8002abc:	039b      	lsls	r3, r3, #14
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d112      	bne.n	8002ae8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	221c      	movs	r2, #28
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2210      	movs	r2, #16
 8002ad6:	4252      	negs	r2, r2
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	0011      	movs	r1, r2
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2100      	movs	r1, #0
 8002aee:	0018      	movs	r0, r3
 8002af0:	f7ff fd84 	bl	80025fc <LL_ADC_GetSamplingTimeCommonChannels>
 8002af4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d10b      	bne.n	8002b16 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	2203      	movs	r2, #3
 8002b0a:	4393      	bics	r3, r2
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002b14:	e01c      	b.n	8002b50 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	2212      	movs	r2, #18
 8002b1c:	4393      	bics	r3, r2
 8002b1e:	2210      	movs	r2, #16
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002b32:	231f      	movs	r3, #31
 8002b34:	18fb      	adds	r3, r7, r3
 8002b36:	2201      	movs	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002b3a:	e009      	b.n	8002b50 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b40:	2210      	movs	r2, #16
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b48:	231f      	movs	r3, #31
 8002b4a:	18fb      	adds	r3, r7, r3
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002b50:	231f      	movs	r3, #31
 8002b52:	18fb      	adds	r3, r7, r3
 8002b54:	781b      	ldrb	r3, [r3, #0]
}
 8002b56:	0018      	movs	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b008      	add	sp, #32
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	20000808 	.word	0x20000808
 8002b64:	00030d40 	.word	0x00030d40
 8002b68:	fffffefd 	.word	0xfffffefd
 8002b6c:	ffde0201 	.word	0xffde0201
 8002b70:	1ffffc02 	.word	0x1ffffc02
 8002b74:	40012708 	.word	0x40012708
 8002b78:	ffc3ffff 	.word	0xffc3ffff
 8002b7c:	07ffff04 	.word	0x07ffff04

08002b80 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b80:	b5b0      	push	{r4, r5, r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	0018      	movs	r0, r3
 8002b92:	f7ff fe3b 	bl	800280c <LL_ADC_REG_IsConversionOngoing>
 8002b96:	1e03      	subs	r3, r0, #0
 8002b98:	d16c      	bne.n	8002c74 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2254      	movs	r2, #84	@ 0x54
 8002b9e:	5c9b      	ldrb	r3, [r3, r2]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d101      	bne.n	8002ba8 <HAL_ADC_Start_DMA+0x28>
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	e06c      	b.n	8002c82 <HAL_ADC_Start_DMA+0x102>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2254      	movs	r2, #84	@ 0x54
 8002bac:	2101      	movs	r1, #1
 8002bae:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d113      	bne.n	8002be4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f7ff fdef 	bl	80027a4 <LL_ADC_IsEnabled>
 8002bc6:	1e03      	subs	r3, r0, #0
 8002bc8:	d004      	beq.n	8002bd4 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f7ff fdd6 	bl	8002780 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2101      	movs	r1, #1
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002be4:	2517      	movs	r5, #23
 8002be6:	197c      	adds	r4, r7, r5
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	0018      	movs	r0, r3
 8002bec:	f000 fa3e 	bl	800306c <ADC_Enable>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002bf4:	002c      	movs	r4, r5
 8002bf6:	193b      	adds	r3, r7, r4
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d13e      	bne.n	8002c7c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c02:	4a22      	ldr	r2, [pc, #136]	@ (8002c8c <HAL_ADC_Start_DMA+0x10c>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	2280      	movs	r2, #128	@ 0x80
 8002c08:	0052      	lsls	r2, r2, #1
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8002c90 <HAL_ADC_Start_DMA+0x110>)
 8002c1c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c22:	4a1c      	ldr	r2, [pc, #112]	@ (8002c94 <HAL_ADC_Start_DMA+0x114>)
 8002c24:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8002c98 <HAL_ADC_Start_DMA+0x118>)
 8002c2c:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	221c      	movs	r2, #28
 8002c34:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2254      	movs	r2, #84	@ 0x54
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2110      	movs	r1, #16
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	3340      	adds	r3, #64	@ 0x40
 8002c58:	0019      	movs	r1, r3
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	193c      	adds	r4, r7, r4
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f000 fe72 	bl	8003948 <HAL_DMA_Start_IT>
 8002c64:	0003      	movs	r3, r0
 8002c66:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f7ff fdbb 	bl	80027e8 <LL_ADC_REG_StartConversion>
 8002c72:	e003      	b.n	8002c7c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c74:	2317      	movs	r3, #23
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	2202      	movs	r2, #2
 8002c7a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002c7c:	2317      	movs	r3, #23
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	781b      	ldrb	r3, [r3, #0]
}
 8002c82:	0018      	movs	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b006      	add	sp, #24
 8002c88:	bdb0      	pop	{r4, r5, r7, pc}
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	fffff0fe 	.word	0xfffff0fe
 8002c90:	08003235 	.word	0x08003235
 8002c94:	080032fd 	.word	0x080032fd
 8002c98:	0800331b 	.word	0x0800331b

08002c9c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002ca4:	46c0      	nop			@ (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b002      	add	sp, #8
 8002caa:	bd80      	pop	{r7, pc}

08002cac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cb4:	46c0      	nop			@ (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b002      	add	sp, #8
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc6:	2317      	movs	r3, #23
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2254      	movs	r2, #84	@ 0x54
 8002cd6:	5c9b      	ldrb	r3, [r3, r2]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d101      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x24>
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e1c0      	b.n	8003062 <HAL_ADC_ConfigChannel+0x3a6>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2254      	movs	r2, #84	@ 0x54
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f7ff fd8d 	bl	800280c <LL_ADC_REG_IsConversionOngoing>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d000      	beq.n	8002cf8 <HAL_ADC_ConfigChannel+0x3c>
 8002cf6:	e1a3      	b.n	8003040 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d100      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x46>
 8002d00:	e143      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	2380      	movs	r3, #128	@ 0x80
 8002d08:	061b      	lsls	r3, r3, #24
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d004      	beq.n	8002d18 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002d12:	4ac1      	ldr	r2, [pc, #772]	@ (8003018 <HAL_ADC_ConfigChannel+0x35c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d108      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	0019      	movs	r1, r3
 8002d22:	0010      	movs	r0, r2
 8002d24:	f7ff fcb2 	bl	800268c <LL_ADC_REG_SetSequencerChAdd>
 8002d28:	e0c9      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	211f      	movs	r1, #31
 8002d34:	400b      	ands	r3, r1
 8002d36:	210f      	movs	r1, #15
 8002d38:	4099      	lsls	r1, r3
 8002d3a:	000b      	movs	r3, r1
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	4013      	ands	r3, r2
 8002d40:	0019      	movs	r1, r3
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	035b      	lsls	r3, r3, #13
 8002d48:	0b5b      	lsrs	r3, r3, #13
 8002d4a:	d105      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x9c>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	0e9b      	lsrs	r3, r3, #26
 8002d52:	221f      	movs	r2, #31
 8002d54:	4013      	ands	r3, r2
 8002d56:	e098      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d000      	beq.n	8002d64 <HAL_ADC_ConfigChannel+0xa8>
 8002d62:	e091      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x1cc>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d000      	beq.n	8002d70 <HAL_ADC_ConfigChannel+0xb4>
 8002d6e:	e089      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x1c8>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2204      	movs	r2, #4
 8002d76:	4013      	ands	r3, r2
 8002d78:	d000      	beq.n	8002d7c <HAL_ADC_ConfigChannel+0xc0>
 8002d7a:	e081      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x1c4>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2208      	movs	r2, #8
 8002d82:	4013      	ands	r3, r2
 8002d84:	d000      	beq.n	8002d88 <HAL_ADC_ConfigChannel+0xcc>
 8002d86:	e079      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x1c0>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2210      	movs	r2, #16
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d000      	beq.n	8002d94 <HAL_ADC_ConfigChannel+0xd8>
 8002d92:	e071      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x1bc>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d000      	beq.n	8002da0 <HAL_ADC_ConfigChannel+0xe4>
 8002d9e:	e069      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x1b8>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2240      	movs	r2, #64	@ 0x40
 8002da6:	4013      	ands	r3, r2
 8002da8:	d000      	beq.n	8002dac <HAL_ADC_ConfigChannel+0xf0>
 8002daa:	e061      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x1b4>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2280      	movs	r2, #128	@ 0x80
 8002db2:	4013      	ands	r3, r2
 8002db4:	d000      	beq.n	8002db8 <HAL_ADC_ConfigChannel+0xfc>
 8002db6:	e059      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x1b0>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d151      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x1ac>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	2380      	movs	r3, #128	@ 0x80
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d149      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1a8>
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	2380      	movs	r3, #128	@ 0x80
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d141      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x1a4>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	4013      	ands	r3, r2
 8002de6:	d139      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x1a0>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	2380      	movs	r3, #128	@ 0x80
 8002dee:	015b      	lsls	r3, r3, #5
 8002df0:	4013      	ands	r3, r2
 8002df2:	d131      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x19c>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	019b      	lsls	r3, r3, #6
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d129      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x198>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2380      	movs	r3, #128	@ 0x80
 8002e06:	01db      	lsls	r3, r3, #7
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d121      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x194>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2380      	movs	r3, #128	@ 0x80
 8002e12:	021b      	lsls	r3, r3, #8
 8002e14:	4013      	ands	r3, r2
 8002e16:	d119      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x190>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	2380      	movs	r3, #128	@ 0x80
 8002e1e:	025b      	lsls	r3, r3, #9
 8002e20:	4013      	ands	r3, r2
 8002e22:	d111      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x18c>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	2380      	movs	r3, #128	@ 0x80
 8002e2a:	029b      	lsls	r3, r3, #10
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d109      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x188>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	@ 0x80
 8002e36:	02db      	lsls	r3, r3, #11
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d001      	beq.n	8002e40 <HAL_ADC_ConfigChannel+0x184>
 8002e3c:	2312      	movs	r3, #18
 8002e3e:	e024      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e40:	2300      	movs	r3, #0
 8002e42:	e022      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e44:	2311      	movs	r3, #17
 8002e46:	e020      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e48:	2310      	movs	r3, #16
 8002e4a:	e01e      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	e01c      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e50:	230e      	movs	r3, #14
 8002e52:	e01a      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e54:	230d      	movs	r3, #13
 8002e56:	e018      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e58:	230c      	movs	r3, #12
 8002e5a:	e016      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e5c:	230b      	movs	r3, #11
 8002e5e:	e014      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e60:	230a      	movs	r3, #10
 8002e62:	e012      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e64:	2309      	movs	r3, #9
 8002e66:	e010      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e68:	2308      	movs	r3, #8
 8002e6a:	e00e      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e6c:	2307      	movs	r3, #7
 8002e6e:	e00c      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e70:	2306      	movs	r3, #6
 8002e72:	e00a      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e74:	2305      	movs	r3, #5
 8002e76:	e008      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e78:	2304      	movs	r3, #4
 8002e7a:	e006      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e004      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e002      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	6852      	ldr	r2, [r2, #4]
 8002e8e:	201f      	movs	r0, #31
 8002e90:	4002      	ands	r2, r0
 8002e92:	4093      	lsls	r3, r2
 8002e94:	000a      	movs	r2, r1
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	089b      	lsrs	r3, r3, #2
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d808      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	6859      	ldr	r1, [r3, #4]
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	001a      	movs	r2, r3
 8002eba:	f7ff fbc7 	bl	800264c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6818      	ldr	r0, [r3, #0]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	6819      	ldr	r1, [r3, #0]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	001a      	movs	r2, r3
 8002ecc:	f7ff fc02 	bl	80026d4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	db00      	blt.n	8002eda <HAL_ADC_ConfigChannel+0x21e>
 8002ed8:	e0bc      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eda:	4b50      	ldr	r3, [pc, #320]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002edc:	0018      	movs	r0, r3
 8002ede:	f7ff fb63 	bl	80025a8 <LL_ADC_GetCommonPathInternalCh>
 8002ee2:	0003      	movs	r3, r0
 8002ee4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a4d      	ldr	r2, [pc, #308]	@ (8003020 <HAL_ADC_ConfigChannel+0x364>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d122      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	2380      	movs	r3, #128	@ 0x80
 8002ef4:	041b      	lsls	r3, r3, #16
 8002ef6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ef8:	d11d      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	2280      	movs	r2, #128	@ 0x80
 8002efe:	0412      	lsls	r2, r2, #16
 8002f00:	4313      	orrs	r3, r2
 8002f02:	4a46      	ldr	r2, [pc, #280]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002f04:	0019      	movs	r1, r3
 8002f06:	0010      	movs	r0, r2
 8002f08:	f7ff fb3a 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f0c:	4b45      	ldr	r3, [pc, #276]	@ (8003024 <HAL_ADC_ConfigChannel+0x368>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4945      	ldr	r1, [pc, #276]	@ (8003028 <HAL_ADC_ConfigChannel+0x36c>)
 8002f12:	0018      	movs	r0, r3
 8002f14:	f7fd f900 	bl	8000118 <__udivsi3>
 8002f18:	0003      	movs	r3, r0
 8002f1a:	1c5a      	adds	r2, r3, #1
 8002f1c:	0013      	movs	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	189b      	adds	r3, r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f26:	e002      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1f9      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f34:	e08e      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a3c      	ldr	r2, [pc, #240]	@ (800302c <HAL_ADC_ConfigChannel+0x370>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d10e      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	2380      	movs	r3, #128	@ 0x80
 8002f44:	045b      	lsls	r3, r3, #17
 8002f46:	4013      	ands	r3, r2
 8002f48:	d109      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2280      	movs	r2, #128	@ 0x80
 8002f4e:	0452      	lsls	r2, r2, #17
 8002f50:	4313      	orrs	r3, r2
 8002f52:	4a32      	ldr	r2, [pc, #200]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002f54:	0019      	movs	r1, r3
 8002f56:	0010      	movs	r0, r2
 8002f58:	f7ff fb12 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
 8002f5c:	e07a      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a33      	ldr	r2, [pc, #204]	@ (8003030 <HAL_ADC_ConfigChannel+0x374>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d000      	beq.n	8002f6a <HAL_ADC_ConfigChannel+0x2ae>
 8002f68:	e074      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	2380      	movs	r3, #128	@ 0x80
 8002f6e:	03db      	lsls	r3, r3, #15
 8002f70:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002f72:	d000      	beq.n	8002f76 <HAL_ADC_ConfigChannel+0x2ba>
 8002f74:	e06e      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	2280      	movs	r2, #128	@ 0x80
 8002f7a:	03d2      	lsls	r2, r2, #15
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	4a27      	ldr	r2, [pc, #156]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002f80:	0019      	movs	r1, r3
 8002f82:	0010      	movs	r0, r2
 8002f84:	f7ff fafc 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
 8002f88:	e064      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691a      	ldr	r2, [r3, #16]
 8002f8e:	2380      	movs	r3, #128	@ 0x80
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d004      	beq.n	8002fa0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003018 <HAL_ADC_ConfigChannel+0x35c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d107      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	0019      	movs	r1, r3
 8002faa:	0010      	movs	r0, r2
 8002fac:	f7ff fb7f 	bl	80026ae <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	da4d      	bge.n	8003054 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fb8:	4b18      	ldr	r3, [pc, #96]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f7ff faf4 	bl	80025a8 <LL_ADC_GetCommonPathInternalCh>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a15      	ldr	r2, [pc, #84]	@ (8003020 <HAL_ADC_ConfigChannel+0x364>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d108      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4a18      	ldr	r2, [pc, #96]	@ (8003034 <HAL_ADC_ConfigChannel+0x378>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	4a11      	ldr	r2, [pc, #68]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002fd6:	0019      	movs	r1, r3
 8002fd8:	0010      	movs	r0, r2
 8002fda:	f7ff fad1 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
 8002fde:	e039      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a11      	ldr	r2, [pc, #68]	@ (800302c <HAL_ADC_ConfigChannel+0x370>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d108      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4a12      	ldr	r2, [pc, #72]	@ (8003038 <HAL_ADC_ConfigChannel+0x37c>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 8002ff2:	0019      	movs	r1, r3
 8002ff4:	0010      	movs	r0, r2
 8002ff6:	f7ff fac3 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
 8002ffa:	e02b      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0b      	ldr	r2, [pc, #44]	@ (8003030 <HAL_ADC_ConfigChannel+0x374>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d126      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	4a0c      	ldr	r2, [pc, #48]	@ (800303c <HAL_ADC_ConfigChannel+0x380>)
 800300a:	4013      	ands	r3, r2
 800300c:	4a03      	ldr	r2, [pc, #12]	@ (800301c <HAL_ADC_ConfigChannel+0x360>)
 800300e:	0019      	movs	r1, r3
 8003010:	0010      	movs	r0, r2
 8003012:	f7ff fab5 	bl	8002580 <LL_ADC_SetCommonPathInternalCh>
 8003016:	e01d      	b.n	8003054 <HAL_ADC_ConfigChannel+0x398>
 8003018:	80000004 	.word	0x80000004
 800301c:	40012708 	.word	0x40012708
 8003020:	b0001000 	.word	0xb0001000
 8003024:	20000808 	.word	0x20000808
 8003028:	00030d40 	.word	0x00030d40
 800302c:	b8004000 	.word	0xb8004000
 8003030:	b4002000 	.word	0xb4002000
 8003034:	ff7fffff 	.word	0xff7fffff
 8003038:	feffffff 	.word	0xfeffffff
 800303c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003044:	2220      	movs	r2, #32
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800304c:	2317      	movs	r3, #23
 800304e:	18fb      	adds	r3, r7, r3
 8003050:	2201      	movs	r2, #1
 8003052:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2254      	movs	r2, #84	@ 0x54
 8003058:	2100      	movs	r1, #0
 800305a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800305c:	2317      	movs	r3, #23
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	781b      	ldrb	r3, [r3, #0]
}
 8003062:	0018      	movs	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	b006      	add	sp, #24
 8003068:	bd80      	pop	{r7, pc}
 800306a:	46c0      	nop			@ (mov r8, r8)

0800306c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003074:	2300      	movs	r3, #0
 8003076:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff fb91 	bl	80027a4 <LL_ADC_IsEnabled>
 8003082:	1e03      	subs	r3, r0, #0
 8003084:	d000      	beq.n	8003088 <ADC_Enable+0x1c>
 8003086:	e069      	b.n	800315c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	4a36      	ldr	r2, [pc, #216]	@ (8003168 <ADC_Enable+0xfc>)
 8003090:	4013      	ands	r3, r2
 8003092:	d00d      	beq.n	80030b0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003098:	2210      	movs	r2, #16
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	2201      	movs	r2, #1
 80030a6:	431a      	orrs	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e056      	b.n	800315e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff fb51 	bl	800275c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80030ba:	4b2c      	ldr	r3, [pc, #176]	@ (800316c <ADC_Enable+0x100>)
 80030bc:	0018      	movs	r0, r3
 80030be:	f7ff fa73 	bl	80025a8 <LL_ADC_GetCommonPathInternalCh>
 80030c2:	0002      	movs	r2, r0
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	041b      	lsls	r3, r3, #16
 80030c8:	4013      	ands	r3, r2
 80030ca:	d00f      	beq.n	80030ec <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030cc:	4b28      	ldr	r3, [pc, #160]	@ (8003170 <ADC_Enable+0x104>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4928      	ldr	r1, [pc, #160]	@ (8003174 <ADC_Enable+0x108>)
 80030d2:	0018      	movs	r0, r3
 80030d4:	f7fd f820 	bl	8000118 <__udivsi3>
 80030d8:	0003      	movs	r3, r0
 80030da:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80030dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030de:	e002      	b.n	80030e6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1f9      	bne.n	80030e0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7e5b      	ldrb	r3, [r3, #25]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d033      	beq.n	800315c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80030f4:	f7ff fa3a 	bl	800256c <HAL_GetTick>
 80030f8:	0003      	movs	r3, r0
 80030fa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030fc:	e027      	b.n	800314e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0018      	movs	r0, r3
 8003104:	f7ff fb4e 	bl	80027a4 <LL_ADC_IsEnabled>
 8003108:	1e03      	subs	r3, r0, #0
 800310a:	d104      	bne.n	8003116 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	0018      	movs	r0, r3
 8003112:	f7ff fb23 	bl	800275c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003116:	f7ff fa29 	bl	800256c <HAL_GetTick>
 800311a:	0002      	movs	r2, r0
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d914      	bls.n	800314e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2201      	movs	r2, #1
 800312c:	4013      	ands	r3, r2
 800312e:	2b01      	cmp	r3, #1
 8003130:	d00d      	beq.n	800314e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003136:	2210      	movs	r2, #16
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003142:	2201      	movs	r2, #1
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e007      	b.n	800315e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2201      	movs	r2, #1
 8003156:	4013      	ands	r3, r2
 8003158:	2b01      	cmp	r3, #1
 800315a:	d1d0      	bne.n	80030fe <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	0018      	movs	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	b004      	add	sp, #16
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	80000017 	.word	0x80000017
 800316c:	40012708 	.word	0x40012708
 8003170:	20000808 	.word	0x20000808
 8003174:	00030d40 	.word	0x00030d40

08003178 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	0018      	movs	r0, r3
 8003186:	f7ff fb1e 	bl	80027c6 <LL_ADC_IsDisableOngoing>
 800318a:	0003      	movs	r3, r0
 800318c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	0018      	movs	r0, r3
 8003194:	f7ff fb06 	bl	80027a4 <LL_ADC_IsEnabled>
 8003198:	1e03      	subs	r3, r0, #0
 800319a:	d046      	beq.n	800322a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d143      	bne.n	800322a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2205      	movs	r2, #5
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d10d      	bne.n	80031cc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	0018      	movs	r0, r3
 80031b6:	f7ff fae3 	bl	8002780 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2203      	movs	r2, #3
 80031c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031c2:	f7ff f9d3 	bl	800256c <HAL_GetTick>
 80031c6:	0003      	movs	r3, r0
 80031c8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031ca:	e028      	b.n	800321e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d0:	2210      	movs	r2, #16
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031dc:	2201      	movs	r2, #1
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e021      	b.n	800322c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031e8:	f7ff f9c0 	bl	800256c <HAL_GetTick>
 80031ec:	0002      	movs	r2, r0
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d913      	bls.n	800321e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	2201      	movs	r2, #1
 80031fe:	4013      	ands	r3, r2
 8003200:	d00d      	beq.n	800321e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	2210      	movs	r2, #16
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003212:	2201      	movs	r2, #1
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e006      	b.n	800322c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2201      	movs	r2, #1
 8003226:	4013      	ands	r3, r2
 8003228:	d1de      	bne.n	80031e8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	0018      	movs	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	b004      	add	sp, #16
 8003232:	bd80      	pop	{r7, pc}

08003234 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003246:	2250      	movs	r2, #80	@ 0x50
 8003248:	4013      	ands	r3, r2
 800324a:	d141      	bne.n	80032d0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003250:	2280      	movs	r2, #128	@ 0x80
 8003252:	0092      	lsls	r2, r2, #2
 8003254:	431a      	orrs	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	0018      	movs	r0, r3
 8003260:	f7ff f9e3 	bl	800262a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003264:	1e03      	subs	r3, r0, #0
 8003266:	d02e      	beq.n	80032c6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	7e9b      	ldrb	r3, [r3, #26]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d12a      	bne.n	80032c6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2208      	movs	r2, #8
 8003278:	4013      	ands	r3, r2
 800327a:	2b08      	cmp	r3, #8
 800327c:	d123      	bne.n	80032c6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0018      	movs	r0, r3
 8003284:	f7ff fac2 	bl	800280c <LL_ADC_REG_IsConversionOngoing>
 8003288:	1e03      	subs	r3, r0, #0
 800328a:	d110      	bne.n	80032ae <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	210c      	movs	r1, #12
 8003298:	438a      	bics	r2, r1
 800329a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a0:	4a15      	ldr	r2, [pc, #84]	@ (80032f8 <ADC_DMAConvCplt+0xc4>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	2201      	movs	r2, #1
 80032a6:	431a      	orrs	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80032ac:	e00b      	b.n	80032c6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b2:	2220      	movs	r2, #32
 80032b4:	431a      	orrs	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032be:	2201      	movs	r2, #1
 80032c0:	431a      	orrs	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	0018      	movs	r0, r3
 80032ca:	f7fe fe45 	bl	8001f58 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80032ce:	e00f      	b.n	80032f0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	2210      	movs	r2, #16
 80032d6:	4013      	ands	r3, r2
 80032d8:	d004      	beq.n	80032e4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff fce5 	bl	8002cac <HAL_ADC_ErrorCallback>
}
 80032e2:	e005      	b.n	80032f0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	0010      	movs	r0, r2
 80032ee:	4798      	blx	r3
}
 80032f0:	46c0      	nop			@ (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b004      	add	sp, #16
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	fffffefe 	.word	0xfffffefe

080032fc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	0018      	movs	r0, r3
 800330e:	f7ff fcc5 	bl	8002c9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	46bd      	mov	sp, r7
 8003316:	b004      	add	sp, #16
 8003318:	bd80      	pop	{r7, pc}

0800331a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003326:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332c:	2240      	movs	r2, #64	@ 0x40
 800332e:	431a      	orrs	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003338:	2204      	movs	r2, #4
 800333a:	431a      	orrs	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	0018      	movs	r0, r3
 8003344:	f7ff fcb2 	bl	8002cac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003348:	46c0      	nop			@ (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	b004      	add	sp, #16
 800334e:	bd80      	pop	{r7, pc}

08003350 <LL_ADC_GetCommonClock>:
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	23f0      	movs	r3, #240	@ 0xf0
 800335e:	039b      	lsls	r3, r3, #14
 8003360:	4013      	ands	r3, r2
}
 8003362:	0018      	movs	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	b002      	add	sp, #8
 8003368:	bd80      	pop	{r7, pc}

0800336a <LL_ADC_GetClock>:
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	0f9b      	lsrs	r3, r3, #30
 8003378:	079b      	lsls	r3, r3, #30
}
 800337a:	0018      	movs	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	b002      	add	sp, #8
 8003380:	bd80      	pop	{r7, pc}

08003382 <LL_ADC_SetCalibrationFactor>:
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	22b4      	movs	r2, #180	@ 0xb4
 8003390:	589b      	ldr	r3, [r3, r2]
 8003392:	227f      	movs	r2, #127	@ 0x7f
 8003394:	4393      	bics	r3, r2
 8003396:	001a      	movs	r2, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	21b4      	movs	r1, #180	@ 0xb4
 80033a0:	505a      	str	r2, [r3, r1]
}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b002      	add	sp, #8
 80033a8:	bd80      	pop	{r7, pc}

080033aa <LL_ADC_GetCalibrationFactor>:
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	22b4      	movs	r2, #180	@ 0xb4
 80033b6:	589b      	ldr	r3, [r3, r2]
 80033b8:	227f      	movs	r2, #127	@ 0x7f
 80033ba:	4013      	ands	r3, r2
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b002      	add	sp, #8
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <LL_ADC_Enable>:
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	4a04      	ldr	r2, [pc, #16]	@ (80033e4 <LL_ADC_Enable+0x20>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	2201      	movs	r2, #1
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	609a      	str	r2, [r3, #8]
}
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	b002      	add	sp, #8
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	7fffffe8 	.word	0x7fffffe8

080033e8 <LL_ADC_Disable>:
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	4a04      	ldr	r2, [pc, #16]	@ (8003408 <LL_ADC_Disable+0x20>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	2202      	movs	r2, #2
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
}
 8003400:	46c0      	nop			@ (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b002      	add	sp, #8
 8003406:	bd80      	pop	{r7, pc}
 8003408:	7fffffe8 	.word	0x7fffffe8

0800340c <LL_ADC_IsEnabled>:
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	2201      	movs	r2, #1
 800341a:	4013      	ands	r3, r2
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <LL_ADC_IsEnabled+0x18>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <LL_ADC_IsEnabled+0x1a>
 8003424:	2300      	movs	r3, #0
}
 8003426:	0018      	movs	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	b002      	add	sp, #8
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <LL_ADC_StartCalibration>:
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	4a05      	ldr	r2, [pc, #20]	@ (8003454 <LL_ADC_StartCalibration+0x24>)
 800343e:	4013      	ands	r3, r2
 8003440:	2280      	movs	r2, #128	@ 0x80
 8003442:	0612      	lsls	r2, r2, #24
 8003444:	431a      	orrs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	609a      	str	r2, [r3, #8]
}
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	46bd      	mov	sp, r7
 800344e:	b002      	add	sp, #8
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	7fffffe8 	.word	0x7fffffe8

08003458 <LL_ADC_IsCalibrationOnGoing>:
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	0fdb      	lsrs	r3, r3, #31
 8003466:	07da      	lsls	r2, r3, #31
 8003468:	2380      	movs	r3, #128	@ 0x80
 800346a:	061b      	lsls	r3, r3, #24
 800346c:	429a      	cmp	r2, r3
 800346e:	d101      	bne.n	8003474 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8003474:	2300      	movs	r3, #0
}
 8003476:	0018      	movs	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	b002      	add	sp, #8
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b08b      	sub	sp, #44	@ 0x2c
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003488:	2300      	movs	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2254      	movs	r2, #84	@ 0x54
 8003494:	5c9b      	ldrb	r3, [r3, r2]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <HAL_ADCEx_Calibration_Start+0x1e>
 800349a:	2302      	movs	r3, #2
 800349c:	e0dd      	b.n	800365a <HAL_ADCEx_Calibration_Start+0x1da>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2254      	movs	r2, #84	@ 0x54
 80034a2:	2101      	movs	r1, #1
 80034a4:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80034a6:	231f      	movs	r3, #31
 80034a8:	18fc      	adds	r4, r7, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	0018      	movs	r0, r3
 80034ae:	f7ff fe63 	bl	8003178 <ADC_Disable>
 80034b2:	0003      	movs	r3, r0
 80034b4:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7ff ffa6 	bl	800340c <LL_ADC_IsEnabled>
 80034c0:	1e03      	subs	r3, r0, #0
 80034c2:	d000      	beq.n	80034c6 <HAL_ADCEx_Calibration_Start+0x46>
 80034c4:	e0bc      	b.n	8003640 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ca:	4a66      	ldr	r2, [pc, #408]	@ (8003664 <HAL_ADCEx_Calibration_Start+0x1e4>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	2202      	movs	r2, #2
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	4a62      	ldr	r2, [pc, #392]	@ (8003668 <HAL_ADCEx_Calibration_Start+0x1e8>)
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	495f      	ldr	r1, [pc, #380]	@ (800366c <HAL_ADCEx_Calibration_Start+0x1ec>)
 80034ee:	400a      	ands	r2, r1
 80034f0:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f6:	e02d      	b.n	8003554 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	0018      	movs	r0, r3
 80034fe:	f7ff ff97 	bl	8003430 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003502:	e014      	b.n	800352e <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	3301      	adds	r3, #1
 8003508:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4a58      	ldr	r2, [pc, #352]	@ (8003670 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d90d      	bls.n	800352e <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	2212      	movs	r2, #18
 8003518:	4393      	bics	r3, r2
 800351a:	2210      	movs	r2, #16
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2254      	movs	r2, #84	@ 0x54
 8003526:	2100      	movs	r1, #0
 8003528:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e095      	b.n	800365a <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	0018      	movs	r0, r3
 8003534:	f7ff ff90 	bl	8003458 <LL_ADC_IsCalibrationOnGoing>
 8003538:	1e03      	subs	r3, r0, #0
 800353a:	d1e3      	bne.n	8003504 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	0018      	movs	r0, r3
 8003542:	f7ff ff32 	bl	80033aa <LL_ADC_GetCalibrationFactor>
 8003546:	0002      	movs	r2, r0
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	189b      	adds	r3, r3, r2
 800354c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	3301      	adds	r3, #1
 8003552:	627b      	str	r3, [r7, #36]	@ 0x24
 8003554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003556:	2b07      	cmp	r3, #7
 8003558:	d9ce      	bls.n	80034f8 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800355a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800355c:	6a38      	ldr	r0, [r7, #32]
 800355e:	f7fc fddb 	bl	8000118 <__udivsi3>
 8003562:	0003      	movs	r3, r0
 8003564:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	0018      	movs	r0, r3
 800356c:	f7ff ff2a 	bl	80033c4 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	0018      	movs	r0, r3
 8003576:	f7ff fef8 	bl	800336a <LL_ADC_GetClock>
 800357a:	1e03      	subs	r3, r0, #0
 800357c:	d11b      	bne.n	80035b6 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800357e:	4b3d      	ldr	r3, [pc, #244]	@ (8003674 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8003580:	0018      	movs	r0, r3
 8003582:	f7ff fee5 	bl	8003350 <LL_ADC_GetCommonClock>
 8003586:	0003      	movs	r3, r0
 8003588:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	23e0      	movs	r3, #224	@ 0xe0
 800358e:	035b      	lsls	r3, r3, #13
 8003590:	429a      	cmp	r2, r3
 8003592:	d310      	bcc.n	80035b6 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	0c9b      	lsrs	r3, r3, #18
 8003598:	3b03      	subs	r3, #3
 800359a:	2201      	movs	r2, #1
 800359c:	409a      	lsls	r2, r3
 800359e:	0013      	movs	r3, r2
 80035a0:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 80035a8:	e002      	b.n	80035b0 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f9      	bne.n	80035aa <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6a3a      	ldr	r2, [r7, #32]
 80035bc:	0011      	movs	r1, r2
 80035be:	0018      	movs	r0, r3
 80035c0:	f7ff fedf 	bl	8003382 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	0018      	movs	r0, r3
 80035ca:	f7ff ff0d 	bl	80033e8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035ce:	f7fe ffcd 	bl	800256c <HAL_GetTick>
 80035d2:	0003      	movs	r3, r0
 80035d4:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035d6:	e01b      	b.n	8003610 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035d8:	f7fe ffc8 	bl	800256c <HAL_GetTick>
 80035dc:	0002      	movs	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d914      	bls.n	8003610 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	0018      	movs	r0, r3
 80035ec:	f7ff ff0e 	bl	800340c <LL_ADC_IsEnabled>
 80035f0:	1e03      	subs	r3, r0, #0
 80035f2:	d00d      	beq.n	8003610 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f8:	2210      	movs	r2, #16
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003604:	2201      	movs	r2, #1
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e024      	b.n	800365a <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	0018      	movs	r0, r3
 8003616:	f7ff fef9 	bl	800340c <LL_ADC_IsEnabled>
 800361a:	1e03      	subs	r3, r0, #0
 800361c:	d1dc      	bne.n	80035d8 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68d9      	ldr	r1, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	430a      	orrs	r2, r1
 800362c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003632:	2203      	movs	r2, #3
 8003634:	4393      	bics	r3, r2
 8003636:	2201      	movs	r2, #1
 8003638:	431a      	orrs	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	659a      	str	r2, [r3, #88]	@ 0x58
 800363e:	e005      	b.n	800364c <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003644:	2210      	movs	r2, #16
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2254      	movs	r2, #84	@ 0x54
 8003650:	2100      	movs	r1, #0
 8003652:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003654:	231f      	movs	r3, #31
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	781b      	ldrb	r3, [r3, #0]
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	b00b      	add	sp, #44	@ 0x2c
 8003660:	bd90      	pop	{r4, r7, pc}
 8003662:	46c0      	nop			@ (mov r8, r8)
 8003664:	fffffefd 	.word	0xfffffefd
 8003668:	00008003 	.word	0x00008003
 800366c:	ffff7ffc 	.word	0xffff7ffc
 8003670:	0002f1ff 	.word	0x0002f1ff
 8003674:	40012708 	.word	0x40012708

08003678 <__NVIC_EnableIRQ>:
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	0002      	movs	r2, r0
 8003680:	1dfb      	adds	r3, r7, #7
 8003682:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b7f      	cmp	r3, #127	@ 0x7f
 800368a:	d809      	bhi.n	80036a0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368c:	1dfb      	adds	r3, r7, #7
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	001a      	movs	r2, r3
 8003692:	231f      	movs	r3, #31
 8003694:	401a      	ands	r2, r3
 8003696:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <__NVIC_EnableIRQ+0x30>)
 8003698:	2101      	movs	r1, #1
 800369a:	4091      	lsls	r1, r2
 800369c:	000a      	movs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]
}
 80036a0:	46c0      	nop			@ (mov r8, r8)
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	0002      	movs	r2, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	1dfb      	adds	r3, r7, #7
 80036b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80036ba:	1dfb      	adds	r3, r7, #7
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b7f      	cmp	r3, #127	@ 0x7f
 80036c0:	d828      	bhi.n	8003714 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003780 <__NVIC_SetPriority+0xd4>)
 80036c4:	1dfb      	adds	r3, r7, #7
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b25b      	sxtb	r3, r3
 80036ca:	089b      	lsrs	r3, r3, #2
 80036cc:	33c0      	adds	r3, #192	@ 0xc0
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	589b      	ldr	r3, [r3, r2]
 80036d2:	1dfa      	adds	r2, r7, #7
 80036d4:	7812      	ldrb	r2, [r2, #0]
 80036d6:	0011      	movs	r1, r2
 80036d8:	2203      	movs	r2, #3
 80036da:	400a      	ands	r2, r1
 80036dc:	00d2      	lsls	r2, r2, #3
 80036de:	21ff      	movs	r1, #255	@ 0xff
 80036e0:	4091      	lsls	r1, r2
 80036e2:	000a      	movs	r2, r1
 80036e4:	43d2      	mvns	r2, r2
 80036e6:	401a      	ands	r2, r3
 80036e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	019b      	lsls	r3, r3, #6
 80036ee:	22ff      	movs	r2, #255	@ 0xff
 80036f0:	401a      	ands	r2, r3
 80036f2:	1dfb      	adds	r3, r7, #7
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	0018      	movs	r0, r3
 80036f8:	2303      	movs	r3, #3
 80036fa:	4003      	ands	r3, r0
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003700:	481f      	ldr	r0, [pc, #124]	@ (8003780 <__NVIC_SetPriority+0xd4>)
 8003702:	1dfb      	adds	r3, r7, #7
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	b25b      	sxtb	r3, r3
 8003708:	089b      	lsrs	r3, r3, #2
 800370a:	430a      	orrs	r2, r1
 800370c:	33c0      	adds	r3, #192	@ 0xc0
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	501a      	str	r2, [r3, r0]
}
 8003712:	e031      	b.n	8003778 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003714:	4a1b      	ldr	r2, [pc, #108]	@ (8003784 <__NVIC_SetPriority+0xd8>)
 8003716:	1dfb      	adds	r3, r7, #7
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	0019      	movs	r1, r3
 800371c:	230f      	movs	r3, #15
 800371e:	400b      	ands	r3, r1
 8003720:	3b08      	subs	r3, #8
 8003722:	089b      	lsrs	r3, r3, #2
 8003724:	3306      	adds	r3, #6
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	18d3      	adds	r3, r2, r3
 800372a:	3304      	adds	r3, #4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	1dfa      	adds	r2, r7, #7
 8003730:	7812      	ldrb	r2, [r2, #0]
 8003732:	0011      	movs	r1, r2
 8003734:	2203      	movs	r2, #3
 8003736:	400a      	ands	r2, r1
 8003738:	00d2      	lsls	r2, r2, #3
 800373a:	21ff      	movs	r1, #255	@ 0xff
 800373c:	4091      	lsls	r1, r2
 800373e:	000a      	movs	r2, r1
 8003740:	43d2      	mvns	r2, r2
 8003742:	401a      	ands	r2, r3
 8003744:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	019b      	lsls	r3, r3, #6
 800374a:	22ff      	movs	r2, #255	@ 0xff
 800374c:	401a      	ands	r2, r3
 800374e:	1dfb      	adds	r3, r7, #7
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	0018      	movs	r0, r3
 8003754:	2303      	movs	r3, #3
 8003756:	4003      	ands	r3, r0
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800375c:	4809      	ldr	r0, [pc, #36]	@ (8003784 <__NVIC_SetPriority+0xd8>)
 800375e:	1dfb      	adds	r3, r7, #7
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	001c      	movs	r4, r3
 8003764:	230f      	movs	r3, #15
 8003766:	4023      	ands	r3, r4
 8003768:	3b08      	subs	r3, #8
 800376a:	089b      	lsrs	r3, r3, #2
 800376c:	430a      	orrs	r2, r1
 800376e:	3306      	adds	r3, #6
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	18c3      	adds	r3, r0, r3
 8003774:	3304      	adds	r3, #4
 8003776:	601a      	str	r2, [r3, #0]
}
 8003778:	46c0      	nop			@ (mov r8, r8)
 800377a:	46bd      	mov	sp, r7
 800377c:	b003      	add	sp, #12
 800377e:	bd90      	pop	{r4, r7, pc}
 8003780:	e000e100 	.word	0xe000e100
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	1e5a      	subs	r2, r3, #1
 8003794:	2380      	movs	r3, #128	@ 0x80
 8003796:	045b      	lsls	r3, r3, #17
 8003798:	429a      	cmp	r2, r3
 800379a:	d301      	bcc.n	80037a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800379c:	2301      	movs	r3, #1
 800379e:	e010      	b.n	80037c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037a0:	4b0a      	ldr	r3, [pc, #40]	@ (80037cc <SysTick_Config+0x44>)
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	3a01      	subs	r2, #1
 80037a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037a8:	2301      	movs	r3, #1
 80037aa:	425b      	negs	r3, r3
 80037ac:	2103      	movs	r1, #3
 80037ae:	0018      	movs	r0, r3
 80037b0:	f7ff ff7c 	bl	80036ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037b4:	4b05      	ldr	r3, [pc, #20]	@ (80037cc <SysTick_Config+0x44>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ba:	4b04      	ldr	r3, [pc, #16]	@ (80037cc <SysTick_Config+0x44>)
 80037bc:	2207      	movs	r2, #7
 80037be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b002      	add	sp, #8
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	e000e010 	.word	0xe000e010

080037d0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	607a      	str	r2, [r7, #4]
 80037da:	210f      	movs	r1, #15
 80037dc:	187b      	adds	r3, r7, r1
 80037de:	1c02      	adds	r2, r0, #0
 80037e0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	187b      	adds	r3, r7, r1
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	b25b      	sxtb	r3, r3
 80037ea:	0011      	movs	r1, r2
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7ff ff5d 	bl	80036ac <__NVIC_SetPriority>
}
 80037f2:	46c0      	nop			@ (mov r8, r8)
 80037f4:	46bd      	mov	sp, r7
 80037f6:	b004      	add	sp, #16
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
 8003800:	0002      	movs	r2, r0
 8003802:	1dfb      	adds	r3, r7, #7
 8003804:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003806:	1dfb      	adds	r3, r7, #7
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	b25b      	sxtb	r3, r3
 800380c:	0018      	movs	r0, r3
 800380e:	f7ff ff33 	bl	8003678 <__NVIC_EnableIRQ>
}
 8003812:	46c0      	nop			@ (mov r8, r8)
 8003814:	46bd      	mov	sp, r7
 8003816:	b002      	add	sp, #8
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f7ff ffaf 	bl	8003788 <SysTick_Config>
 800382a:	0003      	movs	r3, r0
}
 800382c:	0018      	movs	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	b002      	add	sp, #8
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e077      	b.n	8003936 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a3d      	ldr	r2, [pc, #244]	@ (8003940 <HAL_DMA_Init+0x10c>)
 800384c:	4694      	mov	ip, r2
 800384e:	4463      	add	r3, ip
 8003850:	2114      	movs	r1, #20
 8003852:	0018      	movs	r0, r3
 8003854:	f7fc fc60 	bl	8000118 <__udivsi3>
 8003858:	0003      	movs	r3, r0
 800385a:	009a      	lsls	r2, r3, #2
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2225      	movs	r2, #37	@ 0x25
 8003864:	2102      	movs	r1, #2
 8003866:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4934      	ldr	r1, [pc, #208]	@ (8003944 <HAL_DMA_Init+0x110>)
 8003874:	400a      	ands	r2, r1
 8003876:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6819      	ldr	r1, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	431a      	orrs	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	431a      	orrs	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f9c1 	bl	8003c38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	2380      	movs	r3, #128	@ 0x80
 80038bc:	01db      	lsls	r3, r3, #7
 80038be:	429a      	cmp	r2, r3
 80038c0:	d102      	bne.n	80038c8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d0:	213f      	movs	r1, #63	@ 0x3f
 80038d2:	400a      	ands	r2, r1
 80038d4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80038de:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d011      	beq.n	800390c <HAL_DMA_Init+0xd8>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d80d      	bhi.n	800390c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	0018      	movs	r0, r3
 80038f4:	f000 f9cc 	bl	8003c90 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	e008      	b.n	800391e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2225      	movs	r2, #37	@ 0x25
 8003928:	2101      	movs	r1, #1
 800392a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2224      	movs	r2, #36	@ 0x24
 8003930:	2100      	movs	r1, #0
 8003932:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	0018      	movs	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	b002      	add	sp, #8
 800393c:	bd80      	pop	{r7, pc}
 800393e:	46c0      	nop			@ (mov r8, r8)
 8003940:	bffdfff8 	.word	0xbffdfff8
 8003944:	ffff800f 	.word	0xffff800f

08003948 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003956:	2317      	movs	r3, #23
 8003958:	18fb      	adds	r3, r7, r3
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2224      	movs	r2, #36	@ 0x24
 8003962:	5c9b      	ldrb	r3, [r3, r2]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_DMA_Start_IT+0x24>
 8003968:	2302      	movs	r3, #2
 800396a:	e06f      	b.n	8003a4c <HAL_DMA_Start_IT+0x104>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2224      	movs	r2, #36	@ 0x24
 8003970:	2101      	movs	r1, #1
 8003972:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2225      	movs	r2, #37	@ 0x25
 8003978:	5c9b      	ldrb	r3, [r3, r2]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b01      	cmp	r3, #1
 800397e:	d157      	bne.n	8003a30 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2225      	movs	r2, #37	@ 0x25
 8003984:	2102      	movs	r1, #2
 8003986:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2101      	movs	r1, #1
 800399a:	438a      	bics	r2, r1
 800399c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	68b9      	ldr	r1, [r7, #8]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f907 	bl	8003bb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d008      	beq.n	80039c4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	210e      	movs	r1, #14
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	e00f      	b.n	80039e4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2104      	movs	r1, #4
 80039d0:	438a      	bics	r2, r1
 80039d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	210a      	movs	r1, #10
 80039e0:	430a      	orrs	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	2380      	movs	r3, #128	@ 0x80
 80039ec:	025b      	lsls	r3, r3, #9
 80039ee:	4013      	ands	r3, r2
 80039f0:	d008      	beq.n	8003a04 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fc:	2180      	movs	r1, #128	@ 0x80
 80039fe:	0049      	lsls	r1, r1, #1
 8003a00:	430a      	orrs	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a16:	2180      	movs	r1, #128	@ 0x80
 8003a18:	0049      	lsls	r1, r1, #1
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2101      	movs	r1, #1
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	e00a      	b.n	8003a46 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2280      	movs	r2, #128	@ 0x80
 8003a34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2224      	movs	r2, #36	@ 0x24
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8003a3e:	2317      	movs	r3, #23
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003a46:	2317      	movs	r3, #23
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	781b      	ldrb	r3, [r3, #0]
}
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b006      	add	sp, #24
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003a5c:	4b55      	ldr	r3, [pc, #340]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6e:	221c      	movs	r2, #28
 8003a70:	4013      	ands	r3, r2
 8003a72:	2204      	movs	r2, #4
 8003a74:	409a      	lsls	r2, r3
 8003a76:	0013      	movs	r3, r2
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d027      	beq.n	8003ace <HAL_DMA_IRQHandler+0x7a>
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2204      	movs	r2, #4
 8003a82:	4013      	ands	r3, r2
 8003a84:	d023      	beq.n	8003ace <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	4013      	ands	r3, r2
 8003a90:	d107      	bne.n	8003aa2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2104      	movs	r1, #4
 8003a9e:	438a      	bics	r2, r1
 8003aa0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003aa2:	4b44      	ldr	r3, [pc, #272]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003aa4:	6859      	ldr	r1, [r3, #4]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aaa:	221c      	movs	r2, #28
 8003aac:	4013      	ands	r3, r2
 8003aae:	2204      	movs	r2, #4
 8003ab0:	409a      	lsls	r2, r3
 8003ab2:	4b40      	ldr	r3, [pc, #256]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d100      	bne.n	8003ac2 <HAL_DMA_IRQHandler+0x6e>
 8003ac0:	e073      	b.n	8003baa <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	0010      	movs	r0, r2
 8003aca:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003acc:	e06d      	b.n	8003baa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	221c      	movs	r2, #28
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	409a      	lsls	r2, r3
 8003ada:	0013      	movs	r3, r2
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d02e      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xec>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d02a      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2220      	movs	r2, #32
 8003af2:	4013      	ands	r3, r2
 8003af4:	d10b      	bne.n	8003b0e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	210a      	movs	r1, #10
 8003b02:	438a      	bics	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2225      	movs	r2, #37	@ 0x25
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003b0e:	4b29      	ldr	r3, [pc, #164]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003b10:	6859      	ldr	r1, [r3, #4]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	221c      	movs	r2, #28
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	409a      	lsls	r2, r3
 8003b1e:	4b25      	ldr	r3, [pc, #148]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003b20:	430a      	orrs	r2, r1
 8003b22:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2224      	movs	r2, #36	@ 0x24
 8003b28:	2100      	movs	r1, #0
 8003b2a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d03a      	beq.n	8003baa <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	0010      	movs	r0, r2
 8003b3c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003b3e:	e034      	b.n	8003baa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b44:	221c      	movs	r2, #28
 8003b46:	4013      	ands	r3, r2
 8003b48:	2208      	movs	r2, #8
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	0013      	movs	r3, r2
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4013      	ands	r3, r2
 8003b52:	d02b      	beq.n	8003bac <HAL_DMA_IRQHandler+0x158>
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2208      	movs	r2, #8
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d027      	beq.n	8003bac <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	210e      	movs	r1, #14
 8003b68:	438a      	bics	r2, r1
 8003b6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003b6c:	4b11      	ldr	r3, [pc, #68]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b74:	221c      	movs	r2, #28
 8003b76:	4013      	ands	r3, r2
 8003b78:	2201      	movs	r2, #1
 8003b7a:	409a      	lsls	r2, r3
 8003b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb4 <HAL_DMA_IRQHandler+0x160>)
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2225      	movs	r2, #37	@ 0x25
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2224      	movs	r2, #36	@ 0x24
 8003b94:	2100      	movs	r1, #0
 8003b96:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	0010      	movs	r0, r2
 8003ba8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003baa:	46c0      	nop			@ (mov r8, r8)
 8003bac:	46c0      	nop			@ (mov r8, r8)
}
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b004      	add	sp, #16
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40020000 	.word	0x40020000

08003bb8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
 8003bc4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d004      	beq.n	8003be2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003be0:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003be2:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <DMA_SetConfig+0x7c>)
 8003be4:	6859      	ldr	r1, [r3, #4]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bea:	221c      	movs	r2, #28
 8003bec:	4013      	ands	r3, r2
 8003bee:	2201      	movs	r2, #1
 8003bf0:	409a      	lsls	r2, r3
 8003bf2:	4b10      	ldr	r3, [pc, #64]	@ (8003c34 <DMA_SetConfig+0x7c>)
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b10      	cmp	r3, #16
 8003c06:	d108      	bne.n	8003c1a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c18:	e007      	b.n	8003c2a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	60da      	str	r2, [r3, #12]
}
 8003c2a:	46c0      	nop			@ (mov r8, r8)
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	b004      	add	sp, #16
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	40020000 	.word	0x40020000

08003c38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	089b      	lsrs	r3, r3, #2
 8003c46:	4a10      	ldr	r2, [pc, #64]	@ (8003c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003c48:	4694      	mov	ip, r2
 8003c4a:	4463      	add	r3, ip
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	001a      	movs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	001a      	movs	r2, r3
 8003c5a:	23ff      	movs	r3, #255	@ 0xff
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	3b08      	subs	r3, #8
 8003c60:	2114      	movs	r1, #20
 8003c62:	0018      	movs	r0, r3
 8003c64:	f7fc fa58 	bl	8000118 <__udivsi3>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a07      	ldr	r2, [pc, #28]	@ (8003c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003c70:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	221f      	movs	r2, #31
 8003c76:	4013      	ands	r3, r2
 8003c78:	2201      	movs	r2, #1
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003c80:	46c0      	nop			@ (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b004      	add	sp, #16
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	10008200 	.word	0x10008200
 8003c8c:	40020880 	.word	0x40020880

08003c90 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	223f      	movs	r2, #63	@ 0x3f
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ca6:	4694      	mov	ip, r2
 8003ca8:	4463      	add	r3, ip
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	001a      	movs	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a07      	ldr	r2, [pc, #28]	@ (8003cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003cb6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	409a      	lsls	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003cc8:	46c0      	nop			@ (mov r8, r8)
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b004      	add	sp, #16
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	1000823f 	.word	0x1000823f
 8003cd4:	40020940 	.word	0x40020940

08003cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ce6:	e147      	b.n	8003f78 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2101      	movs	r1, #1
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4091      	lsls	r1, r2
 8003cf2:	000a      	movs	r2, r1
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d100      	bne.n	8003d00 <HAL_GPIO_Init+0x28>
 8003cfe:	e138      	b.n	8003f72 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2203      	movs	r2, #3
 8003d06:	4013      	ands	r3, r2
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d005      	beq.n	8003d18 <HAL_GPIO_Init+0x40>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2203      	movs	r2, #3
 8003d12:	4013      	ands	r3, r2
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d130      	bne.n	8003d7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	2203      	movs	r2, #3
 8003d24:	409a      	lsls	r2, r3
 8003d26:	0013      	movs	r3, r2
 8003d28:	43da      	mvns	r2, r3
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68da      	ldr	r2, [r3, #12]
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	0013      	movs	r3, r2
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d4e:	2201      	movs	r2, #1
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	409a      	lsls	r2, r3
 8003d54:	0013      	movs	r3, r2
 8003d56:	43da      	mvns	r2, r3
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	091b      	lsrs	r3, r3, #4
 8003d64:	2201      	movs	r2, #1
 8003d66:	401a      	ands	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	0013      	movs	r3, r2
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2203      	movs	r2, #3
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b03      	cmp	r3, #3
 8003d84:	d017      	beq.n	8003db6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	2203      	movs	r2, #3
 8003d92:	409a      	lsls	r2, r3
 8003d94:	0013      	movs	r3, r2
 8003d96:	43da      	mvns	r2, r3
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	409a      	lsls	r2, r3
 8003da8:	0013      	movs	r3, r2
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2203      	movs	r2, #3
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d123      	bne.n	8003e0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	08da      	lsrs	r2, r3, #3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3208      	adds	r2, #8
 8003dca:	0092      	lsls	r2, r2, #2
 8003dcc:	58d3      	ldr	r3, [r2, r3]
 8003dce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2207      	movs	r2, #7
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	220f      	movs	r2, #15
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	0013      	movs	r3, r2
 8003dde:	43da      	mvns	r2, r3
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	4013      	ands	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2107      	movs	r1, #7
 8003dee:	400b      	ands	r3, r1
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	409a      	lsls	r2, r3
 8003df4:	0013      	movs	r3, r2
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	08da      	lsrs	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3208      	adds	r2, #8
 8003e04:	0092      	lsls	r2, r2, #2
 8003e06:	6939      	ldr	r1, [r7, #16]
 8003e08:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	2203      	movs	r2, #3
 8003e16:	409a      	lsls	r2, r3
 8003e18:	0013      	movs	r3, r2
 8003e1a:	43da      	mvns	r2, r3
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2203      	movs	r2, #3
 8003e28:	401a      	ands	r2, r3
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	0013      	movs	r3, r2
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	23c0      	movs	r3, #192	@ 0xc0
 8003e44:	029b      	lsls	r3, r3, #10
 8003e46:	4013      	ands	r3, r2
 8003e48:	d100      	bne.n	8003e4c <HAL_GPIO_Init+0x174>
 8003e4a:	e092      	b.n	8003f72 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003e4c:	4a50      	ldr	r2, [pc, #320]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3318      	adds	r3, #24
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	589b      	ldr	r3, [r3, r2]
 8003e58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	4013      	ands	r3, r2
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	220f      	movs	r2, #15
 8003e64:	409a      	lsls	r2, r3
 8003e66:	0013      	movs	r3, r2
 8003e68:	43da      	mvns	r2, r3
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	23a0      	movs	r3, #160	@ 0xa0
 8003e74:	05db      	lsls	r3, r3, #23
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d013      	beq.n	8003ea2 <HAL_GPIO_Init+0x1ca>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a45      	ldr	r2, [pc, #276]	@ (8003f94 <HAL_GPIO_Init+0x2bc>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00d      	beq.n	8003e9e <HAL_GPIO_Init+0x1c6>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a44      	ldr	r2, [pc, #272]	@ (8003f98 <HAL_GPIO_Init+0x2c0>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d007      	beq.n	8003e9a <HAL_GPIO_Init+0x1c2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a43      	ldr	r2, [pc, #268]	@ (8003f9c <HAL_GPIO_Init+0x2c4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_GPIO_Init+0x1be>
 8003e92:	2303      	movs	r3, #3
 8003e94:	e006      	b.n	8003ea4 <HAL_GPIO_Init+0x1cc>
 8003e96:	2305      	movs	r3, #5
 8003e98:	e004      	b.n	8003ea4 <HAL_GPIO_Init+0x1cc>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e002      	b.n	8003ea4 <HAL_GPIO_Init+0x1cc>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e000      	b.n	8003ea4 <HAL_GPIO_Init+0x1cc>
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	2103      	movs	r1, #3
 8003ea8:	400a      	ands	r2, r1
 8003eaa:	00d2      	lsls	r2, r2, #3
 8003eac:	4093      	lsls	r3, r2
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003eb4:	4936      	ldr	r1, [pc, #216]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	089b      	lsrs	r3, r3, #2
 8003eba:	3318      	adds	r3, #24
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ec2:	4b33      	ldr	r3, [pc, #204]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	43da      	mvns	r2, r3
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	2380      	movs	r3, #128	@ 0x80
 8003ed8:	035b      	lsls	r3, r3, #13
 8003eda:	4013      	ands	r3, r2
 8003edc:	d003      	beq.n	8003ee6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003eec:	4b28      	ldr	r3, [pc, #160]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	2380      	movs	r3, #128	@ 0x80
 8003f02:	039b      	lsls	r3, r3, #14
 8003f04:	4013      	ands	r3, r2
 8003f06:	d003      	beq.n	8003f10 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f10:	4b1f      	ldr	r3, [pc, #124]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f16:	4a1e      	ldr	r2, [pc, #120]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003f18:	2384      	movs	r3, #132	@ 0x84
 8003f1a:	58d3      	ldr	r3, [r2, r3]
 8003f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	43da      	mvns	r2, r3
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4013      	ands	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	2380      	movs	r3, #128	@ 0x80
 8003f2e:	029b      	lsls	r3, r3, #10
 8003f30:	4013      	ands	r3, r2
 8003f32:	d003      	beq.n	8003f3c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f3c:	4914      	ldr	r1, [pc, #80]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003f3e:	2284      	movs	r2, #132	@ 0x84
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003f44:	4a12      	ldr	r2, [pc, #72]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003f46:	2380      	movs	r3, #128	@ 0x80
 8003f48:	58d3      	ldr	r3, [r2, r3]
 8003f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	43da      	mvns	r2, r3
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	2380      	movs	r3, #128	@ 0x80
 8003f5c:	025b      	lsls	r3, r3, #9
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f6a:	4909      	ldr	r1, [pc, #36]	@ (8003f90 <HAL_GPIO_Init+0x2b8>)
 8003f6c:	2280      	movs	r2, #128	@ 0x80
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	3301      	adds	r3, #1
 8003f76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	40da      	lsrs	r2, r3
 8003f80:	1e13      	subs	r3, r2, #0
 8003f82:	d000      	beq.n	8003f86 <HAL_GPIO_Init+0x2ae>
 8003f84:	e6b0      	b.n	8003ce8 <HAL_GPIO_Init+0x10>
  }
}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	46c0      	nop			@ (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b006      	add	sp, #24
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40021800 	.word	0x40021800
 8003f94:	50000400 	.word	0x50000400
 8003f98:	50000800 	.word	0x50000800
 8003f9c:	50000c00 	.word	0x50000c00

08003fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	0002      	movs	r2, r0
 8003fa8:	1dbb      	adds	r3, r7, #6
 8003faa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003fac:	4b10      	ldr	r3, [pc, #64]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	1dba      	adds	r2, r7, #6
 8003fb2:	8812      	ldrh	r2, [r2, #0]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d008      	beq.n	8003fca <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fba:	1dba      	adds	r2, r7, #6
 8003fbc:	8812      	ldrh	r2, [r2, #0]
 8003fbe:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003fc0:	1dbb      	adds	r3, r7, #6
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f7fc fc9d 	bl	8000904 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8003fca:	4b09      	ldr	r3, [pc, #36]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	1dba      	adds	r2, r7, #6
 8003fd0:	8812      	ldrh	r2, [r2, #0]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d008      	beq.n	8003fe8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003fd6:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003fd8:	1dba      	adds	r2, r7, #6
 8003fda:	8812      	ldrh	r2, [r2, #0]
 8003fdc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003fde:	1dbb      	adds	r3, r7, #6
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f7fc fc60 	bl	80008a8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003fe8:	46c0      	nop			@ (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b002      	add	sp, #8
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021800 	.word	0x40021800

08003ff4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003ffc:	4b19      	ldr	r3, [pc, #100]	@ (8004064 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a19      	ldr	r2, [pc, #100]	@ (8004068 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004002:	4013      	ands	r3, r2
 8004004:	0019      	movs	r1, r3
 8004006:	4b17      	ldr	r3, [pc, #92]	@ (8004064 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	2380      	movs	r3, #128	@ 0x80
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	429a      	cmp	r2, r3
 8004016:	d11f      	bne.n	8004058 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004018:	4b14      	ldr	r3, [pc, #80]	@ (800406c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	0013      	movs	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	189b      	adds	r3, r3, r2
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	4912      	ldr	r1, [pc, #72]	@ (8004070 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004026:	0018      	movs	r0, r3
 8004028:	f7fc f876 	bl	8000118 <__udivsi3>
 800402c:	0003      	movs	r3, r0
 800402e:	3301      	adds	r3, #1
 8004030:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004032:	e008      	b.n	8004046 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	3b01      	subs	r3, #1
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e001      	b.n	8004046 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e009      	b.n	800405a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004046:	4b07      	ldr	r3, [pc, #28]	@ (8004064 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004048:	695a      	ldr	r2, [r3, #20]
 800404a:	2380      	movs	r3, #128	@ 0x80
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	401a      	ands	r2, r3
 8004050:	2380      	movs	r3, #128	@ 0x80
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	429a      	cmp	r2, r3
 8004056:	d0ed      	beq.n	8004034 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	0018      	movs	r0, r3
 800405c:	46bd      	mov	sp, r7
 800405e:	b004      	add	sp, #16
 8004060:	bd80      	pop	{r7, pc}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	40007000 	.word	0x40007000
 8004068:	fffff9ff 	.word	0xfffff9ff
 800406c:	20000808 	.word	0x20000808
 8004070:	000f4240 	.word	0x000f4240

08004074 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b088      	sub	sp, #32
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e2fe      	b.n	8004684 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2201      	movs	r2, #1
 800408c:	4013      	ands	r3, r2
 800408e:	d100      	bne.n	8004092 <HAL_RCC_OscConfig+0x1e>
 8004090:	e07c      	b.n	800418c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004092:	4bc3      	ldr	r3, [pc, #780]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2238      	movs	r2, #56	@ 0x38
 8004098:	4013      	ands	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800409c:	4bc0      	ldr	r3, [pc, #768]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	2203      	movs	r2, #3
 80040a2:	4013      	ands	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	2b10      	cmp	r3, #16
 80040aa:	d102      	bne.n	80040b2 <HAL_RCC_OscConfig+0x3e>
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d002      	beq.n	80040b8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d10b      	bne.n	80040d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b8:	4bb9      	ldr	r3, [pc, #740]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	2380      	movs	r3, #128	@ 0x80
 80040be:	029b      	lsls	r3, r3, #10
 80040c0:	4013      	ands	r3, r2
 80040c2:	d062      	beq.n	800418a <HAL_RCC_OscConfig+0x116>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d15e      	bne.n	800418a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e2d9      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	2380      	movs	r3, #128	@ 0x80
 80040d6:	025b      	lsls	r3, r3, #9
 80040d8:	429a      	cmp	r2, r3
 80040da:	d107      	bne.n	80040ec <HAL_RCC_OscConfig+0x78>
 80040dc:	4bb0      	ldr	r3, [pc, #704]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	4baf      	ldr	r3, [pc, #700]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80040e2:	2180      	movs	r1, #128	@ 0x80
 80040e4:	0249      	lsls	r1, r1, #9
 80040e6:	430a      	orrs	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	e020      	b.n	800412e <HAL_RCC_OscConfig+0xba>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	23a0      	movs	r3, #160	@ 0xa0
 80040f2:	02db      	lsls	r3, r3, #11
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d10e      	bne.n	8004116 <HAL_RCC_OscConfig+0xa2>
 80040f8:	4ba9      	ldr	r3, [pc, #676]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	4ba8      	ldr	r3, [pc, #672]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80040fe:	2180      	movs	r1, #128	@ 0x80
 8004100:	02c9      	lsls	r1, r1, #11
 8004102:	430a      	orrs	r2, r1
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	4ba6      	ldr	r3, [pc, #664]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	4ba5      	ldr	r3, [pc, #660]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800410c:	2180      	movs	r1, #128	@ 0x80
 800410e:	0249      	lsls	r1, r1, #9
 8004110:	430a      	orrs	r2, r1
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	e00b      	b.n	800412e <HAL_RCC_OscConfig+0xba>
 8004116:	4ba2      	ldr	r3, [pc, #648]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	4ba1      	ldr	r3, [pc, #644]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800411c:	49a1      	ldr	r1, [pc, #644]	@ (80043a4 <HAL_RCC_OscConfig+0x330>)
 800411e:	400a      	ands	r2, r1
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	4b9f      	ldr	r3, [pc, #636]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	4b9e      	ldr	r3, [pc, #632]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004128:	499f      	ldr	r1, [pc, #636]	@ (80043a8 <HAL_RCC_OscConfig+0x334>)
 800412a:	400a      	ands	r2, r1
 800412c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d014      	beq.n	8004160 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004136:	f7fe fa19 	bl	800256c <HAL_GetTick>
 800413a:	0003      	movs	r3, r0
 800413c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004140:	f7fe fa14 	bl	800256c <HAL_GetTick>
 8004144:	0002      	movs	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b64      	cmp	r3, #100	@ 0x64
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e298      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004152:	4b93      	ldr	r3, [pc, #588]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	2380      	movs	r3, #128	@ 0x80
 8004158:	029b      	lsls	r3, r3, #10
 800415a:	4013      	ands	r3, r2
 800415c:	d0f0      	beq.n	8004140 <HAL_RCC_OscConfig+0xcc>
 800415e:	e015      	b.n	800418c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004160:	f7fe fa04 	bl	800256c <HAL_GetTick>
 8004164:	0003      	movs	r3, r0
 8004166:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416a:	f7fe f9ff 	bl	800256c <HAL_GetTick>
 800416e:	0002      	movs	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b64      	cmp	r3, #100	@ 0x64
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e283      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800417c:	4b88      	ldr	r3, [pc, #544]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	2380      	movs	r3, #128	@ 0x80
 8004182:	029b      	lsls	r3, r3, #10
 8004184:	4013      	ands	r3, r2
 8004186:	d1f0      	bne.n	800416a <HAL_RCC_OscConfig+0xf6>
 8004188:	e000      	b.n	800418c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800418a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2202      	movs	r2, #2
 8004192:	4013      	ands	r3, r2
 8004194:	d100      	bne.n	8004198 <HAL_RCC_OscConfig+0x124>
 8004196:	e099      	b.n	80042cc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004198:	4b81      	ldr	r3, [pc, #516]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	2238      	movs	r2, #56	@ 0x38
 800419e:	4013      	ands	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041a2:	4b7f      	ldr	r3, [pc, #508]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	2203      	movs	r2, #3
 80041a8:	4013      	ands	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2b10      	cmp	r3, #16
 80041b0:	d102      	bne.n	80041b8 <HAL_RCC_OscConfig+0x144>
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d002      	beq.n	80041be <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d135      	bne.n	800422a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041be:	4b78      	ldr	r3, [pc, #480]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4013      	ands	r3, r2
 80041c8:	d005      	beq.n	80041d6 <HAL_RCC_OscConfig+0x162>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e256      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d6:	4b72      	ldr	r3, [pc, #456]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	4a74      	ldr	r2, [pc, #464]	@ (80043ac <HAL_RCC_OscConfig+0x338>)
 80041dc:	4013      	ands	r3, r2
 80041de:	0019      	movs	r1, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	021a      	lsls	r2, r3, #8
 80041e6:	4b6e      	ldr	r3, [pc, #440]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80041e8:	430a      	orrs	r2, r1
 80041ea:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d112      	bne.n	8004218 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80041f2:	4b6b      	ldr	r3, [pc, #428]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6e      	ldr	r2, [pc, #440]	@ (80043b0 <HAL_RCC_OscConfig+0x33c>)
 80041f8:	4013      	ands	r3, r2
 80041fa:	0019      	movs	r1, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	4b67      	ldr	r3, [pc, #412]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004202:	430a      	orrs	r2, r1
 8004204:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004206:	4b66      	ldr	r3, [pc, #408]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	0adb      	lsrs	r3, r3, #11
 800420c:	2207      	movs	r2, #7
 800420e:	4013      	ands	r3, r2
 8004210:	4a68      	ldr	r2, [pc, #416]	@ (80043b4 <HAL_RCC_OscConfig+0x340>)
 8004212:	40da      	lsrs	r2, r3
 8004214:	4b68      	ldr	r3, [pc, #416]	@ (80043b8 <HAL_RCC_OscConfig+0x344>)
 8004216:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004218:	4b68      	ldr	r3, [pc, #416]	@ (80043bc <HAL_RCC_OscConfig+0x348>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	0018      	movs	r0, r3
 800421e:	f7fe f949 	bl	80024b4 <HAL_InitTick>
 8004222:	1e03      	subs	r3, r0, #0
 8004224:	d051      	beq.n	80042ca <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e22c      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d030      	beq.n	8004294 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004232:	4b5b      	ldr	r3, [pc, #364]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a5e      	ldr	r2, [pc, #376]	@ (80043b0 <HAL_RCC_OscConfig+0x33c>)
 8004238:	4013      	ands	r3, r2
 800423a:	0019      	movs	r1, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	4b57      	ldr	r3, [pc, #348]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004246:	4b56      	ldr	r3, [pc, #344]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	4b55      	ldr	r3, [pc, #340]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800424c:	2180      	movs	r1, #128	@ 0x80
 800424e:	0049      	lsls	r1, r1, #1
 8004250:	430a      	orrs	r2, r1
 8004252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7fe f98a 	bl	800256c <HAL_GetTick>
 8004258:	0003      	movs	r3, r0
 800425a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425e:	f7fe f985 	bl	800256c <HAL_GetTick>
 8004262:	0002      	movs	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e209      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004270:	4b4b      	ldr	r3, [pc, #300]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	2380      	movs	r3, #128	@ 0x80
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	4013      	ands	r3, r2
 800427a:	d0f0      	beq.n	800425e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800427c:	4b48      	ldr	r3, [pc, #288]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	4a4a      	ldr	r2, [pc, #296]	@ (80043ac <HAL_RCC_OscConfig+0x338>)
 8004282:	4013      	ands	r3, r2
 8004284:	0019      	movs	r1, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	021a      	lsls	r2, r3, #8
 800428c:	4b44      	ldr	r3, [pc, #272]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800428e:	430a      	orrs	r2, r1
 8004290:	605a      	str	r2, [r3, #4]
 8004292:	e01b      	b.n	80042cc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004294:	4b42      	ldr	r3, [pc, #264]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	4b41      	ldr	r3, [pc, #260]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800429a:	4949      	ldr	r1, [pc, #292]	@ (80043c0 <HAL_RCC_OscConfig+0x34c>)
 800429c:	400a      	ands	r2, r1
 800429e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a0:	f7fe f964 	bl	800256c <HAL_GetTick>
 80042a4:	0003      	movs	r3, r0
 80042a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042a8:	e008      	b.n	80042bc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042aa:	f7fe f95f 	bl	800256c <HAL_GetTick>
 80042ae:	0002      	movs	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e1e3      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042bc:	4b38      	ldr	r3, [pc, #224]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	2380      	movs	r3, #128	@ 0x80
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4013      	ands	r3, r2
 80042c6:	d1f0      	bne.n	80042aa <HAL_RCC_OscConfig+0x236>
 80042c8:	e000      	b.n	80042cc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042ca:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2208      	movs	r2, #8
 80042d2:	4013      	ands	r3, r2
 80042d4:	d047      	beq.n	8004366 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042d6:	4b32      	ldr	r3, [pc, #200]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2238      	movs	r2, #56	@ 0x38
 80042dc:	4013      	ands	r3, r2
 80042de:	2b18      	cmp	r3, #24
 80042e0:	d10a      	bne.n	80042f8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80042e2:	4b2f      	ldr	r3, [pc, #188]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 80042e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e6:	2202      	movs	r2, #2
 80042e8:	4013      	ands	r3, r2
 80042ea:	d03c      	beq.n	8004366 <HAL_RCC_OscConfig+0x2f2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d138      	bne.n	8004366 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e1c5      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d019      	beq.n	8004334 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004300:	4b27      	ldr	r3, [pc, #156]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004302:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004304:	4b26      	ldr	r3, [pc, #152]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004306:	2101      	movs	r1, #1
 8004308:	430a      	orrs	r2, r1
 800430a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430c:	f7fe f92e 	bl	800256c <HAL_GetTick>
 8004310:	0003      	movs	r3, r0
 8004312:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004314:	e008      	b.n	8004328 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004316:	f7fe f929 	bl	800256c <HAL_GetTick>
 800431a:	0002      	movs	r2, r0
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d901      	bls.n	8004328 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e1ad      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004328:	4b1d      	ldr	r3, [pc, #116]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800432a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800432c:	2202      	movs	r2, #2
 800432e:	4013      	ands	r3, r2
 8004330:	d0f1      	beq.n	8004316 <HAL_RCC_OscConfig+0x2a2>
 8004332:	e018      	b.n	8004366 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004334:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004336:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004338:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800433a:	2101      	movs	r1, #1
 800433c:	438a      	bics	r2, r1
 800433e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004340:	f7fe f914 	bl	800256c <HAL_GetTick>
 8004344:	0003      	movs	r3, r0
 8004346:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800434a:	f7fe f90f 	bl	800256c <HAL_GetTick>
 800434e:	0002      	movs	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e193      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800435c:	4b10      	ldr	r3, [pc, #64]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800435e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004360:	2202      	movs	r2, #2
 8004362:	4013      	ands	r3, r2
 8004364:	d1f1      	bne.n	800434a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2204      	movs	r2, #4
 800436c:	4013      	ands	r3, r2
 800436e:	d100      	bne.n	8004372 <HAL_RCC_OscConfig+0x2fe>
 8004370:	e0c6      	b.n	8004500 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004372:	231f      	movs	r3, #31
 8004374:	18fb      	adds	r3, r7, r3
 8004376:	2200      	movs	r2, #0
 8004378:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800437a:	4b09      	ldr	r3, [pc, #36]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2238      	movs	r2, #56	@ 0x38
 8004380:	4013      	ands	r3, r2
 8004382:	2b20      	cmp	r3, #32
 8004384:	d11e      	bne.n	80043c4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004386:	4b06      	ldr	r3, [pc, #24]	@ (80043a0 <HAL_RCC_OscConfig+0x32c>)
 8004388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438a:	2202      	movs	r2, #2
 800438c:	4013      	ands	r3, r2
 800438e:	d100      	bne.n	8004392 <HAL_RCC_OscConfig+0x31e>
 8004390:	e0b6      	b.n	8004500 <HAL_RCC_OscConfig+0x48c>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d000      	beq.n	800439c <HAL_RCC_OscConfig+0x328>
 800439a:	e0b1      	b.n	8004500 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e171      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
 80043a0:	40021000 	.word	0x40021000
 80043a4:	fffeffff 	.word	0xfffeffff
 80043a8:	fffbffff 	.word	0xfffbffff
 80043ac:	ffff80ff 	.word	0xffff80ff
 80043b0:	ffffc7ff 	.word	0xffffc7ff
 80043b4:	00f42400 	.word	0x00f42400
 80043b8:	20000808 	.word	0x20000808
 80043bc:	2000080c 	.word	0x2000080c
 80043c0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043c4:	4bb1      	ldr	r3, [pc, #708]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80043c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043c8:	2380      	movs	r3, #128	@ 0x80
 80043ca:	055b      	lsls	r3, r3, #21
 80043cc:	4013      	ands	r3, r2
 80043ce:	d101      	bne.n	80043d4 <HAL_RCC_OscConfig+0x360>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <HAL_RCC_OscConfig+0x362>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d011      	beq.n	80043fe <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80043da:	4bac      	ldr	r3, [pc, #688]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80043dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043de:	4bab      	ldr	r3, [pc, #684]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80043e0:	2180      	movs	r1, #128	@ 0x80
 80043e2:	0549      	lsls	r1, r1, #21
 80043e4:	430a      	orrs	r2, r1
 80043e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80043e8:	4ba8      	ldr	r3, [pc, #672]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80043ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043ec:	2380      	movs	r3, #128	@ 0x80
 80043ee:	055b      	lsls	r3, r3, #21
 80043f0:	4013      	ands	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80043f6:	231f      	movs	r3, #31
 80043f8:	18fb      	adds	r3, r7, r3
 80043fa:	2201      	movs	r2, #1
 80043fc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043fe:	4ba4      	ldr	r3, [pc, #656]	@ (8004690 <HAL_RCC_OscConfig+0x61c>)
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	2380      	movs	r3, #128	@ 0x80
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	4013      	ands	r3, r2
 8004408:	d11a      	bne.n	8004440 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800440a:	4ba1      	ldr	r3, [pc, #644]	@ (8004690 <HAL_RCC_OscConfig+0x61c>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4ba0      	ldr	r3, [pc, #640]	@ (8004690 <HAL_RCC_OscConfig+0x61c>)
 8004410:	2180      	movs	r1, #128	@ 0x80
 8004412:	0049      	lsls	r1, r1, #1
 8004414:	430a      	orrs	r2, r1
 8004416:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004418:	f7fe f8a8 	bl	800256c <HAL_GetTick>
 800441c:	0003      	movs	r3, r0
 800441e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004420:	e008      	b.n	8004434 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004422:	f7fe f8a3 	bl	800256c <HAL_GetTick>
 8004426:	0002      	movs	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d901      	bls.n	8004434 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e127      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004434:	4b96      	ldr	r3, [pc, #600]	@ (8004690 <HAL_RCC_OscConfig+0x61c>)
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	2380      	movs	r3, #128	@ 0x80
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	4013      	ands	r3, r2
 800443e:	d0f0      	beq.n	8004422 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d106      	bne.n	8004456 <HAL_RCC_OscConfig+0x3e2>
 8004448:	4b90      	ldr	r3, [pc, #576]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800444a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800444c:	4b8f      	ldr	r3, [pc, #572]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800444e:	2101      	movs	r1, #1
 8004450:	430a      	orrs	r2, r1
 8004452:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004454:	e01c      	b.n	8004490 <HAL_RCC_OscConfig+0x41c>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b05      	cmp	r3, #5
 800445c:	d10c      	bne.n	8004478 <HAL_RCC_OscConfig+0x404>
 800445e:	4b8b      	ldr	r3, [pc, #556]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004460:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004462:	4b8a      	ldr	r3, [pc, #552]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004464:	2104      	movs	r1, #4
 8004466:	430a      	orrs	r2, r1
 8004468:	65da      	str	r2, [r3, #92]	@ 0x5c
 800446a:	4b88      	ldr	r3, [pc, #544]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800446c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800446e:	4b87      	ldr	r3, [pc, #540]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004470:	2101      	movs	r1, #1
 8004472:	430a      	orrs	r2, r1
 8004474:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004476:	e00b      	b.n	8004490 <HAL_RCC_OscConfig+0x41c>
 8004478:	4b84      	ldr	r3, [pc, #528]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800447a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800447c:	4b83      	ldr	r3, [pc, #524]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800447e:	2101      	movs	r1, #1
 8004480:	438a      	bics	r2, r1
 8004482:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004484:	4b81      	ldr	r3, [pc, #516]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004486:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004488:	4b80      	ldr	r3, [pc, #512]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800448a:	2104      	movs	r1, #4
 800448c:	438a      	bics	r2, r1
 800448e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d014      	beq.n	80044c2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004498:	f7fe f868 	bl	800256c <HAL_GetTick>
 800449c:	0003      	movs	r3, r0
 800449e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044a0:	e009      	b.n	80044b6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a2:	f7fe f863 	bl	800256c <HAL_GetTick>
 80044a6:	0002      	movs	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	4a79      	ldr	r2, [pc, #484]	@ (8004694 <HAL_RCC_OscConfig+0x620>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e0e6      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b6:	4b75      	ldr	r3, [pc, #468]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80044b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ba:	2202      	movs	r2, #2
 80044bc:	4013      	ands	r3, r2
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x42e>
 80044c0:	e013      	b.n	80044ea <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fe f853 	bl	800256c <HAL_GetTick>
 80044c6:	0003      	movs	r3, r0
 80044c8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044ca:	e009      	b.n	80044e0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044cc:	f7fe f84e 	bl	800256c <HAL_GetTick>
 80044d0:	0002      	movs	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	4a6f      	ldr	r2, [pc, #444]	@ (8004694 <HAL_RCC_OscConfig+0x620>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e0d1      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044e0:	4b6a      	ldr	r3, [pc, #424]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80044e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e4:	2202      	movs	r2, #2
 80044e6:	4013      	ands	r3, r2
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80044ea:	231f      	movs	r3, #31
 80044ec:	18fb      	adds	r3, r7, r3
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d105      	bne.n	8004500 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80044f4:	4b65      	ldr	r3, [pc, #404]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80044f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044f8:	4b64      	ldr	r3, [pc, #400]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80044fa:	4967      	ldr	r1, [pc, #412]	@ (8004698 <HAL_RCC_OscConfig+0x624>)
 80044fc:	400a      	ands	r2, r1
 80044fe:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d100      	bne.n	800450a <HAL_RCC_OscConfig+0x496>
 8004508:	e0bb      	b.n	8004682 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800450a:	4b60      	ldr	r3, [pc, #384]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2238      	movs	r2, #56	@ 0x38
 8004510:	4013      	ands	r3, r2
 8004512:	2b10      	cmp	r3, #16
 8004514:	d100      	bne.n	8004518 <HAL_RCC_OscConfig+0x4a4>
 8004516:	e07b      	b.n	8004610 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d156      	bne.n	80045ce <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004520:	4b5a      	ldr	r3, [pc, #360]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	4b59      	ldr	r3, [pc, #356]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004526:	495d      	ldr	r1, [pc, #372]	@ (800469c <HAL_RCC_OscConfig+0x628>)
 8004528:	400a      	ands	r2, r1
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452c:	f7fe f81e 	bl	800256c <HAL_GetTick>
 8004530:	0003      	movs	r3, r0
 8004532:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004536:	f7fe f819 	bl	800256c <HAL_GetTick>
 800453a:	0002      	movs	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e09d      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004548:	4b50      	ldr	r3, [pc, #320]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	2380      	movs	r3, #128	@ 0x80
 800454e:	049b      	lsls	r3, r3, #18
 8004550:	4013      	ands	r3, r2
 8004552:	d1f0      	bne.n	8004536 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004554:	4b4d      	ldr	r3, [pc, #308]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	4a51      	ldr	r2, [pc, #324]	@ (80046a0 <HAL_RCC_OscConfig+0x62c>)
 800455a:	4013      	ands	r3, r2
 800455c:	0019      	movs	r1, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1a      	ldr	r2, [r3, #32]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456c:	021b      	lsls	r3, r3, #8
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	431a      	orrs	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457a:	431a      	orrs	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004580:	431a      	orrs	r2, r3
 8004582:	4b42      	ldr	r3, [pc, #264]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004584:	430a      	orrs	r2, r1
 8004586:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004588:	4b40      	ldr	r3, [pc, #256]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	4b3f      	ldr	r3, [pc, #252]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800458e:	2180      	movs	r1, #128	@ 0x80
 8004590:	0449      	lsls	r1, r1, #17
 8004592:	430a      	orrs	r2, r1
 8004594:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004596:	4b3d      	ldr	r3, [pc, #244]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	4b3c      	ldr	r3, [pc, #240]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800459c:	2180      	movs	r1, #128	@ 0x80
 800459e:	0549      	lsls	r1, r1, #21
 80045a0:	430a      	orrs	r2, r1
 80045a2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fd ffe2 	bl	800256c <HAL_GetTick>
 80045a8:	0003      	movs	r3, r0
 80045aa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ae:	f7fd ffdd 	bl	800256c <HAL_GetTick>
 80045b2:	0002      	movs	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e061      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045c0:	4b32      	ldr	r3, [pc, #200]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	2380      	movs	r3, #128	@ 0x80
 80045c6:	049b      	lsls	r3, r3, #18
 80045c8:	4013      	ands	r3, r2
 80045ca:	d0f0      	beq.n	80045ae <HAL_RCC_OscConfig+0x53a>
 80045cc:	e059      	b.n	8004682 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ce:	4b2f      	ldr	r3, [pc, #188]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4b2e      	ldr	r3, [pc, #184]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80045d4:	4931      	ldr	r1, [pc, #196]	@ (800469c <HAL_RCC_OscConfig+0x628>)
 80045d6:	400a      	ands	r2, r1
 80045d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045da:	f7fd ffc7 	bl	800256c <HAL_GetTick>
 80045de:	0003      	movs	r3, r0
 80045e0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e4:	f7fd ffc2 	bl	800256c <HAL_GetTick>
 80045e8:	0002      	movs	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e046      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045f6:	4b25      	ldr	r3, [pc, #148]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	049b      	lsls	r3, r3, #18
 80045fe:	4013      	ands	r3, r2
 8004600:	d1f0      	bne.n	80045e4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004602:	4b22      	ldr	r3, [pc, #136]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	4b21      	ldr	r3, [pc, #132]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 8004608:	4926      	ldr	r1, [pc, #152]	@ (80046a4 <HAL_RCC_OscConfig+0x630>)
 800460a:	400a      	ands	r2, r1
 800460c:	60da      	str	r2, [r3, #12]
 800460e:	e038      	b.n	8004682 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	69db      	ldr	r3, [r3, #28]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d101      	bne.n	800461c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e033      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800461c:	4b1b      	ldr	r3, [pc, #108]	@ (800468c <HAL_RCC_OscConfig+0x618>)
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2203      	movs	r2, #3
 8004626:	401a      	ands	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	429a      	cmp	r2, r3
 800462e:	d126      	bne.n	800467e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2270      	movs	r2, #112	@ 0x70
 8004634:	401a      	ands	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800463a:	429a      	cmp	r2, r3
 800463c:	d11f      	bne.n	800467e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	23fe      	movs	r3, #254	@ 0xfe
 8004642:	01db      	lsls	r3, r3, #7
 8004644:	401a      	ands	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d116      	bne.n	800467e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	23f8      	movs	r3, #248	@ 0xf8
 8004654:	039b      	lsls	r3, r3, #14
 8004656:	401a      	ands	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d10e      	bne.n	800467e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	23e0      	movs	r3, #224	@ 0xe0
 8004664:	051b      	lsls	r3, r3, #20
 8004666:	401a      	ands	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800466c:	429a      	cmp	r2, r3
 800466e:	d106      	bne.n	800467e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	0f5b      	lsrs	r3, r3, #29
 8004674:	075a      	lsls	r2, r3, #29
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800467a:	429a      	cmp	r2, r3
 800467c:	d001      	beq.n	8004682 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	0018      	movs	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	b008      	add	sp, #32
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40021000 	.word	0x40021000
 8004690:	40007000 	.word	0x40007000
 8004694:	00001388 	.word	0x00001388
 8004698:	efffffff 	.word	0xefffffff
 800469c:	feffffff 	.word	0xfeffffff
 80046a0:	11c1808c 	.word	0x11c1808c
 80046a4:	eefefffc 	.word	0xeefefffc

080046a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e0e9      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046bc:	4b76      	ldr	r3, [pc, #472]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2207      	movs	r2, #7
 80046c2:	4013      	ands	r3, r2
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d91e      	bls.n	8004708 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ca:	4b73      	ldr	r3, [pc, #460]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2207      	movs	r2, #7
 80046d0:	4393      	bics	r3, r2
 80046d2:	0019      	movs	r1, r3
 80046d4:	4b70      	ldr	r3, [pc, #448]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80046dc:	f7fd ff46 	bl	800256c <HAL_GetTick>
 80046e0:	0003      	movs	r3, r0
 80046e2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046e4:	e009      	b.n	80046fa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e6:	f7fd ff41 	bl	800256c <HAL_GetTick>
 80046ea:	0002      	movs	r2, r0
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	4a6a      	ldr	r2, [pc, #424]	@ (800489c <HAL_RCC_ClockConfig+0x1f4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e0ca      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046fa:	4b67      	ldr	r3, [pc, #412]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2207      	movs	r2, #7
 8004700:	4013      	ands	r3, r2
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d1ee      	bne.n	80046e6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2202      	movs	r2, #2
 800470e:	4013      	ands	r3, r2
 8004710:	d015      	beq.n	800473e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2204      	movs	r2, #4
 8004718:	4013      	ands	r3, r2
 800471a:	d006      	beq.n	800472a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800471c:	4b60      	ldr	r3, [pc, #384]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4b5f      	ldr	r3, [pc, #380]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 8004722:	21e0      	movs	r1, #224	@ 0xe0
 8004724:	01c9      	lsls	r1, r1, #7
 8004726:	430a      	orrs	r2, r1
 8004728:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800472a:	4b5d      	ldr	r3, [pc, #372]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	4a5d      	ldr	r2, [pc, #372]	@ (80048a4 <HAL_RCC_ClockConfig+0x1fc>)
 8004730:	4013      	ands	r3, r2
 8004732:	0019      	movs	r1, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	4b59      	ldr	r3, [pc, #356]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800473a:	430a      	orrs	r2, r1
 800473c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2201      	movs	r2, #1
 8004744:	4013      	ands	r3, r2
 8004746:	d057      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d107      	bne.n	8004760 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004750:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	2380      	movs	r3, #128	@ 0x80
 8004756:	029b      	lsls	r3, r3, #10
 8004758:	4013      	ands	r3, r2
 800475a:	d12b      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e097      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2b02      	cmp	r3, #2
 8004766:	d107      	bne.n	8004778 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004768:	4b4d      	ldr	r3, [pc, #308]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	2380      	movs	r3, #128	@ 0x80
 800476e:	049b      	lsls	r3, r3, #18
 8004770:	4013      	ands	r3, r2
 8004772:	d11f      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e08b      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d107      	bne.n	8004790 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004780:	4b47      	ldr	r3, [pc, #284]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	2380      	movs	r3, #128	@ 0x80
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4013      	ands	r3, r2
 800478a:	d113      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e07f      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	2b03      	cmp	r3, #3
 8004796:	d106      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004798:	4b41      	ldr	r3, [pc, #260]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800479a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479c:	2202      	movs	r2, #2
 800479e:	4013      	ands	r3, r2
 80047a0:	d108      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e074      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047a6:	4b3e      	ldr	r3, [pc, #248]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 80047a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047aa:	2202      	movs	r2, #2
 80047ac:	4013      	ands	r3, r2
 80047ae:	d101      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e06d      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047b4:	4b3a      	ldr	r3, [pc, #232]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	2207      	movs	r2, #7
 80047ba:	4393      	bics	r3, r2
 80047bc:	0019      	movs	r1, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	4b37      	ldr	r3, [pc, #220]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 80047c4:	430a      	orrs	r2, r1
 80047c6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047c8:	f7fd fed0 	bl	800256c <HAL_GetTick>
 80047cc:	0003      	movs	r3, r0
 80047ce:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d0:	e009      	b.n	80047e6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d2:	f7fd fecb 	bl	800256c <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	4a2f      	ldr	r2, [pc, #188]	@ (800489c <HAL_RCC_ClockConfig+0x1f4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e054      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e6:	4b2e      	ldr	r3, [pc, #184]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2238      	movs	r2, #56	@ 0x38
 80047ec:	401a      	ands	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d1ec      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047f8:	4b27      	ldr	r3, [pc, #156]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2207      	movs	r2, #7
 80047fe:	4013      	ands	r3, r2
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d21e      	bcs.n	8004844 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004806:	4b24      	ldr	r3, [pc, #144]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2207      	movs	r2, #7
 800480c:	4393      	bics	r3, r2
 800480e:	0019      	movs	r1, r3
 8004810:	4b21      	ldr	r3, [pc, #132]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004818:	f7fd fea8 	bl	800256c <HAL_GetTick>
 800481c:	0003      	movs	r3, r0
 800481e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004820:	e009      	b.n	8004836 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004822:	f7fd fea3 	bl	800256c <HAL_GetTick>
 8004826:	0002      	movs	r2, r0
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	4a1b      	ldr	r2, [pc, #108]	@ (800489c <HAL_RCC_ClockConfig+0x1f4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e02c      	b.n	8004890 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004836:	4b18      	ldr	r3, [pc, #96]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2207      	movs	r2, #7
 800483c:	4013      	ands	r3, r2
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	429a      	cmp	r2, r3
 8004842:	d1ee      	bne.n	8004822 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2204      	movs	r2, #4
 800484a:	4013      	ands	r3, r2
 800484c:	d009      	beq.n	8004862 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800484e:	4b14      	ldr	r3, [pc, #80]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	4a15      	ldr	r2, [pc, #84]	@ (80048a8 <HAL_RCC_ClockConfig+0x200>)
 8004854:	4013      	ands	r3, r2
 8004856:	0019      	movs	r1, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	4b10      	ldr	r3, [pc, #64]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800485e:	430a      	orrs	r2, r1
 8004860:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004862:	f000 f829 	bl	80048b8 <HAL_RCC_GetSysClockFreq>
 8004866:	0001      	movs	r1, r0
 8004868:	4b0d      	ldr	r3, [pc, #52]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	0a1b      	lsrs	r3, r3, #8
 800486e:	220f      	movs	r2, #15
 8004870:	401a      	ands	r2, r3
 8004872:	4b0e      	ldr	r3, [pc, #56]	@ (80048ac <HAL_RCC_ClockConfig+0x204>)
 8004874:	0092      	lsls	r2, r2, #2
 8004876:	58d3      	ldr	r3, [r2, r3]
 8004878:	221f      	movs	r2, #31
 800487a:	4013      	ands	r3, r2
 800487c:	000a      	movs	r2, r1
 800487e:	40da      	lsrs	r2, r3
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <HAL_RCC_ClockConfig+0x208>)
 8004882:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004884:	4b0b      	ldr	r3, [pc, #44]	@ (80048b4 <HAL_RCC_ClockConfig+0x20c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	0018      	movs	r0, r3
 800488a:	f7fd fe13 	bl	80024b4 <HAL_InitTick>
 800488e:	0003      	movs	r3, r0
}
 8004890:	0018      	movs	r0, r3
 8004892:	46bd      	mov	sp, r7
 8004894:	b004      	add	sp, #16
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40022000 	.word	0x40022000
 800489c:	00001388 	.word	0x00001388
 80048a0:	40021000 	.word	0x40021000
 80048a4:	fffff0ff 	.word	0xfffff0ff
 80048a8:	ffff8fff 	.word	0xffff8fff
 80048ac:	08007548 	.word	0x08007548
 80048b0:	20000808 	.word	0x20000808
 80048b4:	2000080c 	.word	0x2000080c

080048b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048be:	4b3c      	ldr	r3, [pc, #240]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	2238      	movs	r2, #56	@ 0x38
 80048c4:	4013      	ands	r3, r2
 80048c6:	d10f      	bne.n	80048e8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80048c8:	4b39      	ldr	r3, [pc, #228]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	0adb      	lsrs	r3, r3, #11
 80048ce:	2207      	movs	r2, #7
 80048d0:	4013      	ands	r3, r2
 80048d2:	2201      	movs	r2, #1
 80048d4:	409a      	lsls	r2, r3
 80048d6:	0013      	movs	r3, r2
 80048d8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80048da:	6839      	ldr	r1, [r7, #0]
 80048dc:	4835      	ldr	r0, [pc, #212]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80048de:	f7fb fc1b 	bl	8000118 <__udivsi3>
 80048e2:	0003      	movs	r3, r0
 80048e4:	613b      	str	r3, [r7, #16]
 80048e6:	e05d      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048e8:	4b31      	ldr	r3, [pc, #196]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	2238      	movs	r2, #56	@ 0x38
 80048ee:	4013      	ands	r3, r2
 80048f0:	2b08      	cmp	r3, #8
 80048f2:	d102      	bne.n	80048fa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048f4:	4b30      	ldr	r3, [pc, #192]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x100>)
 80048f6:	613b      	str	r3, [r7, #16]
 80048f8:	e054      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048fa:	4b2d      	ldr	r3, [pc, #180]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	2238      	movs	r2, #56	@ 0x38
 8004900:	4013      	ands	r3, r2
 8004902:	2b10      	cmp	r3, #16
 8004904:	d138      	bne.n	8004978 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004906:	4b2a      	ldr	r3, [pc, #168]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	2203      	movs	r2, #3
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004910:	4b27      	ldr	r3, [pc, #156]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	091b      	lsrs	r3, r3, #4
 8004916:	2207      	movs	r2, #7
 8004918:	4013      	ands	r3, r2
 800491a:	3301      	adds	r3, #1
 800491c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2b03      	cmp	r3, #3
 8004922:	d10d      	bne.n	8004940 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004924:	68b9      	ldr	r1, [r7, #8]
 8004926:	4824      	ldr	r0, [pc, #144]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004928:	f7fb fbf6 	bl	8000118 <__udivsi3>
 800492c:	0003      	movs	r3, r0
 800492e:	0019      	movs	r1, r3
 8004930:	4b1f      	ldr	r3, [pc, #124]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	0a1b      	lsrs	r3, r3, #8
 8004936:	227f      	movs	r2, #127	@ 0x7f
 8004938:	4013      	ands	r3, r2
 800493a:	434b      	muls	r3, r1
 800493c:	617b      	str	r3, [r7, #20]
        break;
 800493e:	e00d      	b.n	800495c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004940:	68b9      	ldr	r1, [r7, #8]
 8004942:	481c      	ldr	r0, [pc, #112]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004944:	f7fb fbe8 	bl	8000118 <__udivsi3>
 8004948:	0003      	movs	r3, r0
 800494a:	0019      	movs	r1, r3
 800494c:	4b18      	ldr	r3, [pc, #96]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	0a1b      	lsrs	r3, r3, #8
 8004952:	227f      	movs	r2, #127	@ 0x7f
 8004954:	4013      	ands	r3, r2
 8004956:	434b      	muls	r3, r1
 8004958:	617b      	str	r3, [r7, #20]
        break;
 800495a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800495c:	4b14      	ldr	r3, [pc, #80]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	0f5b      	lsrs	r3, r3, #29
 8004962:	2207      	movs	r2, #7
 8004964:	4013      	ands	r3, r2
 8004966:	3301      	adds	r3, #1
 8004968:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800496a:	6879      	ldr	r1, [r7, #4]
 800496c:	6978      	ldr	r0, [r7, #20]
 800496e:	f7fb fbd3 	bl	8000118 <__udivsi3>
 8004972:	0003      	movs	r3, r0
 8004974:	613b      	str	r3, [r7, #16]
 8004976:	e015      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004978:	4b0d      	ldr	r3, [pc, #52]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	2238      	movs	r2, #56	@ 0x38
 800497e:	4013      	ands	r3, r2
 8004980:	2b20      	cmp	r3, #32
 8004982:	d103      	bne.n	800498c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004984:	2380      	movs	r3, #128	@ 0x80
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	e00b      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800498c:	4b08      	ldr	r3, [pc, #32]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	2238      	movs	r2, #56	@ 0x38
 8004992:	4013      	ands	r3, r2
 8004994:	2b18      	cmp	r3, #24
 8004996:	d103      	bne.n	80049a0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004998:	23fa      	movs	r3, #250	@ 0xfa
 800499a:	01db      	lsls	r3, r3, #7
 800499c:	613b      	str	r3, [r7, #16]
 800499e:	e001      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80049a4:	693b      	ldr	r3, [r7, #16]
}
 80049a6:	0018      	movs	r0, r3
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b006      	add	sp, #24
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	40021000 	.word	0x40021000
 80049b4:	00f42400 	.word	0x00f42400
 80049b8:	007a1200 	.word	0x007a1200

080049bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80049c4:	2313      	movs	r3, #19
 80049c6:	18fb      	adds	r3, r7, r3
 80049c8:	2200      	movs	r2, #0
 80049ca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049cc:	2312      	movs	r3, #18
 80049ce:	18fb      	adds	r3, r7, r3
 80049d0:	2200      	movs	r2, #0
 80049d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	2380      	movs	r3, #128	@ 0x80
 80049da:	029b      	lsls	r3, r3, #10
 80049dc:	4013      	ands	r3, r2
 80049de:	d100      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80049e0:	e0a3      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e2:	2011      	movs	r0, #17
 80049e4:	183b      	adds	r3, r7, r0
 80049e6:	2200      	movs	r2, #0
 80049e8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ea:	4ba5      	ldr	r3, [pc, #660]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049ee:	2380      	movs	r3, #128	@ 0x80
 80049f0:	055b      	lsls	r3, r3, #21
 80049f2:	4013      	ands	r3, r2
 80049f4:	d110      	bne.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	4ba2      	ldr	r3, [pc, #648]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049fa:	4ba1      	ldr	r3, [pc, #644]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049fc:	2180      	movs	r1, #128	@ 0x80
 80049fe:	0549      	lsls	r1, r1, #21
 8004a00:	430a      	orrs	r2, r1
 8004a02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a04:	4b9e      	ldr	r3, [pc, #632]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a08:	2380      	movs	r3, #128	@ 0x80
 8004a0a:	055b      	lsls	r3, r3, #21
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	60bb      	str	r3, [r7, #8]
 8004a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a12:	183b      	adds	r3, r7, r0
 8004a14:	2201      	movs	r2, #1
 8004a16:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a18:	4b9a      	ldr	r3, [pc, #616]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	4b99      	ldr	r3, [pc, #612]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a1e:	2180      	movs	r1, #128	@ 0x80
 8004a20:	0049      	lsls	r1, r1, #1
 8004a22:	430a      	orrs	r2, r1
 8004a24:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a26:	f7fd fda1 	bl	800256c <HAL_GetTick>
 8004a2a:	0003      	movs	r3, r0
 8004a2c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a2e:	e00b      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a30:	f7fd fd9c 	bl	800256c <HAL_GetTick>
 8004a34:	0002      	movs	r2, r0
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d904      	bls.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004a3e:	2313      	movs	r3, #19
 8004a40:	18fb      	adds	r3, r7, r3
 8004a42:	2203      	movs	r2, #3
 8004a44:	701a      	strb	r2, [r3, #0]
        break;
 8004a46:	e005      	b.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a48:	4b8e      	ldr	r3, [pc, #568]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	2380      	movs	r3, #128	@ 0x80
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	4013      	ands	r3, r2
 8004a52:	d0ed      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004a54:	2313      	movs	r3, #19
 8004a56:	18fb      	adds	r3, r7, r3
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d154      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a5e:	4b88      	ldr	r3, [pc, #544]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a62:	23c0      	movs	r3, #192	@ 0xc0
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4013      	ands	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d019      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d014      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a7a:	4b81      	ldr	r3, [pc, #516]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a7e:	4a82      	ldr	r2, [pc, #520]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a84:	4b7e      	ldr	r3, [pc, #504]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a86:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a88:	4b7d      	ldr	r3, [pc, #500]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a8a:	2180      	movs	r1, #128	@ 0x80
 8004a8c:	0249      	lsls	r1, r1, #9
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a92:	4b7b      	ldr	r3, [pc, #492]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a96:	4b7a      	ldr	r3, [pc, #488]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a98:	497c      	ldr	r1, [pc, #496]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004a9a:	400a      	ands	r2, r1
 8004a9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a9e:	4b78      	ldr	r3, [pc, #480]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004aa0:	697a      	ldr	r2, [r7, #20]
 8004aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	d016      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aac:	f7fd fd5e 	bl	800256c <HAL_GetTick>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ab4:	e00c      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab6:	f7fd fd59 	bl	800256c <HAL_GetTick>
 8004aba:	0002      	movs	r2, r0
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	4a73      	ldr	r2, [pc, #460]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d904      	bls.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004ac6:	2313      	movs	r3, #19
 8004ac8:	18fb      	adds	r3, r7, r3
 8004aca:	2203      	movs	r2, #3
 8004acc:	701a      	strb	r2, [r3, #0]
            break;
 8004ace:	e004      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ad0:	4b6b      	ldr	r3, [pc, #428]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d0ed      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004ada:	2313      	movs	r3, #19
 8004adc:	18fb      	adds	r3, r7, r3
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10a      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ae4:	4b66      	ldr	r3, [pc, #408]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae8:	4a67      	ldr	r2, [pc, #412]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004aea:	4013      	ands	r3, r2
 8004aec:	0019      	movs	r1, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004af2:	4b63      	ldr	r3, [pc, #396]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004af4:	430a      	orrs	r2, r1
 8004af6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004af8:	e00c      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004afa:	2312      	movs	r3, #18
 8004afc:	18fb      	adds	r3, r7, r3
 8004afe:	2213      	movs	r2, #19
 8004b00:	18ba      	adds	r2, r7, r2
 8004b02:	7812      	ldrb	r2, [r2, #0]
 8004b04:	701a      	strb	r2, [r3, #0]
 8004b06:	e005      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b08:	2312      	movs	r3, #18
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	2213      	movs	r2, #19
 8004b0e:	18ba      	adds	r2, r7, r2
 8004b10:	7812      	ldrb	r2, [r2, #0]
 8004b12:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b14:	2311      	movs	r3, #17
 8004b16:	18fb      	adds	r3, r7, r3
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d105      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b1e:	4b58      	ldr	r3, [pc, #352]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b22:	4b57      	ldr	r3, [pc, #348]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b24:	495b      	ldr	r1, [pc, #364]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004b26:	400a      	ands	r2, r1
 8004b28:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	4013      	ands	r3, r2
 8004b32:	d009      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b34:	4b52      	ldr	r3, [pc, #328]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b38:	2203      	movs	r2, #3
 8004b3a:	4393      	bics	r3, r2
 8004b3c:	0019      	movs	r1, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	4b4f      	ldr	r3, [pc, #316]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b44:	430a      	orrs	r2, r1
 8004b46:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	4013      	ands	r3, r2
 8004b50:	d009      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b52:	4b4b      	ldr	r3, [pc, #300]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b56:	4a50      	ldr	r2, [pc, #320]	@ (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	4b47      	ldr	r3, [pc, #284]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b62:	430a      	orrs	r2, r1
 8004b64:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	2380      	movs	r3, #128	@ 0x80
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4013      	ands	r3, r2
 8004b70:	d009      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b72:	4b43      	ldr	r3, [pc, #268]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b76:	4a49      	ldr	r2, [pc, #292]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	0019      	movs	r1, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	4b3f      	ldr	r3, [pc, #252]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b82:	430a      	orrs	r2, r1
 8004b84:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	2380      	movs	r3, #128	@ 0x80
 8004b8c:	00db      	lsls	r3, r3, #3
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d009      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b92:	4b3b      	ldr	r3, [pc, #236]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b96:	4a42      	ldr	r2, [pc, #264]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	699a      	ldr	r2, [r3, #24]
 8004ba0:	4b37      	ldr	r3, [pc, #220]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2220      	movs	r2, #32
 8004bac:	4013      	ands	r3, r2
 8004bae:	d009      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bb0:	4b33      	ldr	r3, [pc, #204]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	0019      	movs	r1, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	4b30      	ldr	r3, [pc, #192]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	2380      	movs	r3, #128	@ 0x80
 8004bca:	01db      	lsls	r3, r3, #7
 8004bcc:	4013      	ands	r3, r2
 8004bce:	d015      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	0899      	lsrs	r1, r3, #2
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	69da      	ldr	r2, [r3, #28]
 8004bdc:	4b28      	ldr	r3, [pc, #160]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bde:	430a      	orrs	r2, r1
 8004be0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	69da      	ldr	r2, [r3, #28]
 8004be6:	2380      	movs	r3, #128	@ 0x80
 8004be8:	05db      	lsls	r3, r3, #23
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d106      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004bee:	4b24      	ldr	r3, [pc, #144]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	4b23      	ldr	r3, [pc, #140]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004bf4:	2180      	movs	r1, #128	@ 0x80
 8004bf6:	0249      	lsls	r1, r1, #9
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	2380      	movs	r3, #128	@ 0x80
 8004c02:	039b      	lsls	r3, r3, #14
 8004c04:	4013      	ands	r3, r2
 8004c06:	d016      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004c08:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0c:	4a26      	ldr	r2, [pc, #152]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004c0e:	4013      	ands	r3, r2
 8004c10:	0019      	movs	r1, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1a      	ldr	r2, [r3, #32]
 8004c16:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a1a      	ldr	r2, [r3, #32]
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	03db      	lsls	r3, r3, #15
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d106      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004c28:	4b15      	ldr	r3, [pc, #84]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	4b14      	ldr	r3, [pc, #80]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c2e:	2180      	movs	r1, #128	@ 0x80
 8004c30:	0449      	lsls	r1, r1, #17
 8004c32:	430a      	orrs	r2, r1
 8004c34:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	2380      	movs	r3, #128	@ 0x80
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d016      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004c42:	4b0f      	ldr	r3, [pc, #60]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c46:	4a19      	ldr	r2, [pc, #100]	@ (8004cac <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	0019      	movs	r1, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	691a      	ldr	r2, [r3, #16]
 8004c50:	4b0b      	ldr	r3, [pc, #44]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c52:	430a      	orrs	r2, r1
 8004c54:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	2380      	movs	r3, #128	@ 0x80
 8004c5c:	01db      	lsls	r3, r3, #7
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d106      	bne.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004c62:	4b07      	ldr	r3, [pc, #28]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c64:	68da      	ldr	r2, [r3, #12]
 8004c66:	4b06      	ldr	r3, [pc, #24]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004c68:	2180      	movs	r1, #128	@ 0x80
 8004c6a:	0249      	lsls	r1, r1, #9
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004c70:	2312      	movs	r3, #18
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
}
 8004c76:	0018      	movs	r0, r3
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	b006      	add	sp, #24
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	46c0      	nop			@ (mov r8, r8)
 8004c80:	40021000 	.word	0x40021000
 8004c84:	40007000 	.word	0x40007000
 8004c88:	fffffcff 	.word	0xfffffcff
 8004c8c:	fffeffff 	.word	0xfffeffff
 8004c90:	00001388 	.word	0x00001388
 8004c94:	efffffff 	.word	0xefffffff
 8004c98:	fffff3ff 	.word	0xfffff3ff
 8004c9c:	fff3ffff 	.word	0xfff3ffff
 8004ca0:	ffcfffff 	.word	0xffcfffff
 8004ca4:	ffffcfff 	.word	0xffffcfff
 8004ca8:	ffbfffff 	.word	0xffbfffff
 8004cac:	ffff3fff 	.word	0xffff3fff

08004cb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e04a      	b.n	8004d58 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	223d      	movs	r2, #61	@ 0x3d
 8004cc6:	5c9b      	ldrb	r3, [r3, r2]
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d107      	bne.n	8004cde <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	223c      	movs	r2, #60	@ 0x3c
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f7fd f9e9 	bl	80020b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	223d      	movs	r2, #61	@ 0x3d
 8004ce2:	2102      	movs	r1, #2
 8004ce4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3304      	adds	r3, #4
 8004cee:	0019      	movs	r1, r3
 8004cf0:	0010      	movs	r0, r2
 8004cf2:	f000 fce7 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2248      	movs	r2, #72	@ 0x48
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	223e      	movs	r2, #62	@ 0x3e
 8004d02:	2101      	movs	r1, #1
 8004d04:	5499      	strb	r1, [r3, r2]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	223f      	movs	r2, #63	@ 0x3f
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	5499      	strb	r1, [r3, r2]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2240      	movs	r2, #64	@ 0x40
 8004d12:	2101      	movs	r1, #1
 8004d14:	5499      	strb	r1, [r3, r2]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2241      	movs	r2, #65	@ 0x41
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	5499      	strb	r1, [r3, r2]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2242      	movs	r2, #66	@ 0x42
 8004d22:	2101      	movs	r1, #1
 8004d24:	5499      	strb	r1, [r3, r2]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2243      	movs	r2, #67	@ 0x43
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2244      	movs	r2, #68	@ 0x44
 8004d32:	2101      	movs	r1, #1
 8004d34:	5499      	strb	r1, [r3, r2]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2245      	movs	r2, #69	@ 0x45
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	5499      	strb	r1, [r3, r2]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2246      	movs	r2, #70	@ 0x46
 8004d42:	2101      	movs	r1, #1
 8004d44:	5499      	strb	r1, [r3, r2]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2247      	movs	r2, #71	@ 0x47
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	223d      	movs	r2, #61	@ 0x3d
 8004d52:	2101      	movs	r1, #1
 8004d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	0018      	movs	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b002      	add	sp, #8
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e04a      	b.n	8004e08 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	223d      	movs	r2, #61	@ 0x3d
 8004d76:	5c9b      	ldrb	r3, [r3, r2]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d107      	bne.n	8004d8e <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	223c      	movs	r2, #60	@ 0x3c
 8004d82:	2100      	movs	r1, #0
 8004d84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f000 f841 	bl	8004e10 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	223d      	movs	r2, #61	@ 0x3d
 8004d92:	2102      	movs	r1, #2
 8004d94:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	0019      	movs	r1, r3
 8004da0:	0010      	movs	r0, r2
 8004da2:	f000 fc8f 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2248      	movs	r2, #72	@ 0x48
 8004daa:	2101      	movs	r1, #1
 8004dac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	223e      	movs	r2, #62	@ 0x3e
 8004db2:	2101      	movs	r1, #1
 8004db4:	5499      	strb	r1, [r3, r2]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	223f      	movs	r2, #63	@ 0x3f
 8004dba:	2101      	movs	r1, #1
 8004dbc:	5499      	strb	r1, [r3, r2]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2240      	movs	r2, #64	@ 0x40
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	5499      	strb	r1, [r3, r2]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2241      	movs	r2, #65	@ 0x41
 8004dca:	2101      	movs	r1, #1
 8004dcc:	5499      	strb	r1, [r3, r2]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2242      	movs	r2, #66	@ 0x42
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	5499      	strb	r1, [r3, r2]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2243      	movs	r2, #67	@ 0x43
 8004dda:	2101      	movs	r1, #1
 8004ddc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2244      	movs	r2, #68	@ 0x44
 8004de2:	2101      	movs	r1, #1
 8004de4:	5499      	strb	r1, [r3, r2]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2245      	movs	r2, #69	@ 0x45
 8004dea:	2101      	movs	r1, #1
 8004dec:	5499      	strb	r1, [r3, r2]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2246      	movs	r2, #70	@ 0x46
 8004df2:	2101      	movs	r1, #1
 8004df4:	5499      	strb	r1, [r3, r2]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2247      	movs	r2, #71	@ 0x47
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	223d      	movs	r2, #61	@ 0x3d
 8004e02:	2101      	movs	r1, #1
 8004e04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	0018      	movs	r0, r3
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	b002      	add	sp, #8
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004e18:	46c0      	nop			@ (mov r8, r8)
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	b002      	add	sp, #8
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d108      	bne.n	8004e42 <HAL_TIM_OC_Start+0x22>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	223e      	movs	r2, #62	@ 0x3e
 8004e34:	5c9b      	ldrb	r3, [r3, r2]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	1e5a      	subs	r2, r3, #1
 8004e3c:	4193      	sbcs	r3, r2
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	e037      	b.n	8004eb2 <HAL_TIM_OC_Start+0x92>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	d108      	bne.n	8004e5a <HAL_TIM_OC_Start+0x3a>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	223f      	movs	r2, #63	@ 0x3f
 8004e4c:	5c9b      	ldrb	r3, [r3, r2]
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	3b01      	subs	r3, #1
 8004e52:	1e5a      	subs	r2, r3, #1
 8004e54:	4193      	sbcs	r3, r2
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	e02b      	b.n	8004eb2 <HAL_TIM_OC_Start+0x92>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d108      	bne.n	8004e72 <HAL_TIM_OC_Start+0x52>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2240      	movs	r2, #64	@ 0x40
 8004e64:	5c9b      	ldrb	r3, [r3, r2]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	1e5a      	subs	r2, r3, #1
 8004e6c:	4193      	sbcs	r3, r2
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	e01f      	b.n	8004eb2 <HAL_TIM_OC_Start+0x92>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b0c      	cmp	r3, #12
 8004e76:	d108      	bne.n	8004e8a <HAL_TIM_OC_Start+0x6a>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2241      	movs	r2, #65	@ 0x41
 8004e7c:	5c9b      	ldrb	r3, [r3, r2]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	1e5a      	subs	r2, r3, #1
 8004e84:	4193      	sbcs	r3, r2
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	e013      	b.n	8004eb2 <HAL_TIM_OC_Start+0x92>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b10      	cmp	r3, #16
 8004e8e:	d108      	bne.n	8004ea2 <HAL_TIM_OC_Start+0x82>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2242      	movs	r2, #66	@ 0x42
 8004e94:	5c9b      	ldrb	r3, [r3, r2]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	1e5a      	subs	r2, r3, #1
 8004e9c:	4193      	sbcs	r3, r2
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	e007      	b.n	8004eb2 <HAL_TIM_OC_Start+0x92>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2243      	movs	r2, #67	@ 0x43
 8004ea6:	5c9b      	ldrb	r3, [r3, r2]
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	1e5a      	subs	r2, r3, #1
 8004eae:	4193      	sbcs	r3, r2
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_TIM_OC_Start+0x9a>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e081      	b.n	8004fbe <HAL_TIM_OC_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d104      	bne.n	8004eca <HAL_TIM_OC_Start+0xaa>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	223e      	movs	r2, #62	@ 0x3e
 8004ec4:	2102      	movs	r1, #2
 8004ec6:	5499      	strb	r1, [r3, r2]
 8004ec8:	e023      	b.n	8004f12 <HAL_TIM_OC_Start+0xf2>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b04      	cmp	r3, #4
 8004ece:	d104      	bne.n	8004eda <HAL_TIM_OC_Start+0xba>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	223f      	movs	r2, #63	@ 0x3f
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	5499      	strb	r1, [r3, r2]
 8004ed8:	e01b      	b.n	8004f12 <HAL_TIM_OC_Start+0xf2>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d104      	bne.n	8004eea <HAL_TIM_OC_Start+0xca>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2240      	movs	r2, #64	@ 0x40
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	5499      	strb	r1, [r3, r2]
 8004ee8:	e013      	b.n	8004f12 <HAL_TIM_OC_Start+0xf2>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b0c      	cmp	r3, #12
 8004eee:	d104      	bne.n	8004efa <HAL_TIM_OC_Start+0xda>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2241      	movs	r2, #65	@ 0x41
 8004ef4:	2102      	movs	r1, #2
 8004ef6:	5499      	strb	r1, [r3, r2]
 8004ef8:	e00b      	b.n	8004f12 <HAL_TIM_OC_Start+0xf2>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d104      	bne.n	8004f0a <HAL_TIM_OC_Start+0xea>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2242      	movs	r2, #66	@ 0x42
 8004f04:	2102      	movs	r1, #2
 8004f06:	5499      	strb	r1, [r3, r2]
 8004f08:	e003      	b.n	8004f12 <HAL_TIM_OC_Start+0xf2>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2243      	movs	r2, #67	@ 0x43
 8004f0e:	2102      	movs	r1, #2
 8004f10:	5499      	strb	r1, [r3, r2]

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6839      	ldr	r1, [r7, #0]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f000 ff8e 	bl	8005e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a28      	ldr	r2, [pc, #160]	@ (8004fc8 <HAL_TIM_OC_Start+0x1a8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d009      	beq.n	8004f3e <HAL_TIM_OC_Start+0x11e>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a27      	ldr	r2, [pc, #156]	@ (8004fcc <HAL_TIM_OC_Start+0x1ac>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d004      	beq.n	8004f3e <HAL_TIM_OC_Start+0x11e>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a25      	ldr	r2, [pc, #148]	@ (8004fd0 <HAL_TIM_OC_Start+0x1b0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d101      	bne.n	8004f42 <HAL_TIM_OC_Start+0x122>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <HAL_TIM_OC_Start+0x124>
 8004f42:	2300      	movs	r3, #0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d008      	beq.n	8004f5a <HAL_TIM_OC_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2180      	movs	r1, #128	@ 0x80
 8004f54:	0209      	lsls	r1, r1, #8
 8004f56:	430a      	orrs	r2, r1
 8004f58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8004fc8 <HAL_TIM_OC_Start+0x1a8>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d00a      	beq.n	8004f7a <HAL_TIM_OC_Start+0x15a>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	05db      	lsls	r3, r3, #23
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d004      	beq.n	8004f7a <HAL_TIM_OC_Start+0x15a>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a17      	ldr	r2, [pc, #92]	@ (8004fd4 <HAL_TIM_OC_Start+0x1b4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d116      	bne.n	8004fa8 <HAL_TIM_OC_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	4a15      	ldr	r2, [pc, #84]	@ (8004fd8 <HAL_TIM_OC_Start+0x1b8>)
 8004f82:	4013      	ands	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b06      	cmp	r3, #6
 8004f8a:	d016      	beq.n	8004fba <HAL_TIM_OC_Start+0x19a>
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	025b      	lsls	r3, r3, #9
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d011      	beq.n	8004fba <HAL_TIM_OC_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa6:	e008      	b.n	8004fba <HAL_TIM_OC_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	e000      	b.n	8004fbc <HAL_TIM_OC_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fba:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	0018      	movs	r0, r3
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	b004      	add	sp, #16
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	46c0      	nop			@ (mov r8, r8)
 8004fc8:	40012c00 	.word	0x40012c00
 8004fcc:	40014400 	.word	0x40014400
 8004fd0:	40014800 	.word	0x40014800
 8004fd4:	40000400 	.word	0x40000400
 8004fd8:	00010007 	.word	0x00010007

08004fdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e04a      	b.n	8005084 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	223d      	movs	r2, #61	@ 0x3d
 8004ff2:	5c9b      	ldrb	r3, [r3, r2]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d107      	bne.n	800500a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	223c      	movs	r2, #60	@ 0x3c
 8004ffe:	2100      	movs	r1, #0
 8005000:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	0018      	movs	r0, r3
 8005006:	f000 f841 	bl	800508c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	223d      	movs	r2, #61	@ 0x3d
 800500e:	2102      	movs	r1, #2
 8005010:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3304      	adds	r3, #4
 800501a:	0019      	movs	r1, r3
 800501c:	0010      	movs	r0, r2
 800501e:	f000 fb51 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2248      	movs	r2, #72	@ 0x48
 8005026:	2101      	movs	r1, #1
 8005028:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	223e      	movs	r2, #62	@ 0x3e
 800502e:	2101      	movs	r1, #1
 8005030:	5499      	strb	r1, [r3, r2]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	223f      	movs	r2, #63	@ 0x3f
 8005036:	2101      	movs	r1, #1
 8005038:	5499      	strb	r1, [r3, r2]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2240      	movs	r2, #64	@ 0x40
 800503e:	2101      	movs	r1, #1
 8005040:	5499      	strb	r1, [r3, r2]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2241      	movs	r2, #65	@ 0x41
 8005046:	2101      	movs	r1, #1
 8005048:	5499      	strb	r1, [r3, r2]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2242      	movs	r2, #66	@ 0x42
 800504e:	2101      	movs	r1, #1
 8005050:	5499      	strb	r1, [r3, r2]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2243      	movs	r2, #67	@ 0x43
 8005056:	2101      	movs	r1, #1
 8005058:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2244      	movs	r2, #68	@ 0x44
 800505e:	2101      	movs	r1, #1
 8005060:	5499      	strb	r1, [r3, r2]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2245      	movs	r2, #69	@ 0x45
 8005066:	2101      	movs	r1, #1
 8005068:	5499      	strb	r1, [r3, r2]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2246      	movs	r2, #70	@ 0x46
 800506e:	2101      	movs	r1, #1
 8005070:	5499      	strb	r1, [r3, r2]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2247      	movs	r2, #71	@ 0x47
 8005076:	2101      	movs	r1, #1
 8005078:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	223d      	movs	r2, #61	@ 0x3d
 800507e:	2101      	movs	r1, #1
 8005080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	0018      	movs	r0, r3
 8005086:	46bd      	mov	sp, r7
 8005088:	b002      	add	sp, #8
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005094:	46c0      	nop			@ (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	b002      	add	sp, #8
 800509a:	bd80      	pop	{r7, pc}

0800509c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d108      	bne.n	80050be <HAL_TIM_PWM_Start+0x22>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	223e      	movs	r2, #62	@ 0x3e
 80050b0:	5c9b      	ldrb	r3, [r3, r2]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	3b01      	subs	r3, #1
 80050b6:	1e5a      	subs	r2, r3, #1
 80050b8:	4193      	sbcs	r3, r2
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	e037      	b.n	800512e <HAL_TIM_PWM_Start+0x92>
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b04      	cmp	r3, #4
 80050c2:	d108      	bne.n	80050d6 <HAL_TIM_PWM_Start+0x3a>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	223f      	movs	r2, #63	@ 0x3f
 80050c8:	5c9b      	ldrb	r3, [r3, r2]
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	1e5a      	subs	r2, r3, #1
 80050d0:	4193      	sbcs	r3, r2
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	e02b      	b.n	800512e <HAL_TIM_PWM_Start+0x92>
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d108      	bne.n	80050ee <HAL_TIM_PWM_Start+0x52>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2240      	movs	r2, #64	@ 0x40
 80050e0:	5c9b      	ldrb	r3, [r3, r2]
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	1e5a      	subs	r2, r3, #1
 80050e8:	4193      	sbcs	r3, r2
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	e01f      	b.n	800512e <HAL_TIM_PWM_Start+0x92>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b0c      	cmp	r3, #12
 80050f2:	d108      	bne.n	8005106 <HAL_TIM_PWM_Start+0x6a>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2241      	movs	r2, #65	@ 0x41
 80050f8:	5c9b      	ldrb	r3, [r3, r2]
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	3b01      	subs	r3, #1
 80050fe:	1e5a      	subs	r2, r3, #1
 8005100:	4193      	sbcs	r3, r2
 8005102:	b2db      	uxtb	r3, r3
 8005104:	e013      	b.n	800512e <HAL_TIM_PWM_Start+0x92>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b10      	cmp	r3, #16
 800510a:	d108      	bne.n	800511e <HAL_TIM_PWM_Start+0x82>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2242      	movs	r2, #66	@ 0x42
 8005110:	5c9b      	ldrb	r3, [r3, r2]
 8005112:	b2db      	uxtb	r3, r3
 8005114:	3b01      	subs	r3, #1
 8005116:	1e5a      	subs	r2, r3, #1
 8005118:	4193      	sbcs	r3, r2
 800511a:	b2db      	uxtb	r3, r3
 800511c:	e007      	b.n	800512e <HAL_TIM_PWM_Start+0x92>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2243      	movs	r2, #67	@ 0x43
 8005122:	5c9b      	ldrb	r3, [r3, r2]
 8005124:	b2db      	uxtb	r3, r3
 8005126:	3b01      	subs	r3, #1
 8005128:	1e5a      	subs	r2, r3, #1
 800512a:	4193      	sbcs	r3, r2
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e081      	b.n	800523a <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d104      	bne.n	8005146 <HAL_TIM_PWM_Start+0xaa>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	223e      	movs	r2, #62	@ 0x3e
 8005140:	2102      	movs	r1, #2
 8005142:	5499      	strb	r1, [r3, r2]
 8005144:	e023      	b.n	800518e <HAL_TIM_PWM_Start+0xf2>
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2b04      	cmp	r3, #4
 800514a:	d104      	bne.n	8005156 <HAL_TIM_PWM_Start+0xba>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	223f      	movs	r2, #63	@ 0x3f
 8005150:	2102      	movs	r1, #2
 8005152:	5499      	strb	r1, [r3, r2]
 8005154:	e01b      	b.n	800518e <HAL_TIM_PWM_Start+0xf2>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d104      	bne.n	8005166 <HAL_TIM_PWM_Start+0xca>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2240      	movs	r2, #64	@ 0x40
 8005160:	2102      	movs	r1, #2
 8005162:	5499      	strb	r1, [r3, r2]
 8005164:	e013      	b.n	800518e <HAL_TIM_PWM_Start+0xf2>
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b0c      	cmp	r3, #12
 800516a:	d104      	bne.n	8005176 <HAL_TIM_PWM_Start+0xda>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2241      	movs	r2, #65	@ 0x41
 8005170:	2102      	movs	r1, #2
 8005172:	5499      	strb	r1, [r3, r2]
 8005174:	e00b      	b.n	800518e <HAL_TIM_PWM_Start+0xf2>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b10      	cmp	r3, #16
 800517a:	d104      	bne.n	8005186 <HAL_TIM_PWM_Start+0xea>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2242      	movs	r2, #66	@ 0x42
 8005180:	2102      	movs	r1, #2
 8005182:	5499      	strb	r1, [r3, r2]
 8005184:	e003      	b.n	800518e <HAL_TIM_PWM_Start+0xf2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2243      	movs	r2, #67	@ 0x43
 800518a:	2102      	movs	r1, #2
 800518c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6839      	ldr	r1, [r7, #0]
 8005194:	2201      	movs	r2, #1
 8005196:	0018      	movs	r0, r3
 8005198:	f000 fe50 	bl	8005e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a28      	ldr	r2, [pc, #160]	@ (8005244 <HAL_TIM_PWM_Start+0x1a8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d009      	beq.n	80051ba <HAL_TIM_PWM_Start+0x11e>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a27      	ldr	r2, [pc, #156]	@ (8005248 <HAL_TIM_PWM_Start+0x1ac>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d004      	beq.n	80051ba <HAL_TIM_PWM_Start+0x11e>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a25      	ldr	r2, [pc, #148]	@ (800524c <HAL_TIM_PWM_Start+0x1b0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d101      	bne.n	80051be <HAL_TIM_PWM_Start+0x122>
 80051ba:	2301      	movs	r3, #1
 80051bc:	e000      	b.n	80051c0 <HAL_TIM_PWM_Start+0x124>
 80051be:	2300      	movs	r3, #0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d008      	beq.n	80051d6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2180      	movs	r1, #128	@ 0x80
 80051d0:	0209      	lsls	r1, r1, #8
 80051d2:	430a      	orrs	r2, r1
 80051d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1a      	ldr	r2, [pc, #104]	@ (8005244 <HAL_TIM_PWM_Start+0x1a8>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d00a      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x15a>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	2380      	movs	r3, #128	@ 0x80
 80051e6:	05db      	lsls	r3, r3, #23
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d004      	beq.n	80051f6 <HAL_TIM_PWM_Start+0x15a>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a17      	ldr	r2, [pc, #92]	@ (8005250 <HAL_TIM_PWM_Start+0x1b4>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d116      	bne.n	8005224 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	4a15      	ldr	r2, [pc, #84]	@ (8005254 <HAL_TIM_PWM_Start+0x1b8>)
 80051fe:	4013      	ands	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b06      	cmp	r3, #6
 8005206:	d016      	beq.n	8005236 <HAL_TIM_PWM_Start+0x19a>
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	2380      	movs	r3, #128	@ 0x80
 800520c:	025b      	lsls	r3, r3, #9
 800520e:	429a      	cmp	r2, r3
 8005210:	d011      	beq.n	8005236 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2101      	movs	r1, #1
 800521e:	430a      	orrs	r2, r1
 8005220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005222:	e008      	b.n	8005236 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2101      	movs	r1, #1
 8005230:	430a      	orrs	r2, r1
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	e000      	b.n	8005238 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005236:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	0018      	movs	r0, r3
 800523c:	46bd      	mov	sp, r7
 800523e:	b004      	add	sp, #16
 8005240:	bd80      	pop	{r7, pc}
 8005242:	46c0      	nop			@ (mov r8, r8)
 8005244:	40012c00 	.word	0x40012c00
 8005248:	40014400 	.word	0x40014400
 800524c:	40014800 	.word	0x40014800
 8005250:	40000400 	.word	0x40000400
 8005254:	00010007 	.word	0x00010007

08005258 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005264:	2317      	movs	r3, #23
 8005266:	18fb      	adds	r3, r7, r3
 8005268:	2200      	movs	r2, #0
 800526a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	223c      	movs	r2, #60	@ 0x3c
 8005270:	5c9b      	ldrb	r3, [r3, r2]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d101      	bne.n	800527a <HAL_TIM_OC_ConfigChannel+0x22>
 8005276:	2302      	movs	r3, #2
 8005278:	e048      	b.n	800530c <HAL_TIM_OC_ConfigChannel+0xb4>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	223c      	movs	r2, #60	@ 0x3c
 800527e:	2101      	movs	r1, #1
 8005280:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b14      	cmp	r3, #20
 8005286:	d835      	bhi.n	80052f4 <HAL_TIM_OC_ConfigChannel+0x9c>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	009a      	lsls	r2, r3, #2
 800528c:	4b21      	ldr	r3, [pc, #132]	@ (8005314 <HAL_TIM_OC_ConfigChannel+0xbc>)
 800528e:	18d3      	adds	r3, r2, r3
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	0011      	movs	r1, r2
 800529c:	0018      	movs	r0, r3
 800529e:	f000 fa95 	bl	80057cc <TIM_OC1_SetConfig>
      break;
 80052a2:	e02c      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	0011      	movs	r1, r2
 80052ac:	0018      	movs	r0, r3
 80052ae:	f000 fb0d 	bl	80058cc <TIM_OC2_SetConfig>
      break;
 80052b2:	e024      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	0011      	movs	r1, r2
 80052bc:	0018      	movs	r0, r3
 80052be:	f000 fb83 	bl	80059c8 <TIM_OC3_SetConfig>
      break;
 80052c2:	e01c      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	0011      	movs	r1, r2
 80052cc:	0018      	movs	r0, r3
 80052ce:	f000 fbfd 	bl	8005acc <TIM_OC4_SetConfig>
      break;
 80052d2:	e014      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	0011      	movs	r1, r2
 80052dc:	0018      	movs	r0, r3
 80052de:	f000 fc59 	bl	8005b94 <TIM_OC5_SetConfig>
      break;
 80052e2:	e00c      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	0011      	movs	r1, r2
 80052ec:	0018      	movs	r0, r3
 80052ee:	f000 fcab 	bl	8005c48 <TIM_OC6_SetConfig>
      break;
 80052f2:	e004      	b.n	80052fe <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80052f4:	2317      	movs	r3, #23
 80052f6:	18fb      	adds	r3, r7, r3
 80052f8:	2201      	movs	r2, #1
 80052fa:	701a      	strb	r2, [r3, #0]
      break;
 80052fc:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	223c      	movs	r2, #60	@ 0x3c
 8005302:	2100      	movs	r1, #0
 8005304:	5499      	strb	r1, [r3, r2]

  return status;
 8005306:	2317      	movs	r3, #23
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	781b      	ldrb	r3, [r3, #0]
}
 800530c:	0018      	movs	r0, r3
 800530e:	46bd      	mov	sp, r7
 8005310:	b006      	add	sp, #24
 8005312:	bd80      	pop	{r7, pc}
 8005314:	08007588 	.word	0x08007588

08005318 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005324:	2317      	movs	r3, #23
 8005326:	18fb      	adds	r3, r7, r3
 8005328:	2200      	movs	r2, #0
 800532a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	223c      	movs	r2, #60	@ 0x3c
 8005330:	5c9b      	ldrb	r3, [r3, r2]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_TIM_PWM_ConfigChannel+0x22>
 8005336:	2302      	movs	r3, #2
 8005338:	e0e5      	b.n	8005506 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	223c      	movs	r2, #60	@ 0x3c
 800533e:	2101      	movs	r1, #1
 8005340:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b14      	cmp	r3, #20
 8005346:	d900      	bls.n	800534a <HAL_TIM_PWM_ConfigChannel+0x32>
 8005348:	e0d1      	b.n	80054ee <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	009a      	lsls	r2, r3, #2
 800534e:	4b70      	ldr	r3, [pc, #448]	@ (8005510 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005350:	18d3      	adds	r3, r2, r3
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	0011      	movs	r1, r2
 800535e:	0018      	movs	r0, r3
 8005360:	f000 fa34 	bl	80057cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699a      	ldr	r2, [r3, #24]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2108      	movs	r1, #8
 8005370:	430a      	orrs	r2, r1
 8005372:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2104      	movs	r1, #4
 8005380:	438a      	bics	r2, r1
 8005382:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6999      	ldr	r1, [r3, #24]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	619a      	str	r2, [r3, #24]
      break;
 8005396:	e0af      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	0011      	movs	r1, r2
 80053a0:	0018      	movs	r0, r3
 80053a2:	f000 fa93 	bl	80058cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	699a      	ldr	r2, [r3, #24]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2180      	movs	r1, #128	@ 0x80
 80053b2:	0109      	lsls	r1, r1, #4
 80053b4:	430a      	orrs	r2, r1
 80053b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	699a      	ldr	r2, [r3, #24]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4954      	ldr	r1, [pc, #336]	@ (8005514 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053c4:	400a      	ands	r2, r1
 80053c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6999      	ldr	r1, [r3, #24]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	021a      	lsls	r2, r3, #8
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	619a      	str	r2, [r3, #24]
      break;
 80053dc:	e08c      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	0011      	movs	r1, r2
 80053e6:	0018      	movs	r0, r3
 80053e8:	f000 faee 	bl	80059c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	69da      	ldr	r2, [r3, #28]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2108      	movs	r1, #8
 80053f8:	430a      	orrs	r2, r1
 80053fa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	69da      	ldr	r2, [r3, #28]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2104      	movs	r1, #4
 8005408:	438a      	bics	r2, r1
 800540a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	69d9      	ldr	r1, [r3, #28]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	430a      	orrs	r2, r1
 800541c:	61da      	str	r2, [r3, #28]
      break;
 800541e:	e06b      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	0011      	movs	r1, r2
 8005428:	0018      	movs	r0, r3
 800542a:	f000 fb4f 	bl	8005acc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	69da      	ldr	r2, [r3, #28]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2180      	movs	r1, #128	@ 0x80
 800543a:	0109      	lsls	r1, r1, #4
 800543c:	430a      	orrs	r2, r1
 800543e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	69da      	ldr	r2, [r3, #28]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4932      	ldr	r1, [pc, #200]	@ (8005514 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800544c:	400a      	ands	r2, r1
 800544e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	69d9      	ldr	r1, [r3, #28]
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	021a      	lsls	r2, r3, #8
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	61da      	str	r2, [r3, #28]
      break;
 8005464:	e048      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	0011      	movs	r1, r2
 800546e:	0018      	movs	r0, r3
 8005470:	f000 fb90 	bl	8005b94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2108      	movs	r1, #8
 8005480:	430a      	orrs	r2, r1
 8005482:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2104      	movs	r1, #4
 8005490:	438a      	bics	r2, r1
 8005492:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	691a      	ldr	r2, [r3, #16]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054a6:	e027      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	0011      	movs	r1, r2
 80054b0:	0018      	movs	r0, r3
 80054b2:	f000 fbc9 	bl	8005c48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2180      	movs	r1, #128	@ 0x80
 80054c2:	0109      	lsls	r1, r1, #4
 80054c4:	430a      	orrs	r2, r1
 80054c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4910      	ldr	r1, [pc, #64]	@ (8005514 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80054d4:	400a      	ands	r2, r1
 80054d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	021a      	lsls	r2, r3, #8
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	430a      	orrs	r2, r1
 80054ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054ec:	e004      	b.n	80054f8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80054ee:	2317      	movs	r3, #23
 80054f0:	18fb      	adds	r3, r7, r3
 80054f2:	2201      	movs	r2, #1
 80054f4:	701a      	strb	r2, [r3, #0]
      break;
 80054f6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	223c      	movs	r2, #60	@ 0x3c
 80054fc:	2100      	movs	r1, #0
 80054fe:	5499      	strb	r1, [r3, r2]

  return status;
 8005500:	2317      	movs	r3, #23
 8005502:	18fb      	adds	r3, r7, r3
 8005504:	781b      	ldrb	r3, [r3, #0]
}
 8005506:	0018      	movs	r0, r3
 8005508:	46bd      	mov	sp, r7
 800550a:	b006      	add	sp, #24
 800550c:	bd80      	pop	{r7, pc}
 800550e:	46c0      	nop			@ (mov r8, r8)
 8005510:	080075dc 	.word	0x080075dc
 8005514:	fffffbff 	.word	0xfffffbff

08005518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005522:	230f      	movs	r3, #15
 8005524:	18fb      	adds	r3, r7, r3
 8005526:	2200      	movs	r2, #0
 8005528:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	223c      	movs	r2, #60	@ 0x3c
 800552e:	5c9b      	ldrb	r3, [r3, r2]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d101      	bne.n	8005538 <HAL_TIM_ConfigClockSource+0x20>
 8005534:	2302      	movs	r3, #2
 8005536:	e0bc      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x19a>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	223c      	movs	r2, #60	@ 0x3c
 800553c:	2101      	movs	r1, #1
 800553e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	223d      	movs	r2, #61	@ 0x3d
 8005544:	2102      	movs	r1, #2
 8005546:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	4a5a      	ldr	r2, [pc, #360]	@ (80056bc <HAL_TIM_ConfigClockSource+0x1a4>)
 8005554:	4013      	ands	r3, r2
 8005556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4a59      	ldr	r2, [pc, #356]	@ (80056c0 <HAL_TIM_ConfigClockSource+0x1a8>)
 800555c:	4013      	ands	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2280      	movs	r2, #128	@ 0x80
 800556e:	0192      	lsls	r2, r2, #6
 8005570:	4293      	cmp	r3, r2
 8005572:	d040      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0xde>
 8005574:	2280      	movs	r2, #128	@ 0x80
 8005576:	0192      	lsls	r2, r2, #6
 8005578:	4293      	cmp	r3, r2
 800557a:	d900      	bls.n	800557e <HAL_TIM_ConfigClockSource+0x66>
 800557c:	e088      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 800557e:	2280      	movs	r2, #128	@ 0x80
 8005580:	0152      	lsls	r2, r2, #5
 8005582:	4293      	cmp	r3, r2
 8005584:	d100      	bne.n	8005588 <HAL_TIM_ConfigClockSource+0x70>
 8005586:	e088      	b.n	800569a <HAL_TIM_ConfigClockSource+0x182>
 8005588:	2280      	movs	r2, #128	@ 0x80
 800558a:	0152      	lsls	r2, r2, #5
 800558c:	4293      	cmp	r3, r2
 800558e:	d900      	bls.n	8005592 <HAL_TIM_ConfigClockSource+0x7a>
 8005590:	e07e      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 8005592:	2b70      	cmp	r3, #112	@ 0x70
 8005594:	d018      	beq.n	80055c8 <HAL_TIM_ConfigClockSource+0xb0>
 8005596:	d900      	bls.n	800559a <HAL_TIM_ConfigClockSource+0x82>
 8005598:	e07a      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 800559a:	2b60      	cmp	r3, #96	@ 0x60
 800559c:	d04f      	beq.n	800563e <HAL_TIM_ConfigClockSource+0x126>
 800559e:	d900      	bls.n	80055a2 <HAL_TIM_ConfigClockSource+0x8a>
 80055a0:	e076      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 80055a2:	2b50      	cmp	r3, #80	@ 0x50
 80055a4:	d03b      	beq.n	800561e <HAL_TIM_ConfigClockSource+0x106>
 80055a6:	d900      	bls.n	80055aa <HAL_TIM_ConfigClockSource+0x92>
 80055a8:	e072      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 80055aa:	2b40      	cmp	r3, #64	@ 0x40
 80055ac:	d057      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x146>
 80055ae:	d900      	bls.n	80055b2 <HAL_TIM_ConfigClockSource+0x9a>
 80055b0:	e06e      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 80055b2:	2b30      	cmp	r3, #48	@ 0x30
 80055b4:	d063      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x166>
 80055b6:	d86b      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 80055b8:	2b20      	cmp	r3, #32
 80055ba:	d060      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x166>
 80055bc:	d868      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d05d      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x166>
 80055c2:	2b10      	cmp	r3, #16
 80055c4:	d05b      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x166>
 80055c6:	e063      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055d8:	f000 fc10 	bl	8005dfc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2277      	movs	r2, #119	@ 0x77
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	609a      	str	r2, [r3, #8]
      break;
 80055f4:	e052      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005606:	f000 fbf9 	bl	8005dfc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2180      	movs	r1, #128	@ 0x80
 8005616:	01c9      	lsls	r1, r1, #7
 8005618:	430a      	orrs	r2, r1
 800561a:	609a      	str	r2, [r3, #8]
      break;
 800561c:	e03e      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800562a:	001a      	movs	r2, r3
 800562c:	f000 fb6a 	bl	8005d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2150      	movs	r1, #80	@ 0x50
 8005636:	0018      	movs	r0, r3
 8005638:	f000 fbc4 	bl	8005dc4 <TIM_ITRx_SetConfig>
      break;
 800563c:	e02e      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800564a:	001a      	movs	r2, r3
 800564c:	f000 fb88 	bl	8005d60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2160      	movs	r1, #96	@ 0x60
 8005656:	0018      	movs	r0, r3
 8005658:	f000 fbb4 	bl	8005dc4 <TIM_ITRx_SetConfig>
      break;
 800565c:	e01e      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800566a:	001a      	movs	r2, r3
 800566c:	f000 fb4a 	bl	8005d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2140      	movs	r1, #64	@ 0x40
 8005676:	0018      	movs	r0, r3
 8005678:	f000 fba4 	bl	8005dc4 <TIM_ITRx_SetConfig>
      break;
 800567c:	e00e      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	0019      	movs	r1, r3
 8005688:	0010      	movs	r0, r2
 800568a:	f000 fb9b 	bl	8005dc4 <TIM_ITRx_SetConfig>
      break;
 800568e:	e005      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005690:	230f      	movs	r3, #15
 8005692:	18fb      	adds	r3, r7, r3
 8005694:	2201      	movs	r2, #1
 8005696:	701a      	strb	r2, [r3, #0]
      break;
 8005698:	e000      	b.n	800569c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800569a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	223d      	movs	r2, #61	@ 0x3d
 80056a0:	2101      	movs	r1, #1
 80056a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	223c      	movs	r2, #60	@ 0x3c
 80056a8:	2100      	movs	r1, #0
 80056aa:	5499      	strb	r1, [r3, r2]

  return status;
 80056ac:	230f      	movs	r3, #15
 80056ae:	18fb      	adds	r3, r7, r3
 80056b0:	781b      	ldrb	r3, [r3, #0]
}
 80056b2:	0018      	movs	r0, r3
 80056b4:	46bd      	mov	sp, r7
 80056b6:	b004      	add	sp, #16
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	46c0      	nop			@ (mov r8, r8)
 80056bc:	ffceff88 	.word	0xffceff88
 80056c0:	ffff00ff 	.word	0xffff00ff

080056c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a37      	ldr	r2, [pc, #220]	@ (80057b4 <TIM_Base_SetConfig+0xf0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d008      	beq.n	80056ee <TIM_Base_SetConfig+0x2a>
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	2380      	movs	r3, #128	@ 0x80
 80056e0:	05db      	lsls	r3, r3, #23
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d003      	beq.n	80056ee <TIM_Base_SetConfig+0x2a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a33      	ldr	r2, [pc, #204]	@ (80057b8 <TIM_Base_SetConfig+0xf4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d108      	bne.n	8005700 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2270      	movs	r2, #112	@ 0x70
 80056f2:	4393      	bics	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a2c      	ldr	r2, [pc, #176]	@ (80057b4 <TIM_Base_SetConfig+0xf0>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d014      	beq.n	8005732 <TIM_Base_SetConfig+0x6e>
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	05db      	lsls	r3, r3, #23
 800570e:	429a      	cmp	r2, r3
 8005710:	d00f      	beq.n	8005732 <TIM_Base_SetConfig+0x6e>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a28      	ldr	r2, [pc, #160]	@ (80057b8 <TIM_Base_SetConfig+0xf4>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00b      	beq.n	8005732 <TIM_Base_SetConfig+0x6e>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a27      	ldr	r2, [pc, #156]	@ (80057bc <TIM_Base_SetConfig+0xf8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d007      	beq.n	8005732 <TIM_Base_SetConfig+0x6e>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a26      	ldr	r2, [pc, #152]	@ (80057c0 <TIM_Base_SetConfig+0xfc>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d003      	beq.n	8005732 <TIM_Base_SetConfig+0x6e>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a25      	ldr	r2, [pc, #148]	@ (80057c4 <TIM_Base_SetConfig+0x100>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d108      	bne.n	8005744 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4a24      	ldr	r2, [pc, #144]	@ (80057c8 <TIM_Base_SetConfig+0x104>)
 8005736:	4013      	ands	r3, r2
 8005738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2280      	movs	r2, #128	@ 0x80
 8005748:	4393      	bics	r3, r2
 800574a:	001a      	movs	r2, r3
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	4313      	orrs	r3, r2
 8005752:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a11      	ldr	r2, [pc, #68]	@ (80057b4 <TIM_Base_SetConfig+0xf0>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d007      	beq.n	8005782 <TIM_Base_SetConfig+0xbe>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a12      	ldr	r2, [pc, #72]	@ (80057c0 <TIM_Base_SetConfig+0xfc>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d003      	beq.n	8005782 <TIM_Base_SetConfig+0xbe>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a11      	ldr	r2, [pc, #68]	@ (80057c4 <TIM_Base_SetConfig+0x100>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d103      	bne.n	800578a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	691a      	ldr	r2, [r3, #16]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	2201      	movs	r2, #1
 8005796:	4013      	ands	r3, r2
 8005798:	2b01      	cmp	r3, #1
 800579a:	d106      	bne.n	80057aa <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	2201      	movs	r2, #1
 80057a2:	4393      	bics	r3, r2
 80057a4:	001a      	movs	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	611a      	str	r2, [r3, #16]
  }
}
 80057aa:	46c0      	nop			@ (mov r8, r8)
 80057ac:	46bd      	mov	sp, r7
 80057ae:	b004      	add	sp, #16
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	46c0      	nop			@ (mov r8, r8)
 80057b4:	40012c00 	.word	0x40012c00
 80057b8:	40000400 	.word	0x40000400
 80057bc:	40002000 	.word	0x40002000
 80057c0:	40014400 	.word	0x40014400
 80057c4:	40014800 	.word	0x40014800
 80057c8:	fffffcff 	.word	0xfffffcff

080057cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a1b      	ldr	r3, [r3, #32]
 80057e0:	2201      	movs	r2, #1
 80057e2:	4393      	bics	r3, r2
 80057e4:	001a      	movs	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699b      	ldr	r3, [r3, #24]
 80057f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4a2e      	ldr	r2, [pc, #184]	@ (80058b4 <TIM_OC1_SetConfig+0xe8>)
 80057fa:	4013      	ands	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2203      	movs	r2, #3
 8005802:	4393      	bics	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4313      	orrs	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	2202      	movs	r2, #2
 8005814:	4393      	bics	r3, r2
 8005816:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	4313      	orrs	r3, r2
 8005820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a24      	ldr	r2, [pc, #144]	@ (80058b8 <TIM_OC1_SetConfig+0xec>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d007      	beq.n	800583a <TIM_OC1_SetConfig+0x6e>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a23      	ldr	r2, [pc, #140]	@ (80058bc <TIM_OC1_SetConfig+0xf0>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d003      	beq.n	800583a <TIM_OC1_SetConfig+0x6e>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a22      	ldr	r2, [pc, #136]	@ (80058c0 <TIM_OC1_SetConfig+0xf4>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d10c      	bne.n	8005854 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2208      	movs	r2, #8
 800583e:	4393      	bics	r3, r2
 8005840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	2204      	movs	r2, #4
 8005850:	4393      	bics	r3, r2
 8005852:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a18      	ldr	r2, [pc, #96]	@ (80058b8 <TIM_OC1_SetConfig+0xec>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d007      	beq.n	800586c <TIM_OC1_SetConfig+0xa0>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a17      	ldr	r2, [pc, #92]	@ (80058bc <TIM_OC1_SetConfig+0xf0>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d003      	beq.n	800586c <TIM_OC1_SetConfig+0xa0>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a16      	ldr	r2, [pc, #88]	@ (80058c0 <TIM_OC1_SetConfig+0xf4>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d111      	bne.n	8005890 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	4a15      	ldr	r2, [pc, #84]	@ (80058c4 <TIM_OC1_SetConfig+0xf8>)
 8005870:	4013      	ands	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	4a14      	ldr	r2, [pc, #80]	@ (80058c8 <TIM_OC1_SetConfig+0xfc>)
 8005878:	4013      	ands	r3, r2
 800587a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	4313      	orrs	r3, r2
 800588e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	621a      	str	r2, [r3, #32]
}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	46bd      	mov	sp, r7
 80058ae:	b006      	add	sp, #24
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	46c0      	nop			@ (mov r8, r8)
 80058b4:	fffeff8f 	.word	0xfffeff8f
 80058b8:	40012c00 	.word	0x40012c00
 80058bc:	40014400 	.word	0x40014400
 80058c0:	40014800 	.word	0x40014800
 80058c4:	fffffeff 	.word	0xfffffeff
 80058c8:	fffffdff 	.word	0xfffffdff

080058cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	2210      	movs	r2, #16
 80058e2:	4393      	bics	r3, r2
 80058e4:	001a      	movs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	4a2c      	ldr	r2, [pc, #176]	@ (80059ac <TIM_OC2_SetConfig+0xe0>)
 80058fa:	4013      	ands	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4a2b      	ldr	r2, [pc, #172]	@ (80059b0 <TIM_OC2_SetConfig+0xe4>)
 8005902:	4013      	ands	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	021b      	lsls	r3, r3, #8
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2220      	movs	r2, #32
 8005916:	4393      	bics	r3, r2
 8005918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	4313      	orrs	r3, r2
 8005924:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a22      	ldr	r2, [pc, #136]	@ (80059b4 <TIM_OC2_SetConfig+0xe8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d10d      	bne.n	800594a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2280      	movs	r2, #128	@ 0x80
 8005932:	4393      	bics	r3, r2
 8005934:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2240      	movs	r2, #64	@ 0x40
 8005946:	4393      	bics	r3, r2
 8005948:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a19      	ldr	r2, [pc, #100]	@ (80059b4 <TIM_OC2_SetConfig+0xe8>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d007      	beq.n	8005962 <TIM_OC2_SetConfig+0x96>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a18      	ldr	r2, [pc, #96]	@ (80059b8 <TIM_OC2_SetConfig+0xec>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d003      	beq.n	8005962 <TIM_OC2_SetConfig+0x96>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a17      	ldr	r2, [pc, #92]	@ (80059bc <TIM_OC2_SetConfig+0xf0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d113      	bne.n	800598a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	4a16      	ldr	r2, [pc, #88]	@ (80059c0 <TIM_OC2_SetConfig+0xf4>)
 8005966:	4013      	ands	r3, r2
 8005968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	4a15      	ldr	r2, [pc, #84]	@ (80059c4 <TIM_OC2_SetConfig+0xf8>)
 800596e:	4013      	ands	r3, r2
 8005970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	621a      	str	r2, [r3, #32]
}
 80059a4:	46c0      	nop			@ (mov r8, r8)
 80059a6:	46bd      	mov	sp, r7
 80059a8:	b006      	add	sp, #24
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	feff8fff 	.word	0xfeff8fff
 80059b0:	fffffcff 	.word	0xfffffcff
 80059b4:	40012c00 	.word	0x40012c00
 80059b8:	40014400 	.word	0x40014400
 80059bc:	40014800 	.word	0x40014800
 80059c0:	fffffbff 	.word	0xfffffbff
 80059c4:	fffff7ff 	.word	0xfffff7ff

080059c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	4a31      	ldr	r2, [pc, #196]	@ (8005aa4 <TIM_OC3_SetConfig+0xdc>)
 80059de:	401a      	ands	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a2d      	ldr	r2, [pc, #180]	@ (8005aa8 <TIM_OC3_SetConfig+0xe0>)
 80059f4:	4013      	ands	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2203      	movs	r2, #3
 80059fc:	4393      	bics	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	4a27      	ldr	r2, [pc, #156]	@ (8005aac <TIM_OC3_SetConfig+0xe4>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	021b      	lsls	r3, r3, #8
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a23      	ldr	r2, [pc, #140]	@ (8005ab0 <TIM_OC3_SetConfig+0xe8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d10d      	bne.n	8005a42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	4a22      	ldr	r2, [pc, #136]	@ (8005ab4 <TIM_OC3_SetConfig+0xec>)
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	021b      	lsls	r3, r3, #8
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ab8 <TIM_OC3_SetConfig+0xf0>)
 8005a3e:	4013      	ands	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a1a      	ldr	r2, [pc, #104]	@ (8005ab0 <TIM_OC3_SetConfig+0xe8>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d007      	beq.n	8005a5a <TIM_OC3_SetConfig+0x92>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005abc <TIM_OC3_SetConfig+0xf4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d003      	beq.n	8005a5a <TIM_OC3_SetConfig+0x92>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a1a      	ldr	r2, [pc, #104]	@ (8005ac0 <TIM_OC3_SetConfig+0xf8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d113      	bne.n	8005a82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	4a19      	ldr	r2, [pc, #100]	@ (8005ac4 <TIM_OC3_SetConfig+0xfc>)
 8005a5e:	4013      	ands	r3, r2
 8005a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	4a18      	ldr	r2, [pc, #96]	@ (8005ac8 <TIM_OC3_SetConfig+0x100>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	621a      	str	r2, [r3, #32]
}
 8005a9c:	46c0      	nop			@ (mov r8, r8)
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	b006      	add	sp, #24
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	fffffeff 	.word	0xfffffeff
 8005aa8:	fffeff8f 	.word	0xfffeff8f
 8005aac:	fffffdff 	.word	0xfffffdff
 8005ab0:	40012c00 	.word	0x40012c00
 8005ab4:	fffff7ff 	.word	0xfffff7ff
 8005ab8:	fffffbff 	.word	0xfffffbff
 8005abc:	40014400 	.word	0x40014400
 8005ac0:	40014800 	.word	0x40014800
 8005ac4:	ffffefff 	.word	0xffffefff
 8005ac8:	ffffdfff 	.word	0xffffdfff

08005acc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	4a24      	ldr	r2, [pc, #144]	@ (8005b74 <TIM_OC4_SetConfig+0xa8>)
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69db      	ldr	r3, [r3, #28]
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4a20      	ldr	r2, [pc, #128]	@ (8005b78 <TIM_OC4_SetConfig+0xac>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	4a1f      	ldr	r2, [pc, #124]	@ (8005b7c <TIM_OC4_SetConfig+0xb0>)
 8005b00:	4013      	ands	r3, r2
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	021b      	lsls	r3, r3, #8
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	4a1b      	ldr	r2, [pc, #108]	@ (8005b80 <TIM_OC4_SetConfig+0xb4>)
 8005b14:	4013      	ands	r3, r2
 8005b16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	031b      	lsls	r3, r3, #12
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a17      	ldr	r2, [pc, #92]	@ (8005b84 <TIM_OC4_SetConfig+0xb8>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d007      	beq.n	8005b3c <TIM_OC4_SetConfig+0x70>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a16      	ldr	r2, [pc, #88]	@ (8005b88 <TIM_OC4_SetConfig+0xbc>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d003      	beq.n	8005b3c <TIM_OC4_SetConfig+0x70>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a15      	ldr	r2, [pc, #84]	@ (8005b8c <TIM_OC4_SetConfig+0xc0>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d109      	bne.n	8005b50 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	4a14      	ldr	r2, [pc, #80]	@ (8005b90 <TIM_OC4_SetConfig+0xc4>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	019b      	lsls	r3, r3, #6
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	46c0      	nop			@ (mov r8, r8)
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	b006      	add	sp, #24
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	46c0      	nop			@ (mov r8, r8)
 8005b74:	ffffefff 	.word	0xffffefff
 8005b78:	feff8fff 	.word	0xfeff8fff
 8005b7c:	fffffcff 	.word	0xfffffcff
 8005b80:	ffffdfff 	.word	0xffffdfff
 8005b84:	40012c00 	.word	0x40012c00
 8005b88:	40014400 	.word	0x40014400
 8005b8c:	40014800 	.word	0x40014800
 8005b90:	ffffbfff 	.word	0xffffbfff

08005b94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	4a21      	ldr	r2, [pc, #132]	@ (8005c30 <TIM_OC5_SetConfig+0x9c>)
 8005baa:	401a      	ands	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8005c34 <TIM_OC5_SetConfig+0xa0>)
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	4a19      	ldr	r2, [pc, #100]	@ (8005c38 <TIM_OC5_SetConfig+0xa4>)
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	041b      	lsls	r3, r3, #16
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a15      	ldr	r2, [pc, #84]	@ (8005c3c <TIM_OC5_SetConfig+0xa8>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d007      	beq.n	8005bfa <TIM_OC5_SetConfig+0x66>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a14      	ldr	r2, [pc, #80]	@ (8005c40 <TIM_OC5_SetConfig+0xac>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d003      	beq.n	8005bfa <TIM_OC5_SetConfig+0x66>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a13      	ldr	r2, [pc, #76]	@ (8005c44 <TIM_OC5_SetConfig+0xb0>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d109      	bne.n	8005c0e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8005c30 <TIM_OC5_SetConfig+0x9c>)
 8005bfe:	4013      	ands	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	021b      	lsls	r3, r3, #8
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	621a      	str	r2, [r3, #32]
}
 8005c28:	46c0      	nop			@ (mov r8, r8)
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	b006      	add	sp, #24
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	fffeffff 	.word	0xfffeffff
 8005c34:	fffeff8f 	.word	0xfffeff8f
 8005c38:	fffdffff 	.word	0xfffdffff
 8005c3c:	40012c00 	.word	0x40012c00
 8005c40:	40014400 	.word	0x40014400
 8005c44:	40014800 	.word	0x40014800

08005c48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ce8 <TIM_OC6_SetConfig+0xa0>)
 8005c5e:	401a      	ands	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	4a1e      	ldr	r2, [pc, #120]	@ (8005cec <TIM_OC6_SetConfig+0xa4>)
 8005c74:	4013      	ands	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	021b      	lsls	r3, r3, #8
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf0 <TIM_OC6_SetConfig+0xa8>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	051b      	lsls	r3, r3, #20
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a16      	ldr	r2, [pc, #88]	@ (8005cf4 <TIM_OC6_SetConfig+0xac>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d007      	beq.n	8005cb0 <TIM_OC6_SetConfig+0x68>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a15      	ldr	r2, [pc, #84]	@ (8005cf8 <TIM_OC6_SetConfig+0xb0>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d003      	beq.n	8005cb0 <TIM_OC6_SetConfig+0x68>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a14      	ldr	r2, [pc, #80]	@ (8005cfc <TIM_OC6_SetConfig+0xb4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d109      	bne.n	8005cc4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	4a13      	ldr	r2, [pc, #76]	@ (8005d00 <TIM_OC6_SetConfig+0xb8>)
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	029b      	lsls	r3, r3, #10
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	46c0      	nop			@ (mov r8, r8)
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	b006      	add	sp, #24
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	46c0      	nop			@ (mov r8, r8)
 8005ce8:	ffefffff 	.word	0xffefffff
 8005cec:	feff8fff 	.word	0xfeff8fff
 8005cf0:	ffdfffff 	.word	0xffdfffff
 8005cf4:	40012c00 	.word	0x40012c00
 8005cf8:	40014400 	.word	0x40014400
 8005cfc:	40014800 	.word	0x40014800
 8005d00:	fffbffff 	.word	0xfffbffff

08005d04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	4393      	bics	r3, r2
 8005d1e:	001a      	movs	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	22f0      	movs	r2, #240	@ 0xf0
 8005d2e:	4393      	bics	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	220a      	movs	r2, #10
 8005d40:	4393      	bics	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	621a      	str	r2, [r3, #32]
}
 8005d58:	46c0      	nop			@ (mov r8, r8)
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	b006      	add	sp, #24
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	2210      	movs	r2, #16
 8005d78:	4393      	bics	r3, r2
 8005d7a:	001a      	movs	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	4a0d      	ldr	r2, [pc, #52]	@ (8005dc0 <TIM_TI2_ConfigInputStage+0x60>)
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	031b      	lsls	r3, r3, #12
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	22a0      	movs	r2, #160	@ 0xa0
 8005d9c:	4393      	bics	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	46c0      	nop			@ (mov r8, r8)
 8005db8:	46bd      	mov	sp, r7
 8005dba:	b006      	add	sp, #24
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	46c0      	nop			@ (mov r8, r8)
 8005dc0:	ffff0fff 	.word	0xffff0fff

08005dc4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4a08      	ldr	r2, [pc, #32]	@ (8005df8 <TIM_ITRx_SetConfig+0x34>)
 8005dd8:	4013      	ands	r3, r2
 8005dda:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	2207      	movs	r2, #7
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	609a      	str	r2, [r3, #8]
}
 8005dee:	46c0      	nop			@ (mov r8, r8)
 8005df0:	46bd      	mov	sp, r7
 8005df2:	b004      	add	sp, #16
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	46c0      	nop			@ (mov r8, r8)
 8005df8:	ffcfff8f 	.word	0xffcfff8f

08005dfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b086      	sub	sp, #24
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	4a09      	ldr	r2, [pc, #36]	@ (8005e38 <TIM_ETR_SetConfig+0x3c>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	021a      	lsls	r2, r3, #8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	609a      	str	r2, [r3, #8]
}
 8005e30:	46c0      	nop			@ (mov r8, r8)
 8005e32:	46bd      	mov	sp, r7
 8005e34:	b006      	add	sp, #24
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	ffff00ff 	.word	0xffff00ff

08005e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	221f      	movs	r2, #31
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	2201      	movs	r2, #1
 8005e50:	409a      	lsls	r2, r3
 8005e52:	0013      	movs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	43d2      	mvns	r2, r2
 8005e5e:	401a      	ands	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1a      	ldr	r2, [r3, #32]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	211f      	movs	r1, #31
 8005e6c:	400b      	ands	r3, r1
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	4099      	lsls	r1, r3
 8005e72:	000b      	movs	r3, r1
 8005e74:	431a      	orrs	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	621a      	str	r2, [r3, #32]
}
 8005e7a:	46c0      	nop			@ (mov r8, r8)
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	b006      	add	sp, #24
 8005e80:	bd80      	pop	{r7, pc}
	...

08005e84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	223c      	movs	r2, #60	@ 0x3c
 8005e92:	5c9b      	ldrb	r3, [r3, r2]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d101      	bne.n	8005e9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e050      	b.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	223c      	movs	r2, #60	@ 0x3c
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	223d      	movs	r2, #61	@ 0x3d
 8005ea8:	2102      	movs	r1, #2
 8005eaa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a21      	ldr	r2, [pc, #132]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d108      	bne.n	8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	@ (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005eca:	4013      	ands	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2270      	movs	r2, #112	@ 0x70
 8005edc:	4393      	bics	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a14      	ldr	r2, [pc, #80]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00a      	beq.n	8005f12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	2380      	movs	r3, #128	@ 0x80
 8005f02:	05db      	lsls	r3, r3, #23
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d004      	beq.n	8005f12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a10      	ldr	r2, [pc, #64]	@ (8005f50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d10c      	bne.n	8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2280      	movs	r2, #128	@ 0x80
 8005f16:	4393      	bics	r3, r2
 8005f18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	68ba      	ldr	r2, [r7, #8]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	223d      	movs	r2, #61	@ 0x3d
 8005f30:	2101      	movs	r1, #1
 8005f32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	223c      	movs	r2, #60	@ 0x3c
 8005f38:	2100      	movs	r1, #0
 8005f3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b004      	add	sp, #16
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			@ (mov r8, r8)
 8005f48:	40012c00 	.word	0x40012c00
 8005f4c:	ff0fffff 	.word	0xff0fffff
 8005f50:	40000400 	.word	0x40000400

08005f54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	223c      	movs	r2, #60	@ 0x3c
 8005f66:	5c9b      	ldrb	r3, [r3, r2]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e06f      	b.n	8006050 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	223c      	movs	r2, #60	@ 0x3c
 8005f74:	2101      	movs	r1, #1
 8005f76:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	22ff      	movs	r2, #255	@ 0xff
 8005f7c:	4393      	bics	r3, r2
 8005f7e:	001a      	movs	r2, r3
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4a33      	ldr	r2, [pc, #204]	@ (8006058 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005f8c:	401a      	ands	r2, r3
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	4a30      	ldr	r2, [pc, #192]	@ (800605c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005f9a:	401a      	ands	r2, r3
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	4a2e      	ldr	r2, [pc, #184]	@ (8006060 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8005fa8:	401a      	ands	r2, r3
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	4a2b      	ldr	r2, [pc, #172]	@ (8006064 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005fb6:	401a      	ands	r2, r3
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4a29      	ldr	r2, [pc, #164]	@ (8006068 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005fc4:	401a      	ands	r2, r3
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	4a26      	ldr	r2, [pc, #152]	@ (800606c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8005fd2:	401a      	ands	r2, r3
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	4a24      	ldr	r2, [pc, #144]	@ (8006070 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005fe0:	401a      	ands	r2, r3
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	041b      	lsls	r3, r3, #16
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4a21      	ldr	r2, [pc, #132]	@ (8006074 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005ff0:	401a      	ands	r2, r3
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8006078 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d11c      	bne.n	800603e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4a1d      	ldr	r2, [pc, #116]	@ (800607c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8006008:	401a      	ands	r2, r3
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600e:	051b      	lsls	r3, r3, #20
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4a1a      	ldr	r2, [pc, #104]	@ (8006080 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8006018:	401a      	ands	r2, r3
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	4a17      	ldr	r2, [pc, #92]	@ (8006084 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8006026:	401a      	ands	r2, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4a15      	ldr	r2, [pc, #84]	@ (8006088 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8006034:	401a      	ands	r2, r3
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603a:	4313      	orrs	r3, r2
 800603c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	223c      	movs	r2, #60	@ 0x3c
 800604a:	2100      	movs	r1, #0
 800604c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	b004      	add	sp, #16
 8006056:	bd80      	pop	{r7, pc}
 8006058:	fffffcff 	.word	0xfffffcff
 800605c:	fffffbff 	.word	0xfffffbff
 8006060:	fffff7ff 	.word	0xfffff7ff
 8006064:	ffffefff 	.word	0xffffefff
 8006068:	ffffdfff 	.word	0xffffdfff
 800606c:	ffffbfff 	.word	0xffffbfff
 8006070:	fff0ffff 	.word	0xfff0ffff
 8006074:	efffffff 	.word	0xefffffff
 8006078:	40012c00 	.word	0x40012c00
 800607c:	ff0fffff 	.word	0xff0fffff
 8006080:	feffffff 	.word	0xfeffffff
 8006084:	fdffffff 	.word	0xfdffffff
 8006088:	dfffffff 	.word	0xdfffffff

0800608c <srand>:
 800608c:	4b11      	ldr	r3, [pc, #68]	@ (80060d4 <srand+0x48>)
 800608e:	b570      	push	{r4, r5, r6, lr}
 8006090:	681d      	ldr	r5, [r3, #0]
 8006092:	0004      	movs	r4, r0
 8006094:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006096:	2b00      	cmp	r3, #0
 8006098:	d116      	bne.n	80060c8 <srand+0x3c>
 800609a:	2018      	movs	r0, #24
 800609c:	f000 f984 	bl	80063a8 <malloc>
 80060a0:	1e02      	subs	r2, r0, #0
 80060a2:	6328      	str	r0, [r5, #48]	@ 0x30
 80060a4:	d104      	bne.n	80060b0 <srand+0x24>
 80060a6:	2146      	movs	r1, #70	@ 0x46
 80060a8:	4b0b      	ldr	r3, [pc, #44]	@ (80060d8 <srand+0x4c>)
 80060aa:	480c      	ldr	r0, [pc, #48]	@ (80060dc <srand+0x50>)
 80060ac:	f000 f95e 	bl	800636c <__assert_func>
 80060b0:	4b0b      	ldr	r3, [pc, #44]	@ (80060e0 <srand+0x54>)
 80060b2:	2100      	movs	r1, #0
 80060b4:	6003      	str	r3, [r0, #0]
 80060b6:	4b0b      	ldr	r3, [pc, #44]	@ (80060e4 <srand+0x58>)
 80060b8:	6043      	str	r3, [r0, #4]
 80060ba:	4b0b      	ldr	r3, [pc, #44]	@ (80060e8 <srand+0x5c>)
 80060bc:	6083      	str	r3, [r0, #8]
 80060be:	230b      	movs	r3, #11
 80060c0:	8183      	strh	r3, [r0, #12]
 80060c2:	2001      	movs	r0, #1
 80060c4:	6110      	str	r0, [r2, #16]
 80060c6:	6151      	str	r1, [r2, #20]
 80060c8:	2200      	movs	r2, #0
 80060ca:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80060cc:	611c      	str	r4, [r3, #16]
 80060ce:	615a      	str	r2, [r3, #20]
 80060d0:	bd70      	pop	{r4, r5, r6, pc}
 80060d2:	46c0      	nop			@ (mov r8, r8)
 80060d4:	20000820 	.word	0x20000820
 80060d8:	08007630 	.word	0x08007630
 80060dc:	08007647 	.word	0x08007647
 80060e0:	abcd330e 	.word	0xabcd330e
 80060e4:	e66d1234 	.word	0xe66d1234
 80060e8:	0005deec 	.word	0x0005deec

080060ec <rand>:
 80060ec:	4b16      	ldr	r3, [pc, #88]	@ (8006148 <rand+0x5c>)
 80060ee:	b510      	push	{r4, lr}
 80060f0:	681c      	ldr	r4, [r3, #0]
 80060f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d116      	bne.n	8006126 <rand+0x3a>
 80060f8:	2018      	movs	r0, #24
 80060fa:	f000 f955 	bl	80063a8 <malloc>
 80060fe:	1e02      	subs	r2, r0, #0
 8006100:	6320      	str	r0, [r4, #48]	@ 0x30
 8006102:	d104      	bne.n	800610e <rand+0x22>
 8006104:	2152      	movs	r1, #82	@ 0x52
 8006106:	4b11      	ldr	r3, [pc, #68]	@ (800614c <rand+0x60>)
 8006108:	4811      	ldr	r0, [pc, #68]	@ (8006150 <rand+0x64>)
 800610a:	f000 f92f 	bl	800636c <__assert_func>
 800610e:	4b11      	ldr	r3, [pc, #68]	@ (8006154 <rand+0x68>)
 8006110:	2100      	movs	r1, #0
 8006112:	6003      	str	r3, [r0, #0]
 8006114:	4b10      	ldr	r3, [pc, #64]	@ (8006158 <rand+0x6c>)
 8006116:	6043      	str	r3, [r0, #4]
 8006118:	4b10      	ldr	r3, [pc, #64]	@ (800615c <rand+0x70>)
 800611a:	6083      	str	r3, [r0, #8]
 800611c:	230b      	movs	r3, #11
 800611e:	8183      	strh	r3, [r0, #12]
 8006120:	2001      	movs	r0, #1
 8006122:	6110      	str	r0, [r2, #16]
 8006124:	6151      	str	r1, [r2, #20]
 8006126:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8006128:	4a0d      	ldr	r2, [pc, #52]	@ (8006160 <rand+0x74>)
 800612a:	6920      	ldr	r0, [r4, #16]
 800612c:	6961      	ldr	r1, [r4, #20]
 800612e:	4b0d      	ldr	r3, [pc, #52]	@ (8006164 <rand+0x78>)
 8006130:	f7fa f968 	bl	8000404 <__aeabi_lmul>
 8006134:	2201      	movs	r2, #1
 8006136:	2300      	movs	r3, #0
 8006138:	1880      	adds	r0, r0, r2
 800613a:	4159      	adcs	r1, r3
 800613c:	6120      	str	r0, [r4, #16]
 800613e:	6161      	str	r1, [r4, #20]
 8006140:	0048      	lsls	r0, r1, #1
 8006142:	0840      	lsrs	r0, r0, #1
 8006144:	bd10      	pop	{r4, pc}
 8006146:	46c0      	nop			@ (mov r8, r8)
 8006148:	20000820 	.word	0x20000820
 800614c:	08007630 	.word	0x08007630
 8006150:	08007647 	.word	0x08007647
 8006154:	abcd330e 	.word	0xabcd330e
 8006158:	e66d1234 	.word	0xe66d1234
 800615c:	0005deec 	.word	0x0005deec
 8006160:	4c957f2d 	.word	0x4c957f2d
 8006164:	5851f42d 	.word	0x5851f42d

08006168 <std>:
 8006168:	2300      	movs	r3, #0
 800616a:	b510      	push	{r4, lr}
 800616c:	0004      	movs	r4, r0
 800616e:	6003      	str	r3, [r0, #0]
 8006170:	6043      	str	r3, [r0, #4]
 8006172:	6083      	str	r3, [r0, #8]
 8006174:	8181      	strh	r1, [r0, #12]
 8006176:	6643      	str	r3, [r0, #100]	@ 0x64
 8006178:	81c2      	strh	r2, [r0, #14]
 800617a:	6103      	str	r3, [r0, #16]
 800617c:	6143      	str	r3, [r0, #20]
 800617e:	6183      	str	r3, [r0, #24]
 8006180:	0019      	movs	r1, r3
 8006182:	2208      	movs	r2, #8
 8006184:	305c      	adds	r0, #92	@ 0x5c
 8006186:	f000 f8b3 	bl	80062f0 <memset>
 800618a:	4b0b      	ldr	r3, [pc, #44]	@ (80061b8 <std+0x50>)
 800618c:	6224      	str	r4, [r4, #32]
 800618e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006190:	4b0a      	ldr	r3, [pc, #40]	@ (80061bc <std+0x54>)
 8006192:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006194:	4b0a      	ldr	r3, [pc, #40]	@ (80061c0 <std+0x58>)
 8006196:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006198:	4b0a      	ldr	r3, [pc, #40]	@ (80061c4 <std+0x5c>)
 800619a:	6323      	str	r3, [r4, #48]	@ 0x30
 800619c:	4b0a      	ldr	r3, [pc, #40]	@ (80061c8 <std+0x60>)
 800619e:	429c      	cmp	r4, r3
 80061a0:	d005      	beq.n	80061ae <std+0x46>
 80061a2:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <std+0x64>)
 80061a4:	429c      	cmp	r4, r3
 80061a6:	d002      	beq.n	80061ae <std+0x46>
 80061a8:	4b09      	ldr	r3, [pc, #36]	@ (80061d0 <std+0x68>)
 80061aa:	429c      	cmp	r4, r3
 80061ac:	d103      	bne.n	80061b6 <std+0x4e>
 80061ae:	0020      	movs	r0, r4
 80061b0:	3058      	adds	r0, #88	@ 0x58
 80061b2:	f000 f8cf 	bl	8006354 <__retarget_lock_init_recursive>
 80061b6:	bd10      	pop	{r4, pc}
 80061b8:	08006685 	.word	0x08006685
 80061bc:	080066ad 	.word	0x080066ad
 80061c0:	080066e5 	.word	0x080066e5
 80061c4:	08006711 	.word	0x08006711
 80061c8:	20000e60 	.word	0x20000e60
 80061cc:	20000ec8 	.word	0x20000ec8
 80061d0:	20000f30 	.word	0x20000f30

080061d4 <stdio_exit_handler>:
 80061d4:	b510      	push	{r4, lr}
 80061d6:	4a03      	ldr	r2, [pc, #12]	@ (80061e4 <stdio_exit_handler+0x10>)
 80061d8:	4903      	ldr	r1, [pc, #12]	@ (80061e8 <stdio_exit_handler+0x14>)
 80061da:	4804      	ldr	r0, [pc, #16]	@ (80061ec <stdio_exit_handler+0x18>)
 80061dc:	f000 f86c 	bl	80062b8 <_fwalk_sglue>
 80061e0:	bd10      	pop	{r4, pc}
 80061e2:	46c0      	nop			@ (mov r8, r8)
 80061e4:	20000814 	.word	0x20000814
 80061e8:	0800660d 	.word	0x0800660d
 80061ec:	20000824 	.word	0x20000824

080061f0 <cleanup_stdio>:
 80061f0:	6841      	ldr	r1, [r0, #4]
 80061f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <cleanup_stdio+0x30>)
 80061f4:	b510      	push	{r4, lr}
 80061f6:	0004      	movs	r4, r0
 80061f8:	4299      	cmp	r1, r3
 80061fa:	d001      	beq.n	8006200 <cleanup_stdio+0x10>
 80061fc:	f000 fa06 	bl	800660c <_fflush_r>
 8006200:	68a1      	ldr	r1, [r4, #8]
 8006202:	4b08      	ldr	r3, [pc, #32]	@ (8006224 <cleanup_stdio+0x34>)
 8006204:	4299      	cmp	r1, r3
 8006206:	d002      	beq.n	800620e <cleanup_stdio+0x1e>
 8006208:	0020      	movs	r0, r4
 800620a:	f000 f9ff 	bl	800660c <_fflush_r>
 800620e:	68e1      	ldr	r1, [r4, #12]
 8006210:	4b05      	ldr	r3, [pc, #20]	@ (8006228 <cleanup_stdio+0x38>)
 8006212:	4299      	cmp	r1, r3
 8006214:	d002      	beq.n	800621c <cleanup_stdio+0x2c>
 8006216:	0020      	movs	r0, r4
 8006218:	f000 f9f8 	bl	800660c <_fflush_r>
 800621c:	bd10      	pop	{r4, pc}
 800621e:	46c0      	nop			@ (mov r8, r8)
 8006220:	20000e60 	.word	0x20000e60
 8006224:	20000ec8 	.word	0x20000ec8
 8006228:	20000f30 	.word	0x20000f30

0800622c <global_stdio_init.part.0>:
 800622c:	b510      	push	{r4, lr}
 800622e:	4b09      	ldr	r3, [pc, #36]	@ (8006254 <global_stdio_init.part.0+0x28>)
 8006230:	4a09      	ldr	r2, [pc, #36]	@ (8006258 <global_stdio_init.part.0+0x2c>)
 8006232:	2104      	movs	r1, #4
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	4809      	ldr	r0, [pc, #36]	@ (800625c <global_stdio_init.part.0+0x30>)
 8006238:	2200      	movs	r2, #0
 800623a:	f7ff ff95 	bl	8006168 <std>
 800623e:	2201      	movs	r2, #1
 8006240:	2109      	movs	r1, #9
 8006242:	4807      	ldr	r0, [pc, #28]	@ (8006260 <global_stdio_init.part.0+0x34>)
 8006244:	f7ff ff90 	bl	8006168 <std>
 8006248:	2202      	movs	r2, #2
 800624a:	2112      	movs	r1, #18
 800624c:	4805      	ldr	r0, [pc, #20]	@ (8006264 <global_stdio_init.part.0+0x38>)
 800624e:	f7ff ff8b 	bl	8006168 <std>
 8006252:	bd10      	pop	{r4, pc}
 8006254:	20000f98 	.word	0x20000f98
 8006258:	080061d5 	.word	0x080061d5
 800625c:	20000e60 	.word	0x20000e60
 8006260:	20000ec8 	.word	0x20000ec8
 8006264:	20000f30 	.word	0x20000f30

08006268 <__sfp_lock_acquire>:
 8006268:	b510      	push	{r4, lr}
 800626a:	4802      	ldr	r0, [pc, #8]	@ (8006274 <__sfp_lock_acquire+0xc>)
 800626c:	f000 f873 	bl	8006356 <__retarget_lock_acquire_recursive>
 8006270:	bd10      	pop	{r4, pc}
 8006272:	46c0      	nop			@ (mov r8, r8)
 8006274:	20000f9d 	.word	0x20000f9d

08006278 <__sfp_lock_release>:
 8006278:	b510      	push	{r4, lr}
 800627a:	4802      	ldr	r0, [pc, #8]	@ (8006284 <__sfp_lock_release+0xc>)
 800627c:	f000 f86c 	bl	8006358 <__retarget_lock_release_recursive>
 8006280:	bd10      	pop	{r4, pc}
 8006282:	46c0      	nop			@ (mov r8, r8)
 8006284:	20000f9d 	.word	0x20000f9d

08006288 <__sinit>:
 8006288:	b510      	push	{r4, lr}
 800628a:	0004      	movs	r4, r0
 800628c:	f7ff ffec 	bl	8006268 <__sfp_lock_acquire>
 8006290:	6a23      	ldr	r3, [r4, #32]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d002      	beq.n	800629c <__sinit+0x14>
 8006296:	f7ff ffef 	bl	8006278 <__sfp_lock_release>
 800629a:	bd10      	pop	{r4, pc}
 800629c:	4b04      	ldr	r3, [pc, #16]	@ (80062b0 <__sinit+0x28>)
 800629e:	6223      	str	r3, [r4, #32]
 80062a0:	4b04      	ldr	r3, [pc, #16]	@ (80062b4 <__sinit+0x2c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1f6      	bne.n	8006296 <__sinit+0xe>
 80062a8:	f7ff ffc0 	bl	800622c <global_stdio_init.part.0>
 80062ac:	e7f3      	b.n	8006296 <__sinit+0xe>
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	080061f1 	.word	0x080061f1
 80062b4:	20000f98 	.word	0x20000f98

080062b8 <_fwalk_sglue>:
 80062b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ba:	0014      	movs	r4, r2
 80062bc:	2600      	movs	r6, #0
 80062be:	9000      	str	r0, [sp, #0]
 80062c0:	9101      	str	r1, [sp, #4]
 80062c2:	68a5      	ldr	r5, [r4, #8]
 80062c4:	6867      	ldr	r7, [r4, #4]
 80062c6:	3f01      	subs	r7, #1
 80062c8:	d504      	bpl.n	80062d4 <_fwalk_sglue+0x1c>
 80062ca:	6824      	ldr	r4, [r4, #0]
 80062cc:	2c00      	cmp	r4, #0
 80062ce:	d1f8      	bne.n	80062c2 <_fwalk_sglue+0xa>
 80062d0:	0030      	movs	r0, r6
 80062d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062d4:	89ab      	ldrh	r3, [r5, #12]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d908      	bls.n	80062ec <_fwalk_sglue+0x34>
 80062da:	220e      	movs	r2, #14
 80062dc:	5eab      	ldrsh	r3, [r5, r2]
 80062de:	3301      	adds	r3, #1
 80062e0:	d004      	beq.n	80062ec <_fwalk_sglue+0x34>
 80062e2:	0029      	movs	r1, r5
 80062e4:	9800      	ldr	r0, [sp, #0]
 80062e6:	9b01      	ldr	r3, [sp, #4]
 80062e8:	4798      	blx	r3
 80062ea:	4306      	orrs	r6, r0
 80062ec:	3568      	adds	r5, #104	@ 0x68
 80062ee:	e7ea      	b.n	80062c6 <_fwalk_sglue+0xe>

080062f0 <memset>:
 80062f0:	0003      	movs	r3, r0
 80062f2:	1882      	adds	r2, r0, r2
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d100      	bne.n	80062fa <memset+0xa>
 80062f8:	4770      	bx	lr
 80062fa:	7019      	strb	r1, [r3, #0]
 80062fc:	3301      	adds	r3, #1
 80062fe:	e7f9      	b.n	80062f4 <memset+0x4>

08006300 <__errno>:
 8006300:	4b01      	ldr	r3, [pc, #4]	@ (8006308 <__errno+0x8>)
 8006302:	6818      	ldr	r0, [r3, #0]
 8006304:	4770      	bx	lr
 8006306:	46c0      	nop			@ (mov r8, r8)
 8006308:	20000820 	.word	0x20000820

0800630c <__libc_init_array>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	2600      	movs	r6, #0
 8006310:	4c0c      	ldr	r4, [pc, #48]	@ (8006344 <__libc_init_array+0x38>)
 8006312:	4d0d      	ldr	r5, [pc, #52]	@ (8006348 <__libc_init_array+0x3c>)
 8006314:	1b64      	subs	r4, r4, r5
 8006316:	10a4      	asrs	r4, r4, #2
 8006318:	42a6      	cmp	r6, r4
 800631a:	d109      	bne.n	8006330 <__libc_init_array+0x24>
 800631c:	2600      	movs	r6, #0
 800631e:	f000 ff07 	bl	8007130 <_init>
 8006322:	4c0a      	ldr	r4, [pc, #40]	@ (800634c <__libc_init_array+0x40>)
 8006324:	4d0a      	ldr	r5, [pc, #40]	@ (8006350 <__libc_init_array+0x44>)
 8006326:	1b64      	subs	r4, r4, r5
 8006328:	10a4      	asrs	r4, r4, #2
 800632a:	42a6      	cmp	r6, r4
 800632c:	d105      	bne.n	800633a <__libc_init_array+0x2e>
 800632e:	bd70      	pop	{r4, r5, r6, pc}
 8006330:	00b3      	lsls	r3, r6, #2
 8006332:	58eb      	ldr	r3, [r5, r3]
 8006334:	4798      	blx	r3
 8006336:	3601      	adds	r6, #1
 8006338:	e7ee      	b.n	8006318 <__libc_init_array+0xc>
 800633a:	00b3      	lsls	r3, r6, #2
 800633c:	58eb      	ldr	r3, [r5, r3]
 800633e:	4798      	blx	r3
 8006340:	3601      	adds	r6, #1
 8006342:	e7f2      	b.n	800632a <__libc_init_array+0x1e>
 8006344:	08007710 	.word	0x08007710
 8006348:	08007710 	.word	0x08007710
 800634c:	08007714 	.word	0x08007714
 8006350:	08007710 	.word	0x08007710

08006354 <__retarget_lock_init_recursive>:
 8006354:	4770      	bx	lr

08006356 <__retarget_lock_acquire_recursive>:
 8006356:	4770      	bx	lr

08006358 <__retarget_lock_release_recursive>:
 8006358:	4770      	bx	lr

0800635a <memcpy>:
 800635a:	2300      	movs	r3, #0
 800635c:	b510      	push	{r4, lr}
 800635e:	429a      	cmp	r2, r3
 8006360:	d100      	bne.n	8006364 <memcpy+0xa>
 8006362:	bd10      	pop	{r4, pc}
 8006364:	5ccc      	ldrb	r4, [r1, r3]
 8006366:	54c4      	strb	r4, [r0, r3]
 8006368:	3301      	adds	r3, #1
 800636a:	e7f8      	b.n	800635e <memcpy+0x4>

0800636c <__assert_func>:
 800636c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800636e:	0014      	movs	r4, r2
 8006370:	001a      	movs	r2, r3
 8006372:	4b09      	ldr	r3, [pc, #36]	@ (8006398 <__assert_func+0x2c>)
 8006374:	0005      	movs	r5, r0
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	000e      	movs	r6, r1
 800637a:	68d8      	ldr	r0, [r3, #12]
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <__assert_func+0x30>)
 800637e:	2c00      	cmp	r4, #0
 8006380:	d101      	bne.n	8006386 <__assert_func+0x1a>
 8006382:	4b07      	ldr	r3, [pc, #28]	@ (80063a0 <__assert_func+0x34>)
 8006384:	001c      	movs	r4, r3
 8006386:	4907      	ldr	r1, [pc, #28]	@ (80063a4 <__assert_func+0x38>)
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	9402      	str	r4, [sp, #8]
 800638c:	002b      	movs	r3, r5
 800638e:	9600      	str	r6, [sp, #0]
 8006390:	f000 f9c4 	bl	800671c <fiprintf>
 8006394:	f000 fa32 	bl	80067fc <abort>
 8006398:	20000820 	.word	0x20000820
 800639c:	0800769f 	.word	0x0800769f
 80063a0:	080076da 	.word	0x080076da
 80063a4:	080076ac 	.word	0x080076ac

080063a8 <malloc>:
 80063a8:	b510      	push	{r4, lr}
 80063aa:	4b03      	ldr	r3, [pc, #12]	@ (80063b8 <malloc+0x10>)
 80063ac:	0001      	movs	r1, r0
 80063ae:	6818      	ldr	r0, [r3, #0]
 80063b0:	f000 f826 	bl	8006400 <_malloc_r>
 80063b4:	bd10      	pop	{r4, pc}
 80063b6:	46c0      	nop			@ (mov r8, r8)
 80063b8:	20000820 	.word	0x20000820

080063bc <sbrk_aligned>:
 80063bc:	b570      	push	{r4, r5, r6, lr}
 80063be:	4e0f      	ldr	r6, [pc, #60]	@ (80063fc <sbrk_aligned+0x40>)
 80063c0:	000d      	movs	r5, r1
 80063c2:	6831      	ldr	r1, [r6, #0]
 80063c4:	0004      	movs	r4, r0
 80063c6:	2900      	cmp	r1, #0
 80063c8:	d102      	bne.n	80063d0 <sbrk_aligned+0x14>
 80063ca:	f000 f9f1 	bl	80067b0 <_sbrk_r>
 80063ce:	6030      	str	r0, [r6, #0]
 80063d0:	0029      	movs	r1, r5
 80063d2:	0020      	movs	r0, r4
 80063d4:	f000 f9ec 	bl	80067b0 <_sbrk_r>
 80063d8:	1c43      	adds	r3, r0, #1
 80063da:	d103      	bne.n	80063e4 <sbrk_aligned+0x28>
 80063dc:	2501      	movs	r5, #1
 80063de:	426d      	negs	r5, r5
 80063e0:	0028      	movs	r0, r5
 80063e2:	bd70      	pop	{r4, r5, r6, pc}
 80063e4:	2303      	movs	r3, #3
 80063e6:	1cc5      	adds	r5, r0, #3
 80063e8:	439d      	bics	r5, r3
 80063ea:	42a8      	cmp	r0, r5
 80063ec:	d0f8      	beq.n	80063e0 <sbrk_aligned+0x24>
 80063ee:	1a29      	subs	r1, r5, r0
 80063f0:	0020      	movs	r0, r4
 80063f2:	f000 f9dd 	bl	80067b0 <_sbrk_r>
 80063f6:	3001      	adds	r0, #1
 80063f8:	d1f2      	bne.n	80063e0 <sbrk_aligned+0x24>
 80063fa:	e7ef      	b.n	80063dc <sbrk_aligned+0x20>
 80063fc:	20000fa0 	.word	0x20000fa0

08006400 <_malloc_r>:
 8006400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006402:	2203      	movs	r2, #3
 8006404:	1ccb      	adds	r3, r1, #3
 8006406:	4393      	bics	r3, r2
 8006408:	3308      	adds	r3, #8
 800640a:	0005      	movs	r5, r0
 800640c:	001f      	movs	r7, r3
 800640e:	2b0c      	cmp	r3, #12
 8006410:	d234      	bcs.n	800647c <_malloc_r+0x7c>
 8006412:	270c      	movs	r7, #12
 8006414:	42b9      	cmp	r1, r7
 8006416:	d833      	bhi.n	8006480 <_malloc_r+0x80>
 8006418:	0028      	movs	r0, r5
 800641a:	f000 f923 	bl	8006664 <__malloc_lock>
 800641e:	4e37      	ldr	r6, [pc, #220]	@ (80064fc <_malloc_r+0xfc>)
 8006420:	6833      	ldr	r3, [r6, #0]
 8006422:	001c      	movs	r4, r3
 8006424:	2c00      	cmp	r4, #0
 8006426:	d12f      	bne.n	8006488 <_malloc_r+0x88>
 8006428:	0039      	movs	r1, r7
 800642a:	0028      	movs	r0, r5
 800642c:	f7ff ffc6 	bl	80063bc <sbrk_aligned>
 8006430:	0004      	movs	r4, r0
 8006432:	1c43      	adds	r3, r0, #1
 8006434:	d15f      	bne.n	80064f6 <_malloc_r+0xf6>
 8006436:	6834      	ldr	r4, [r6, #0]
 8006438:	9400      	str	r4, [sp, #0]
 800643a:	9b00      	ldr	r3, [sp, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d14a      	bne.n	80064d6 <_malloc_r+0xd6>
 8006440:	2c00      	cmp	r4, #0
 8006442:	d052      	beq.n	80064ea <_malloc_r+0xea>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	0028      	movs	r0, r5
 8006448:	18e3      	adds	r3, r4, r3
 800644a:	9900      	ldr	r1, [sp, #0]
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	f000 f9af 	bl	80067b0 <_sbrk_r>
 8006452:	9b01      	ldr	r3, [sp, #4]
 8006454:	4283      	cmp	r3, r0
 8006456:	d148      	bne.n	80064ea <_malloc_r+0xea>
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	0028      	movs	r0, r5
 800645c:	1aff      	subs	r7, r7, r3
 800645e:	0039      	movs	r1, r7
 8006460:	f7ff ffac 	bl	80063bc <sbrk_aligned>
 8006464:	3001      	adds	r0, #1
 8006466:	d040      	beq.n	80064ea <_malloc_r+0xea>
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	19db      	adds	r3, r3, r7
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	6833      	ldr	r3, [r6, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	2a00      	cmp	r2, #0
 8006474:	d133      	bne.n	80064de <_malloc_r+0xde>
 8006476:	9b00      	ldr	r3, [sp, #0]
 8006478:	6033      	str	r3, [r6, #0]
 800647a:	e019      	b.n	80064b0 <_malloc_r+0xb0>
 800647c:	2b00      	cmp	r3, #0
 800647e:	dac9      	bge.n	8006414 <_malloc_r+0x14>
 8006480:	230c      	movs	r3, #12
 8006482:	602b      	str	r3, [r5, #0]
 8006484:	2000      	movs	r0, #0
 8006486:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006488:	6821      	ldr	r1, [r4, #0]
 800648a:	1bc9      	subs	r1, r1, r7
 800648c:	d420      	bmi.n	80064d0 <_malloc_r+0xd0>
 800648e:	290b      	cmp	r1, #11
 8006490:	d90a      	bls.n	80064a8 <_malloc_r+0xa8>
 8006492:	19e2      	adds	r2, r4, r7
 8006494:	6027      	str	r7, [r4, #0]
 8006496:	42a3      	cmp	r3, r4
 8006498:	d104      	bne.n	80064a4 <_malloc_r+0xa4>
 800649a:	6032      	str	r2, [r6, #0]
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	6011      	str	r1, [r2, #0]
 80064a0:	6053      	str	r3, [r2, #4]
 80064a2:	e005      	b.n	80064b0 <_malloc_r+0xb0>
 80064a4:	605a      	str	r2, [r3, #4]
 80064a6:	e7f9      	b.n	800649c <_malloc_r+0x9c>
 80064a8:	6862      	ldr	r2, [r4, #4]
 80064aa:	42a3      	cmp	r3, r4
 80064ac:	d10e      	bne.n	80064cc <_malloc_r+0xcc>
 80064ae:	6032      	str	r2, [r6, #0]
 80064b0:	0028      	movs	r0, r5
 80064b2:	f000 f8df 	bl	8006674 <__malloc_unlock>
 80064b6:	0020      	movs	r0, r4
 80064b8:	2207      	movs	r2, #7
 80064ba:	300b      	adds	r0, #11
 80064bc:	1d23      	adds	r3, r4, #4
 80064be:	4390      	bics	r0, r2
 80064c0:	1ac2      	subs	r2, r0, r3
 80064c2:	4298      	cmp	r0, r3
 80064c4:	d0df      	beq.n	8006486 <_malloc_r+0x86>
 80064c6:	1a1b      	subs	r3, r3, r0
 80064c8:	50a3      	str	r3, [r4, r2]
 80064ca:	e7dc      	b.n	8006486 <_malloc_r+0x86>
 80064cc:	605a      	str	r2, [r3, #4]
 80064ce:	e7ef      	b.n	80064b0 <_malloc_r+0xb0>
 80064d0:	0023      	movs	r3, r4
 80064d2:	6864      	ldr	r4, [r4, #4]
 80064d4:	e7a6      	b.n	8006424 <_malloc_r+0x24>
 80064d6:	9c00      	ldr	r4, [sp, #0]
 80064d8:	6863      	ldr	r3, [r4, #4]
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	e7ad      	b.n	800643a <_malloc_r+0x3a>
 80064de:	001a      	movs	r2, r3
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	42a3      	cmp	r3, r4
 80064e4:	d1fb      	bne.n	80064de <_malloc_r+0xde>
 80064e6:	2300      	movs	r3, #0
 80064e8:	e7da      	b.n	80064a0 <_malloc_r+0xa0>
 80064ea:	230c      	movs	r3, #12
 80064ec:	0028      	movs	r0, r5
 80064ee:	602b      	str	r3, [r5, #0]
 80064f0:	f000 f8c0 	bl	8006674 <__malloc_unlock>
 80064f4:	e7c6      	b.n	8006484 <_malloc_r+0x84>
 80064f6:	6007      	str	r7, [r0, #0]
 80064f8:	e7da      	b.n	80064b0 <_malloc_r+0xb0>
 80064fa:	46c0      	nop			@ (mov r8, r8)
 80064fc:	20000fa4 	.word	0x20000fa4

08006500 <__sflush_r>:
 8006500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006502:	220c      	movs	r2, #12
 8006504:	5e8b      	ldrsh	r3, [r1, r2]
 8006506:	0005      	movs	r5, r0
 8006508:	000c      	movs	r4, r1
 800650a:	071a      	lsls	r2, r3, #28
 800650c:	d456      	bmi.n	80065bc <__sflush_r+0xbc>
 800650e:	684a      	ldr	r2, [r1, #4]
 8006510:	2a00      	cmp	r2, #0
 8006512:	dc02      	bgt.n	800651a <__sflush_r+0x1a>
 8006514:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006516:	2a00      	cmp	r2, #0
 8006518:	dd4e      	ble.n	80065b8 <__sflush_r+0xb8>
 800651a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800651c:	2f00      	cmp	r7, #0
 800651e:	d04b      	beq.n	80065b8 <__sflush_r+0xb8>
 8006520:	2200      	movs	r2, #0
 8006522:	2080      	movs	r0, #128	@ 0x80
 8006524:	682e      	ldr	r6, [r5, #0]
 8006526:	602a      	str	r2, [r5, #0]
 8006528:	001a      	movs	r2, r3
 800652a:	0140      	lsls	r0, r0, #5
 800652c:	6a21      	ldr	r1, [r4, #32]
 800652e:	4002      	ands	r2, r0
 8006530:	4203      	tst	r3, r0
 8006532:	d033      	beq.n	800659c <__sflush_r+0x9c>
 8006534:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006536:	89a3      	ldrh	r3, [r4, #12]
 8006538:	075b      	lsls	r3, r3, #29
 800653a:	d506      	bpl.n	800654a <__sflush_r+0x4a>
 800653c:	6863      	ldr	r3, [r4, #4]
 800653e:	1ad2      	subs	r2, r2, r3
 8006540:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006542:	2b00      	cmp	r3, #0
 8006544:	d001      	beq.n	800654a <__sflush_r+0x4a>
 8006546:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006548:	1ad2      	subs	r2, r2, r3
 800654a:	2300      	movs	r3, #0
 800654c:	0028      	movs	r0, r5
 800654e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006550:	6a21      	ldr	r1, [r4, #32]
 8006552:	47b8      	blx	r7
 8006554:	89a2      	ldrh	r2, [r4, #12]
 8006556:	1c43      	adds	r3, r0, #1
 8006558:	d106      	bne.n	8006568 <__sflush_r+0x68>
 800655a:	6829      	ldr	r1, [r5, #0]
 800655c:	291d      	cmp	r1, #29
 800655e:	d846      	bhi.n	80065ee <__sflush_r+0xee>
 8006560:	4b29      	ldr	r3, [pc, #164]	@ (8006608 <__sflush_r+0x108>)
 8006562:	410b      	asrs	r3, r1
 8006564:	07db      	lsls	r3, r3, #31
 8006566:	d442      	bmi.n	80065ee <__sflush_r+0xee>
 8006568:	2300      	movs	r3, #0
 800656a:	6063      	str	r3, [r4, #4]
 800656c:	6923      	ldr	r3, [r4, #16]
 800656e:	6023      	str	r3, [r4, #0]
 8006570:	04d2      	lsls	r2, r2, #19
 8006572:	d505      	bpl.n	8006580 <__sflush_r+0x80>
 8006574:	1c43      	adds	r3, r0, #1
 8006576:	d102      	bne.n	800657e <__sflush_r+0x7e>
 8006578:	682b      	ldr	r3, [r5, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d100      	bne.n	8006580 <__sflush_r+0x80>
 800657e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006582:	602e      	str	r6, [r5, #0]
 8006584:	2900      	cmp	r1, #0
 8006586:	d017      	beq.n	80065b8 <__sflush_r+0xb8>
 8006588:	0023      	movs	r3, r4
 800658a:	3344      	adds	r3, #68	@ 0x44
 800658c:	4299      	cmp	r1, r3
 800658e:	d002      	beq.n	8006596 <__sflush_r+0x96>
 8006590:	0028      	movs	r0, r5
 8006592:	f000 f93b 	bl	800680c <_free_r>
 8006596:	2300      	movs	r3, #0
 8006598:	6363      	str	r3, [r4, #52]	@ 0x34
 800659a:	e00d      	b.n	80065b8 <__sflush_r+0xb8>
 800659c:	2301      	movs	r3, #1
 800659e:	0028      	movs	r0, r5
 80065a0:	47b8      	blx	r7
 80065a2:	0002      	movs	r2, r0
 80065a4:	1c43      	adds	r3, r0, #1
 80065a6:	d1c6      	bne.n	8006536 <__sflush_r+0x36>
 80065a8:	682b      	ldr	r3, [r5, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d0c3      	beq.n	8006536 <__sflush_r+0x36>
 80065ae:	2b1d      	cmp	r3, #29
 80065b0:	d001      	beq.n	80065b6 <__sflush_r+0xb6>
 80065b2:	2b16      	cmp	r3, #22
 80065b4:	d11a      	bne.n	80065ec <__sflush_r+0xec>
 80065b6:	602e      	str	r6, [r5, #0]
 80065b8:	2000      	movs	r0, #0
 80065ba:	e01e      	b.n	80065fa <__sflush_r+0xfa>
 80065bc:	690e      	ldr	r6, [r1, #16]
 80065be:	2e00      	cmp	r6, #0
 80065c0:	d0fa      	beq.n	80065b8 <__sflush_r+0xb8>
 80065c2:	680f      	ldr	r7, [r1, #0]
 80065c4:	600e      	str	r6, [r1, #0]
 80065c6:	1bba      	subs	r2, r7, r6
 80065c8:	9201      	str	r2, [sp, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	079b      	lsls	r3, r3, #30
 80065ce:	d100      	bne.n	80065d2 <__sflush_r+0xd2>
 80065d0:	694a      	ldr	r2, [r1, #20]
 80065d2:	60a2      	str	r2, [r4, #8]
 80065d4:	9b01      	ldr	r3, [sp, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	ddee      	ble.n	80065b8 <__sflush_r+0xb8>
 80065da:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80065dc:	0032      	movs	r2, r6
 80065de:	001f      	movs	r7, r3
 80065e0:	0028      	movs	r0, r5
 80065e2:	9b01      	ldr	r3, [sp, #4]
 80065e4:	6a21      	ldr	r1, [r4, #32]
 80065e6:	47b8      	blx	r7
 80065e8:	2800      	cmp	r0, #0
 80065ea:	dc07      	bgt.n	80065fc <__sflush_r+0xfc>
 80065ec:	89a2      	ldrh	r2, [r4, #12]
 80065ee:	2340      	movs	r3, #64	@ 0x40
 80065f0:	2001      	movs	r0, #1
 80065f2:	4313      	orrs	r3, r2
 80065f4:	b21b      	sxth	r3, r3
 80065f6:	81a3      	strh	r3, [r4, #12]
 80065f8:	4240      	negs	r0, r0
 80065fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80065fc:	9b01      	ldr	r3, [sp, #4]
 80065fe:	1836      	adds	r6, r6, r0
 8006600:	1a1b      	subs	r3, r3, r0
 8006602:	9301      	str	r3, [sp, #4]
 8006604:	e7e6      	b.n	80065d4 <__sflush_r+0xd4>
 8006606:	46c0      	nop			@ (mov r8, r8)
 8006608:	dfbffffe 	.word	0xdfbffffe

0800660c <_fflush_r>:
 800660c:	690b      	ldr	r3, [r1, #16]
 800660e:	b570      	push	{r4, r5, r6, lr}
 8006610:	0005      	movs	r5, r0
 8006612:	000c      	movs	r4, r1
 8006614:	2b00      	cmp	r3, #0
 8006616:	d102      	bne.n	800661e <_fflush_r+0x12>
 8006618:	2500      	movs	r5, #0
 800661a:	0028      	movs	r0, r5
 800661c:	bd70      	pop	{r4, r5, r6, pc}
 800661e:	2800      	cmp	r0, #0
 8006620:	d004      	beq.n	800662c <_fflush_r+0x20>
 8006622:	6a03      	ldr	r3, [r0, #32]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <_fflush_r+0x20>
 8006628:	f7ff fe2e 	bl	8006288 <__sinit>
 800662c:	220c      	movs	r2, #12
 800662e:	5ea3      	ldrsh	r3, [r4, r2]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0f1      	beq.n	8006618 <_fflush_r+0xc>
 8006634:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006636:	07d2      	lsls	r2, r2, #31
 8006638:	d404      	bmi.n	8006644 <_fflush_r+0x38>
 800663a:	059b      	lsls	r3, r3, #22
 800663c:	d402      	bmi.n	8006644 <_fflush_r+0x38>
 800663e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006640:	f7ff fe89 	bl	8006356 <__retarget_lock_acquire_recursive>
 8006644:	0028      	movs	r0, r5
 8006646:	0021      	movs	r1, r4
 8006648:	f7ff ff5a 	bl	8006500 <__sflush_r>
 800664c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800664e:	0005      	movs	r5, r0
 8006650:	07db      	lsls	r3, r3, #31
 8006652:	d4e2      	bmi.n	800661a <_fflush_r+0xe>
 8006654:	89a3      	ldrh	r3, [r4, #12]
 8006656:	059b      	lsls	r3, r3, #22
 8006658:	d4df      	bmi.n	800661a <_fflush_r+0xe>
 800665a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800665c:	f7ff fe7c 	bl	8006358 <__retarget_lock_release_recursive>
 8006660:	e7db      	b.n	800661a <_fflush_r+0xe>
	...

08006664 <__malloc_lock>:
 8006664:	b510      	push	{r4, lr}
 8006666:	4802      	ldr	r0, [pc, #8]	@ (8006670 <__malloc_lock+0xc>)
 8006668:	f7ff fe75 	bl	8006356 <__retarget_lock_acquire_recursive>
 800666c:	bd10      	pop	{r4, pc}
 800666e:	46c0      	nop			@ (mov r8, r8)
 8006670:	20000f9c 	.word	0x20000f9c

08006674 <__malloc_unlock>:
 8006674:	b510      	push	{r4, lr}
 8006676:	4802      	ldr	r0, [pc, #8]	@ (8006680 <__malloc_unlock+0xc>)
 8006678:	f7ff fe6e 	bl	8006358 <__retarget_lock_release_recursive>
 800667c:	bd10      	pop	{r4, pc}
 800667e:	46c0      	nop			@ (mov r8, r8)
 8006680:	20000f9c 	.word	0x20000f9c

08006684 <__sread>:
 8006684:	b570      	push	{r4, r5, r6, lr}
 8006686:	000c      	movs	r4, r1
 8006688:	250e      	movs	r5, #14
 800668a:	5f49      	ldrsh	r1, [r1, r5]
 800668c:	f000 f87c 	bl	8006788 <_read_r>
 8006690:	2800      	cmp	r0, #0
 8006692:	db03      	blt.n	800669c <__sread+0x18>
 8006694:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006696:	181b      	adds	r3, r3, r0
 8006698:	6563      	str	r3, [r4, #84]	@ 0x54
 800669a:	bd70      	pop	{r4, r5, r6, pc}
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	4a02      	ldr	r2, [pc, #8]	@ (80066a8 <__sread+0x24>)
 80066a0:	4013      	ands	r3, r2
 80066a2:	81a3      	strh	r3, [r4, #12]
 80066a4:	e7f9      	b.n	800669a <__sread+0x16>
 80066a6:	46c0      	nop			@ (mov r8, r8)
 80066a8:	ffffefff 	.word	0xffffefff

080066ac <__swrite>:
 80066ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ae:	001f      	movs	r7, r3
 80066b0:	898b      	ldrh	r3, [r1, #12]
 80066b2:	0005      	movs	r5, r0
 80066b4:	000c      	movs	r4, r1
 80066b6:	0016      	movs	r6, r2
 80066b8:	05db      	lsls	r3, r3, #23
 80066ba:	d505      	bpl.n	80066c8 <__swrite+0x1c>
 80066bc:	230e      	movs	r3, #14
 80066be:	5ec9      	ldrsh	r1, [r1, r3]
 80066c0:	2200      	movs	r2, #0
 80066c2:	2302      	movs	r3, #2
 80066c4:	f000 f84c 	bl	8006760 <_lseek_r>
 80066c8:	89a3      	ldrh	r3, [r4, #12]
 80066ca:	4a05      	ldr	r2, [pc, #20]	@ (80066e0 <__swrite+0x34>)
 80066cc:	0028      	movs	r0, r5
 80066ce:	4013      	ands	r3, r2
 80066d0:	81a3      	strh	r3, [r4, #12]
 80066d2:	0032      	movs	r2, r6
 80066d4:	230e      	movs	r3, #14
 80066d6:	5ee1      	ldrsh	r1, [r4, r3]
 80066d8:	003b      	movs	r3, r7
 80066da:	f000 f87b 	bl	80067d4 <_write_r>
 80066de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e0:	ffffefff 	.word	0xffffefff

080066e4 <__sseek>:
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	000c      	movs	r4, r1
 80066e8:	250e      	movs	r5, #14
 80066ea:	5f49      	ldrsh	r1, [r1, r5]
 80066ec:	f000 f838 	bl	8006760 <_lseek_r>
 80066f0:	89a3      	ldrh	r3, [r4, #12]
 80066f2:	1c42      	adds	r2, r0, #1
 80066f4:	d103      	bne.n	80066fe <__sseek+0x1a>
 80066f6:	4a05      	ldr	r2, [pc, #20]	@ (800670c <__sseek+0x28>)
 80066f8:	4013      	ands	r3, r2
 80066fa:	81a3      	strh	r3, [r4, #12]
 80066fc:	bd70      	pop	{r4, r5, r6, pc}
 80066fe:	2280      	movs	r2, #128	@ 0x80
 8006700:	0152      	lsls	r2, r2, #5
 8006702:	4313      	orrs	r3, r2
 8006704:	81a3      	strh	r3, [r4, #12]
 8006706:	6560      	str	r0, [r4, #84]	@ 0x54
 8006708:	e7f8      	b.n	80066fc <__sseek+0x18>
 800670a:	46c0      	nop			@ (mov r8, r8)
 800670c:	ffffefff 	.word	0xffffefff

08006710 <__sclose>:
 8006710:	b510      	push	{r4, lr}
 8006712:	230e      	movs	r3, #14
 8006714:	5ec9      	ldrsh	r1, [r1, r3]
 8006716:	f000 f811 	bl	800673c <_close_r>
 800671a:	bd10      	pop	{r4, pc}

0800671c <fiprintf>:
 800671c:	b40e      	push	{r1, r2, r3}
 800671e:	b517      	push	{r0, r1, r2, r4, lr}
 8006720:	4c05      	ldr	r4, [pc, #20]	@ (8006738 <fiprintf+0x1c>)
 8006722:	ab05      	add	r3, sp, #20
 8006724:	cb04      	ldmia	r3!, {r2}
 8006726:	0001      	movs	r1, r0
 8006728:	6820      	ldr	r0, [r4, #0]
 800672a:	9301      	str	r3, [sp, #4]
 800672c:	f000 f8e0 	bl	80068f0 <_vfiprintf_r>
 8006730:	bc1e      	pop	{r1, r2, r3, r4}
 8006732:	bc08      	pop	{r3}
 8006734:	b003      	add	sp, #12
 8006736:	4718      	bx	r3
 8006738:	20000820 	.word	0x20000820

0800673c <_close_r>:
 800673c:	2300      	movs	r3, #0
 800673e:	b570      	push	{r4, r5, r6, lr}
 8006740:	4d06      	ldr	r5, [pc, #24]	@ (800675c <_close_r+0x20>)
 8006742:	0004      	movs	r4, r0
 8006744:	0008      	movs	r0, r1
 8006746:	602b      	str	r3, [r5, #0]
 8006748:	f7fb fe02 	bl	8002350 <_close>
 800674c:	1c43      	adds	r3, r0, #1
 800674e:	d103      	bne.n	8006758 <_close_r+0x1c>
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d000      	beq.n	8006758 <_close_r+0x1c>
 8006756:	6023      	str	r3, [r4, #0]
 8006758:	bd70      	pop	{r4, r5, r6, pc}
 800675a:	46c0      	nop			@ (mov r8, r8)
 800675c:	20000fa8 	.word	0x20000fa8

08006760 <_lseek_r>:
 8006760:	b570      	push	{r4, r5, r6, lr}
 8006762:	0004      	movs	r4, r0
 8006764:	0008      	movs	r0, r1
 8006766:	0011      	movs	r1, r2
 8006768:	001a      	movs	r2, r3
 800676a:	2300      	movs	r3, #0
 800676c:	4d05      	ldr	r5, [pc, #20]	@ (8006784 <_lseek_r+0x24>)
 800676e:	602b      	str	r3, [r5, #0]
 8006770:	f7fb fe0f 	bl	8002392 <_lseek>
 8006774:	1c43      	adds	r3, r0, #1
 8006776:	d103      	bne.n	8006780 <_lseek_r+0x20>
 8006778:	682b      	ldr	r3, [r5, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d000      	beq.n	8006780 <_lseek_r+0x20>
 800677e:	6023      	str	r3, [r4, #0]
 8006780:	bd70      	pop	{r4, r5, r6, pc}
 8006782:	46c0      	nop			@ (mov r8, r8)
 8006784:	20000fa8 	.word	0x20000fa8

08006788 <_read_r>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	0004      	movs	r4, r0
 800678c:	0008      	movs	r0, r1
 800678e:	0011      	movs	r1, r2
 8006790:	001a      	movs	r2, r3
 8006792:	2300      	movs	r3, #0
 8006794:	4d05      	ldr	r5, [pc, #20]	@ (80067ac <_read_r+0x24>)
 8006796:	602b      	str	r3, [r5, #0]
 8006798:	f7fb fda1 	bl	80022de <_read>
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	d103      	bne.n	80067a8 <_read_r+0x20>
 80067a0:	682b      	ldr	r3, [r5, #0]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d000      	beq.n	80067a8 <_read_r+0x20>
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	bd70      	pop	{r4, r5, r6, pc}
 80067aa:	46c0      	nop			@ (mov r8, r8)
 80067ac:	20000fa8 	.word	0x20000fa8

080067b0 <_sbrk_r>:
 80067b0:	2300      	movs	r3, #0
 80067b2:	b570      	push	{r4, r5, r6, lr}
 80067b4:	4d06      	ldr	r5, [pc, #24]	@ (80067d0 <_sbrk_r+0x20>)
 80067b6:	0004      	movs	r4, r0
 80067b8:	0008      	movs	r0, r1
 80067ba:	602b      	str	r3, [r5, #0]
 80067bc:	f7fb fdf4 	bl	80023a8 <_sbrk>
 80067c0:	1c43      	adds	r3, r0, #1
 80067c2:	d103      	bne.n	80067cc <_sbrk_r+0x1c>
 80067c4:	682b      	ldr	r3, [r5, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d000      	beq.n	80067cc <_sbrk_r+0x1c>
 80067ca:	6023      	str	r3, [r4, #0]
 80067cc:	bd70      	pop	{r4, r5, r6, pc}
 80067ce:	46c0      	nop			@ (mov r8, r8)
 80067d0:	20000fa8 	.word	0x20000fa8

080067d4 <_write_r>:
 80067d4:	b570      	push	{r4, r5, r6, lr}
 80067d6:	0004      	movs	r4, r0
 80067d8:	0008      	movs	r0, r1
 80067da:	0011      	movs	r1, r2
 80067dc:	001a      	movs	r2, r3
 80067de:	2300      	movs	r3, #0
 80067e0:	4d05      	ldr	r5, [pc, #20]	@ (80067f8 <_write_r+0x24>)
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	f7fb fd98 	bl	8002318 <_write>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d103      	bne.n	80067f4 <_write_r+0x20>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d000      	beq.n	80067f4 <_write_r+0x20>
 80067f2:	6023      	str	r3, [r4, #0]
 80067f4:	bd70      	pop	{r4, r5, r6, pc}
 80067f6:	46c0      	nop			@ (mov r8, r8)
 80067f8:	20000fa8 	.word	0x20000fa8

080067fc <abort>:
 80067fc:	2006      	movs	r0, #6
 80067fe:	b510      	push	{r4, lr}
 8006800:	f000 fc6a 	bl	80070d8 <raise>
 8006804:	2001      	movs	r0, #1
 8006806:	f7fb fd5d 	bl	80022c4 <_exit>
	...

0800680c <_free_r>:
 800680c:	b570      	push	{r4, r5, r6, lr}
 800680e:	0005      	movs	r5, r0
 8006810:	1e0c      	subs	r4, r1, #0
 8006812:	d010      	beq.n	8006836 <_free_r+0x2a>
 8006814:	3c04      	subs	r4, #4
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	da00      	bge.n	800681e <_free_r+0x12>
 800681c:	18e4      	adds	r4, r4, r3
 800681e:	0028      	movs	r0, r5
 8006820:	f7ff ff20 	bl	8006664 <__malloc_lock>
 8006824:	4a1d      	ldr	r2, [pc, #116]	@ (800689c <_free_r+0x90>)
 8006826:	6813      	ldr	r3, [r2, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d105      	bne.n	8006838 <_free_r+0x2c>
 800682c:	6063      	str	r3, [r4, #4]
 800682e:	6014      	str	r4, [r2, #0]
 8006830:	0028      	movs	r0, r5
 8006832:	f7ff ff1f 	bl	8006674 <__malloc_unlock>
 8006836:	bd70      	pop	{r4, r5, r6, pc}
 8006838:	42a3      	cmp	r3, r4
 800683a:	d908      	bls.n	800684e <_free_r+0x42>
 800683c:	6820      	ldr	r0, [r4, #0]
 800683e:	1821      	adds	r1, r4, r0
 8006840:	428b      	cmp	r3, r1
 8006842:	d1f3      	bne.n	800682c <_free_r+0x20>
 8006844:	6819      	ldr	r1, [r3, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	1809      	adds	r1, r1, r0
 800684a:	6021      	str	r1, [r4, #0]
 800684c:	e7ee      	b.n	800682c <_free_r+0x20>
 800684e:	001a      	movs	r2, r3
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d001      	beq.n	800685a <_free_r+0x4e>
 8006856:	42a3      	cmp	r3, r4
 8006858:	d9f9      	bls.n	800684e <_free_r+0x42>
 800685a:	6811      	ldr	r1, [r2, #0]
 800685c:	1850      	adds	r0, r2, r1
 800685e:	42a0      	cmp	r0, r4
 8006860:	d10b      	bne.n	800687a <_free_r+0x6e>
 8006862:	6820      	ldr	r0, [r4, #0]
 8006864:	1809      	adds	r1, r1, r0
 8006866:	1850      	adds	r0, r2, r1
 8006868:	6011      	str	r1, [r2, #0]
 800686a:	4283      	cmp	r3, r0
 800686c:	d1e0      	bne.n	8006830 <_free_r+0x24>
 800686e:	6818      	ldr	r0, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	1841      	adds	r1, r0, r1
 8006874:	6011      	str	r1, [r2, #0]
 8006876:	6053      	str	r3, [r2, #4]
 8006878:	e7da      	b.n	8006830 <_free_r+0x24>
 800687a:	42a0      	cmp	r0, r4
 800687c:	d902      	bls.n	8006884 <_free_r+0x78>
 800687e:	230c      	movs	r3, #12
 8006880:	602b      	str	r3, [r5, #0]
 8006882:	e7d5      	b.n	8006830 <_free_r+0x24>
 8006884:	6820      	ldr	r0, [r4, #0]
 8006886:	1821      	adds	r1, r4, r0
 8006888:	428b      	cmp	r3, r1
 800688a:	d103      	bne.n	8006894 <_free_r+0x88>
 800688c:	6819      	ldr	r1, [r3, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	1809      	adds	r1, r1, r0
 8006892:	6021      	str	r1, [r4, #0]
 8006894:	6063      	str	r3, [r4, #4]
 8006896:	6054      	str	r4, [r2, #4]
 8006898:	e7ca      	b.n	8006830 <_free_r+0x24>
 800689a:	46c0      	nop			@ (mov r8, r8)
 800689c:	20000fa4 	.word	0x20000fa4

080068a0 <__sfputc_r>:
 80068a0:	6893      	ldr	r3, [r2, #8]
 80068a2:	b510      	push	{r4, lr}
 80068a4:	3b01      	subs	r3, #1
 80068a6:	6093      	str	r3, [r2, #8]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	da04      	bge.n	80068b6 <__sfputc_r+0x16>
 80068ac:	6994      	ldr	r4, [r2, #24]
 80068ae:	42a3      	cmp	r3, r4
 80068b0:	db07      	blt.n	80068c2 <__sfputc_r+0x22>
 80068b2:	290a      	cmp	r1, #10
 80068b4:	d005      	beq.n	80068c2 <__sfputc_r+0x22>
 80068b6:	6813      	ldr	r3, [r2, #0]
 80068b8:	1c58      	adds	r0, r3, #1
 80068ba:	6010      	str	r0, [r2, #0]
 80068bc:	7019      	strb	r1, [r3, #0]
 80068be:	0008      	movs	r0, r1
 80068c0:	bd10      	pop	{r4, pc}
 80068c2:	f000 faaf 	bl	8006e24 <__swbuf_r>
 80068c6:	0001      	movs	r1, r0
 80068c8:	e7f9      	b.n	80068be <__sfputc_r+0x1e>

080068ca <__sfputs_r>:
 80068ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068cc:	0006      	movs	r6, r0
 80068ce:	000f      	movs	r7, r1
 80068d0:	0014      	movs	r4, r2
 80068d2:	18d5      	adds	r5, r2, r3
 80068d4:	42ac      	cmp	r4, r5
 80068d6:	d101      	bne.n	80068dc <__sfputs_r+0x12>
 80068d8:	2000      	movs	r0, #0
 80068da:	e007      	b.n	80068ec <__sfputs_r+0x22>
 80068dc:	7821      	ldrb	r1, [r4, #0]
 80068de:	003a      	movs	r2, r7
 80068e0:	0030      	movs	r0, r6
 80068e2:	f7ff ffdd 	bl	80068a0 <__sfputc_r>
 80068e6:	3401      	adds	r4, #1
 80068e8:	1c43      	adds	r3, r0, #1
 80068ea:	d1f3      	bne.n	80068d4 <__sfputs_r+0xa>
 80068ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080068f0 <_vfiprintf_r>:
 80068f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068f2:	b0a1      	sub	sp, #132	@ 0x84
 80068f4:	000f      	movs	r7, r1
 80068f6:	0015      	movs	r5, r2
 80068f8:	001e      	movs	r6, r3
 80068fa:	9003      	str	r0, [sp, #12]
 80068fc:	2800      	cmp	r0, #0
 80068fe:	d004      	beq.n	800690a <_vfiprintf_r+0x1a>
 8006900:	6a03      	ldr	r3, [r0, #32]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <_vfiprintf_r+0x1a>
 8006906:	f7ff fcbf 	bl	8006288 <__sinit>
 800690a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800690c:	07db      	lsls	r3, r3, #31
 800690e:	d405      	bmi.n	800691c <_vfiprintf_r+0x2c>
 8006910:	89bb      	ldrh	r3, [r7, #12]
 8006912:	059b      	lsls	r3, r3, #22
 8006914:	d402      	bmi.n	800691c <_vfiprintf_r+0x2c>
 8006916:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006918:	f7ff fd1d 	bl	8006356 <__retarget_lock_acquire_recursive>
 800691c:	89bb      	ldrh	r3, [r7, #12]
 800691e:	071b      	lsls	r3, r3, #28
 8006920:	d502      	bpl.n	8006928 <_vfiprintf_r+0x38>
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d113      	bne.n	8006950 <_vfiprintf_r+0x60>
 8006928:	0039      	movs	r1, r7
 800692a:	9803      	ldr	r0, [sp, #12]
 800692c:	f000 fabc 	bl	8006ea8 <__swsetup_r>
 8006930:	2800      	cmp	r0, #0
 8006932:	d00d      	beq.n	8006950 <_vfiprintf_r+0x60>
 8006934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006936:	07db      	lsls	r3, r3, #31
 8006938:	d503      	bpl.n	8006942 <_vfiprintf_r+0x52>
 800693a:	2001      	movs	r0, #1
 800693c:	4240      	negs	r0, r0
 800693e:	b021      	add	sp, #132	@ 0x84
 8006940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006942:	89bb      	ldrh	r3, [r7, #12]
 8006944:	059b      	lsls	r3, r3, #22
 8006946:	d4f8      	bmi.n	800693a <_vfiprintf_r+0x4a>
 8006948:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800694a:	f7ff fd05 	bl	8006358 <__retarget_lock_release_recursive>
 800694e:	e7f4      	b.n	800693a <_vfiprintf_r+0x4a>
 8006950:	2300      	movs	r3, #0
 8006952:	ac08      	add	r4, sp, #32
 8006954:	6163      	str	r3, [r4, #20]
 8006956:	3320      	adds	r3, #32
 8006958:	7663      	strb	r3, [r4, #25]
 800695a:	3310      	adds	r3, #16
 800695c:	76a3      	strb	r3, [r4, #26]
 800695e:	9607      	str	r6, [sp, #28]
 8006960:	002e      	movs	r6, r5
 8006962:	7833      	ldrb	r3, [r6, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <_vfiprintf_r+0x7c>
 8006968:	2b25      	cmp	r3, #37	@ 0x25
 800696a:	d148      	bne.n	80069fe <_vfiprintf_r+0x10e>
 800696c:	1b73      	subs	r3, r6, r5
 800696e:	9305      	str	r3, [sp, #20]
 8006970:	42ae      	cmp	r6, r5
 8006972:	d00b      	beq.n	800698c <_vfiprintf_r+0x9c>
 8006974:	002a      	movs	r2, r5
 8006976:	0039      	movs	r1, r7
 8006978:	9803      	ldr	r0, [sp, #12]
 800697a:	f7ff ffa6 	bl	80068ca <__sfputs_r>
 800697e:	3001      	adds	r0, #1
 8006980:	d100      	bne.n	8006984 <_vfiprintf_r+0x94>
 8006982:	e0ae      	b.n	8006ae2 <_vfiprintf_r+0x1f2>
 8006984:	6963      	ldr	r3, [r4, #20]
 8006986:	9a05      	ldr	r2, [sp, #20]
 8006988:	189b      	adds	r3, r3, r2
 800698a:	6163      	str	r3, [r4, #20]
 800698c:	7833      	ldrb	r3, [r6, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d100      	bne.n	8006994 <_vfiprintf_r+0xa4>
 8006992:	e0a6      	b.n	8006ae2 <_vfiprintf_r+0x1f2>
 8006994:	2201      	movs	r2, #1
 8006996:	2300      	movs	r3, #0
 8006998:	4252      	negs	r2, r2
 800699a:	6062      	str	r2, [r4, #4]
 800699c:	a904      	add	r1, sp, #16
 800699e:	3254      	adds	r2, #84	@ 0x54
 80069a0:	1852      	adds	r2, r2, r1
 80069a2:	1c75      	adds	r5, r6, #1
 80069a4:	6023      	str	r3, [r4, #0]
 80069a6:	60e3      	str	r3, [r4, #12]
 80069a8:	60a3      	str	r3, [r4, #8]
 80069aa:	7013      	strb	r3, [r2, #0]
 80069ac:	65a3      	str	r3, [r4, #88]	@ 0x58
 80069ae:	4b59      	ldr	r3, [pc, #356]	@ (8006b14 <_vfiprintf_r+0x224>)
 80069b0:	2205      	movs	r2, #5
 80069b2:	0018      	movs	r0, r3
 80069b4:	7829      	ldrb	r1, [r5, #0]
 80069b6:	9305      	str	r3, [sp, #20]
 80069b8:	f000 fbae 	bl	8007118 <memchr>
 80069bc:	1c6e      	adds	r6, r5, #1
 80069be:	2800      	cmp	r0, #0
 80069c0:	d11f      	bne.n	8006a02 <_vfiprintf_r+0x112>
 80069c2:	6822      	ldr	r2, [r4, #0]
 80069c4:	06d3      	lsls	r3, r2, #27
 80069c6:	d504      	bpl.n	80069d2 <_vfiprintf_r+0xe2>
 80069c8:	2353      	movs	r3, #83	@ 0x53
 80069ca:	a904      	add	r1, sp, #16
 80069cc:	185b      	adds	r3, r3, r1
 80069ce:	2120      	movs	r1, #32
 80069d0:	7019      	strb	r1, [r3, #0]
 80069d2:	0713      	lsls	r3, r2, #28
 80069d4:	d504      	bpl.n	80069e0 <_vfiprintf_r+0xf0>
 80069d6:	2353      	movs	r3, #83	@ 0x53
 80069d8:	a904      	add	r1, sp, #16
 80069da:	185b      	adds	r3, r3, r1
 80069dc:	212b      	movs	r1, #43	@ 0x2b
 80069de:	7019      	strb	r1, [r3, #0]
 80069e0:	782b      	ldrb	r3, [r5, #0]
 80069e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80069e4:	d016      	beq.n	8006a14 <_vfiprintf_r+0x124>
 80069e6:	002e      	movs	r6, r5
 80069e8:	2100      	movs	r1, #0
 80069ea:	200a      	movs	r0, #10
 80069ec:	68e3      	ldr	r3, [r4, #12]
 80069ee:	7832      	ldrb	r2, [r6, #0]
 80069f0:	1c75      	adds	r5, r6, #1
 80069f2:	3a30      	subs	r2, #48	@ 0x30
 80069f4:	2a09      	cmp	r2, #9
 80069f6:	d950      	bls.n	8006a9a <_vfiprintf_r+0x1aa>
 80069f8:	2900      	cmp	r1, #0
 80069fa:	d111      	bne.n	8006a20 <_vfiprintf_r+0x130>
 80069fc:	e017      	b.n	8006a2e <_vfiprintf_r+0x13e>
 80069fe:	3601      	adds	r6, #1
 8006a00:	e7af      	b.n	8006962 <_vfiprintf_r+0x72>
 8006a02:	9b05      	ldr	r3, [sp, #20]
 8006a04:	6822      	ldr	r2, [r4, #0]
 8006a06:	1ac0      	subs	r0, r0, r3
 8006a08:	2301      	movs	r3, #1
 8006a0a:	4083      	lsls	r3, r0
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	0035      	movs	r5, r6
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	e7cc      	b.n	80069ae <_vfiprintf_r+0xbe>
 8006a14:	9b07      	ldr	r3, [sp, #28]
 8006a16:	1d19      	adds	r1, r3, #4
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	9107      	str	r1, [sp, #28]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	db01      	blt.n	8006a24 <_vfiprintf_r+0x134>
 8006a20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a22:	e004      	b.n	8006a2e <_vfiprintf_r+0x13e>
 8006a24:	425b      	negs	r3, r3
 8006a26:	60e3      	str	r3, [r4, #12]
 8006a28:	2302      	movs	r3, #2
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	7833      	ldrb	r3, [r6, #0]
 8006a30:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a32:	d10c      	bne.n	8006a4e <_vfiprintf_r+0x15e>
 8006a34:	7873      	ldrb	r3, [r6, #1]
 8006a36:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a38:	d134      	bne.n	8006aa4 <_vfiprintf_r+0x1b4>
 8006a3a:	9b07      	ldr	r3, [sp, #28]
 8006a3c:	3602      	adds	r6, #2
 8006a3e:	1d1a      	adds	r2, r3, #4
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	9207      	str	r2, [sp, #28]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	da01      	bge.n	8006a4c <_vfiprintf_r+0x15c>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	425b      	negs	r3, r3
 8006a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4e:	4d32      	ldr	r5, [pc, #200]	@ (8006b18 <_vfiprintf_r+0x228>)
 8006a50:	2203      	movs	r2, #3
 8006a52:	0028      	movs	r0, r5
 8006a54:	7831      	ldrb	r1, [r6, #0]
 8006a56:	f000 fb5f 	bl	8007118 <memchr>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d006      	beq.n	8006a6c <_vfiprintf_r+0x17c>
 8006a5e:	2340      	movs	r3, #64	@ 0x40
 8006a60:	1b40      	subs	r0, r0, r5
 8006a62:	4083      	lsls	r3, r0
 8006a64:	6822      	ldr	r2, [r4, #0]
 8006a66:	3601      	adds	r6, #1
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	7831      	ldrb	r1, [r6, #0]
 8006a6e:	2206      	movs	r2, #6
 8006a70:	482a      	ldr	r0, [pc, #168]	@ (8006b1c <_vfiprintf_r+0x22c>)
 8006a72:	1c75      	adds	r5, r6, #1
 8006a74:	7621      	strb	r1, [r4, #24]
 8006a76:	f000 fb4f 	bl	8007118 <memchr>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d040      	beq.n	8006b00 <_vfiprintf_r+0x210>
 8006a7e:	4b28      	ldr	r3, [pc, #160]	@ (8006b20 <_vfiprintf_r+0x230>)
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d122      	bne.n	8006aca <_vfiprintf_r+0x1da>
 8006a84:	2207      	movs	r2, #7
 8006a86:	9b07      	ldr	r3, [sp, #28]
 8006a88:	3307      	adds	r3, #7
 8006a8a:	4393      	bics	r3, r2
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	9307      	str	r3, [sp, #28]
 8006a90:	6963      	ldr	r3, [r4, #20]
 8006a92:	9a04      	ldr	r2, [sp, #16]
 8006a94:	189b      	adds	r3, r3, r2
 8006a96:	6163      	str	r3, [r4, #20]
 8006a98:	e762      	b.n	8006960 <_vfiprintf_r+0x70>
 8006a9a:	4343      	muls	r3, r0
 8006a9c:	002e      	movs	r6, r5
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	189b      	adds	r3, r3, r2
 8006aa2:	e7a4      	b.n	80069ee <_vfiprintf_r+0xfe>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	200a      	movs	r0, #10
 8006aa8:	0019      	movs	r1, r3
 8006aaa:	3601      	adds	r6, #1
 8006aac:	6063      	str	r3, [r4, #4]
 8006aae:	7832      	ldrb	r2, [r6, #0]
 8006ab0:	1c75      	adds	r5, r6, #1
 8006ab2:	3a30      	subs	r2, #48	@ 0x30
 8006ab4:	2a09      	cmp	r2, #9
 8006ab6:	d903      	bls.n	8006ac0 <_vfiprintf_r+0x1d0>
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d0c8      	beq.n	8006a4e <_vfiprintf_r+0x15e>
 8006abc:	9109      	str	r1, [sp, #36]	@ 0x24
 8006abe:	e7c6      	b.n	8006a4e <_vfiprintf_r+0x15e>
 8006ac0:	4341      	muls	r1, r0
 8006ac2:	002e      	movs	r6, r5
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	1889      	adds	r1, r1, r2
 8006ac8:	e7f1      	b.n	8006aae <_vfiprintf_r+0x1be>
 8006aca:	aa07      	add	r2, sp, #28
 8006acc:	9200      	str	r2, [sp, #0]
 8006ace:	0021      	movs	r1, r4
 8006ad0:	003a      	movs	r2, r7
 8006ad2:	4b14      	ldr	r3, [pc, #80]	@ (8006b24 <_vfiprintf_r+0x234>)
 8006ad4:	9803      	ldr	r0, [sp, #12]
 8006ad6:	e000      	b.n	8006ada <_vfiprintf_r+0x1ea>
 8006ad8:	bf00      	nop
 8006ada:	9004      	str	r0, [sp, #16]
 8006adc:	9b04      	ldr	r3, [sp, #16]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	d1d6      	bne.n	8006a90 <_vfiprintf_r+0x1a0>
 8006ae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ae4:	07db      	lsls	r3, r3, #31
 8006ae6:	d405      	bmi.n	8006af4 <_vfiprintf_r+0x204>
 8006ae8:	89bb      	ldrh	r3, [r7, #12]
 8006aea:	059b      	lsls	r3, r3, #22
 8006aec:	d402      	bmi.n	8006af4 <_vfiprintf_r+0x204>
 8006aee:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006af0:	f7ff fc32 	bl	8006358 <__retarget_lock_release_recursive>
 8006af4:	89bb      	ldrh	r3, [r7, #12]
 8006af6:	065b      	lsls	r3, r3, #25
 8006af8:	d500      	bpl.n	8006afc <_vfiprintf_r+0x20c>
 8006afa:	e71e      	b.n	800693a <_vfiprintf_r+0x4a>
 8006afc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006afe:	e71e      	b.n	800693e <_vfiprintf_r+0x4e>
 8006b00:	aa07      	add	r2, sp, #28
 8006b02:	9200      	str	r2, [sp, #0]
 8006b04:	0021      	movs	r1, r4
 8006b06:	003a      	movs	r2, r7
 8006b08:	4b06      	ldr	r3, [pc, #24]	@ (8006b24 <_vfiprintf_r+0x234>)
 8006b0a:	9803      	ldr	r0, [sp, #12]
 8006b0c:	f000 f87c 	bl	8006c08 <_printf_i>
 8006b10:	e7e3      	b.n	8006ada <_vfiprintf_r+0x1ea>
 8006b12:	46c0      	nop			@ (mov r8, r8)
 8006b14:	080076db 	.word	0x080076db
 8006b18:	080076e1 	.word	0x080076e1
 8006b1c:	080076e5 	.word	0x080076e5
 8006b20:	00000000 	.word	0x00000000
 8006b24:	080068cb 	.word	0x080068cb

08006b28 <_printf_common>:
 8006b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b2a:	0016      	movs	r6, r2
 8006b2c:	9301      	str	r3, [sp, #4]
 8006b2e:	688a      	ldr	r2, [r1, #8]
 8006b30:	690b      	ldr	r3, [r1, #16]
 8006b32:	000c      	movs	r4, r1
 8006b34:	9000      	str	r0, [sp, #0]
 8006b36:	4293      	cmp	r3, r2
 8006b38:	da00      	bge.n	8006b3c <_printf_common+0x14>
 8006b3a:	0013      	movs	r3, r2
 8006b3c:	0022      	movs	r2, r4
 8006b3e:	6033      	str	r3, [r6, #0]
 8006b40:	3243      	adds	r2, #67	@ 0x43
 8006b42:	7812      	ldrb	r2, [r2, #0]
 8006b44:	2a00      	cmp	r2, #0
 8006b46:	d001      	beq.n	8006b4c <_printf_common+0x24>
 8006b48:	3301      	adds	r3, #1
 8006b4a:	6033      	str	r3, [r6, #0]
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	069b      	lsls	r3, r3, #26
 8006b50:	d502      	bpl.n	8006b58 <_printf_common+0x30>
 8006b52:	6833      	ldr	r3, [r6, #0]
 8006b54:	3302      	adds	r3, #2
 8006b56:	6033      	str	r3, [r6, #0]
 8006b58:	6822      	ldr	r2, [r4, #0]
 8006b5a:	2306      	movs	r3, #6
 8006b5c:	0015      	movs	r5, r2
 8006b5e:	401d      	ands	r5, r3
 8006b60:	421a      	tst	r2, r3
 8006b62:	d027      	beq.n	8006bb4 <_printf_common+0x8c>
 8006b64:	0023      	movs	r3, r4
 8006b66:	3343      	adds	r3, #67	@ 0x43
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	1e5a      	subs	r2, r3, #1
 8006b6c:	4193      	sbcs	r3, r2
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	0692      	lsls	r2, r2, #26
 8006b72:	d430      	bmi.n	8006bd6 <_printf_common+0xae>
 8006b74:	0022      	movs	r2, r4
 8006b76:	9901      	ldr	r1, [sp, #4]
 8006b78:	9800      	ldr	r0, [sp, #0]
 8006b7a:	9d08      	ldr	r5, [sp, #32]
 8006b7c:	3243      	adds	r2, #67	@ 0x43
 8006b7e:	47a8      	blx	r5
 8006b80:	3001      	adds	r0, #1
 8006b82:	d025      	beq.n	8006bd0 <_printf_common+0xa8>
 8006b84:	2206      	movs	r2, #6
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	2500      	movs	r5, #0
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d105      	bne.n	8006b9c <_printf_common+0x74>
 8006b90:	6833      	ldr	r3, [r6, #0]
 8006b92:	68e5      	ldr	r5, [r4, #12]
 8006b94:	1aed      	subs	r5, r5, r3
 8006b96:	43eb      	mvns	r3, r5
 8006b98:	17db      	asrs	r3, r3, #31
 8006b9a:	401d      	ands	r5, r3
 8006b9c:	68a3      	ldr	r3, [r4, #8]
 8006b9e:	6922      	ldr	r2, [r4, #16]
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	dd01      	ble.n	8006ba8 <_printf_common+0x80>
 8006ba4:	1a9b      	subs	r3, r3, r2
 8006ba6:	18ed      	adds	r5, r5, r3
 8006ba8:	2600      	movs	r6, #0
 8006baa:	42b5      	cmp	r5, r6
 8006bac:	d120      	bne.n	8006bf0 <_printf_common+0xc8>
 8006bae:	2000      	movs	r0, #0
 8006bb0:	e010      	b.n	8006bd4 <_printf_common+0xac>
 8006bb2:	3501      	adds	r5, #1
 8006bb4:	68e3      	ldr	r3, [r4, #12]
 8006bb6:	6832      	ldr	r2, [r6, #0]
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	42ab      	cmp	r3, r5
 8006bbc:	ddd2      	ble.n	8006b64 <_printf_common+0x3c>
 8006bbe:	0022      	movs	r2, r4
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	9901      	ldr	r1, [sp, #4]
 8006bc4:	9800      	ldr	r0, [sp, #0]
 8006bc6:	9f08      	ldr	r7, [sp, #32]
 8006bc8:	3219      	adds	r2, #25
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	d1f0      	bne.n	8006bb2 <_printf_common+0x8a>
 8006bd0:	2001      	movs	r0, #1
 8006bd2:	4240      	negs	r0, r0
 8006bd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006bd6:	2030      	movs	r0, #48	@ 0x30
 8006bd8:	18e1      	adds	r1, r4, r3
 8006bda:	3143      	adds	r1, #67	@ 0x43
 8006bdc:	7008      	strb	r0, [r1, #0]
 8006bde:	0021      	movs	r1, r4
 8006be0:	1c5a      	adds	r2, r3, #1
 8006be2:	3145      	adds	r1, #69	@ 0x45
 8006be4:	7809      	ldrb	r1, [r1, #0]
 8006be6:	18a2      	adds	r2, r4, r2
 8006be8:	3243      	adds	r2, #67	@ 0x43
 8006bea:	3302      	adds	r3, #2
 8006bec:	7011      	strb	r1, [r2, #0]
 8006bee:	e7c1      	b.n	8006b74 <_printf_common+0x4c>
 8006bf0:	0022      	movs	r2, r4
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	9901      	ldr	r1, [sp, #4]
 8006bf6:	9800      	ldr	r0, [sp, #0]
 8006bf8:	9f08      	ldr	r7, [sp, #32]
 8006bfa:	321a      	adds	r2, #26
 8006bfc:	47b8      	blx	r7
 8006bfe:	3001      	adds	r0, #1
 8006c00:	d0e6      	beq.n	8006bd0 <_printf_common+0xa8>
 8006c02:	3601      	adds	r6, #1
 8006c04:	e7d1      	b.n	8006baa <_printf_common+0x82>
	...

08006c08 <_printf_i>:
 8006c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c0a:	b08b      	sub	sp, #44	@ 0x2c
 8006c0c:	9206      	str	r2, [sp, #24]
 8006c0e:	000a      	movs	r2, r1
 8006c10:	3243      	adds	r2, #67	@ 0x43
 8006c12:	9307      	str	r3, [sp, #28]
 8006c14:	9005      	str	r0, [sp, #20]
 8006c16:	9203      	str	r2, [sp, #12]
 8006c18:	7e0a      	ldrb	r2, [r1, #24]
 8006c1a:	000c      	movs	r4, r1
 8006c1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c1e:	2a78      	cmp	r2, #120	@ 0x78
 8006c20:	d809      	bhi.n	8006c36 <_printf_i+0x2e>
 8006c22:	2a62      	cmp	r2, #98	@ 0x62
 8006c24:	d80b      	bhi.n	8006c3e <_printf_i+0x36>
 8006c26:	2a00      	cmp	r2, #0
 8006c28:	d100      	bne.n	8006c2c <_printf_i+0x24>
 8006c2a:	e0bc      	b.n	8006da6 <_printf_i+0x19e>
 8006c2c:	497b      	ldr	r1, [pc, #492]	@ (8006e1c <_printf_i+0x214>)
 8006c2e:	9104      	str	r1, [sp, #16]
 8006c30:	2a58      	cmp	r2, #88	@ 0x58
 8006c32:	d100      	bne.n	8006c36 <_printf_i+0x2e>
 8006c34:	e090      	b.n	8006d58 <_printf_i+0x150>
 8006c36:	0025      	movs	r5, r4
 8006c38:	3542      	adds	r5, #66	@ 0x42
 8006c3a:	702a      	strb	r2, [r5, #0]
 8006c3c:	e022      	b.n	8006c84 <_printf_i+0x7c>
 8006c3e:	0010      	movs	r0, r2
 8006c40:	3863      	subs	r0, #99	@ 0x63
 8006c42:	2815      	cmp	r0, #21
 8006c44:	d8f7      	bhi.n	8006c36 <_printf_i+0x2e>
 8006c46:	f7f9 fa5d 	bl	8000104 <__gnu_thumb1_case_shi>
 8006c4a:	0016      	.short	0x0016
 8006c4c:	fff6001f 	.word	0xfff6001f
 8006c50:	fff6fff6 	.word	0xfff6fff6
 8006c54:	001ffff6 	.word	0x001ffff6
 8006c58:	fff6fff6 	.word	0xfff6fff6
 8006c5c:	fff6fff6 	.word	0xfff6fff6
 8006c60:	003600a1 	.word	0x003600a1
 8006c64:	fff60080 	.word	0xfff60080
 8006c68:	00b2fff6 	.word	0x00b2fff6
 8006c6c:	0036fff6 	.word	0x0036fff6
 8006c70:	fff6fff6 	.word	0xfff6fff6
 8006c74:	0084      	.short	0x0084
 8006c76:	0025      	movs	r5, r4
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	3542      	adds	r5, #66	@ 0x42
 8006c7c:	1d11      	adds	r1, r2, #4
 8006c7e:	6019      	str	r1, [r3, #0]
 8006c80:	6813      	ldr	r3, [r2, #0]
 8006c82:	702b      	strb	r3, [r5, #0]
 8006c84:	2301      	movs	r3, #1
 8006c86:	e0a0      	b.n	8006dca <_printf_i+0x1c2>
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	6809      	ldr	r1, [r1, #0]
 8006c8c:	1d02      	adds	r2, r0, #4
 8006c8e:	060d      	lsls	r5, r1, #24
 8006c90:	d50b      	bpl.n	8006caa <_printf_i+0xa2>
 8006c92:	6806      	ldr	r6, [r0, #0]
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	2e00      	cmp	r6, #0
 8006c98:	da03      	bge.n	8006ca2 <_printf_i+0x9a>
 8006c9a:	232d      	movs	r3, #45	@ 0x2d
 8006c9c:	9a03      	ldr	r2, [sp, #12]
 8006c9e:	4276      	negs	r6, r6
 8006ca0:	7013      	strb	r3, [r2, #0]
 8006ca2:	4b5e      	ldr	r3, [pc, #376]	@ (8006e1c <_printf_i+0x214>)
 8006ca4:	270a      	movs	r7, #10
 8006ca6:	9304      	str	r3, [sp, #16]
 8006ca8:	e018      	b.n	8006cdc <_printf_i+0xd4>
 8006caa:	6806      	ldr	r6, [r0, #0]
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	0649      	lsls	r1, r1, #25
 8006cb0:	d5f1      	bpl.n	8006c96 <_printf_i+0x8e>
 8006cb2:	b236      	sxth	r6, r6
 8006cb4:	e7ef      	b.n	8006c96 <_printf_i+0x8e>
 8006cb6:	6808      	ldr	r0, [r1, #0]
 8006cb8:	6819      	ldr	r1, [r3, #0]
 8006cba:	c940      	ldmia	r1!, {r6}
 8006cbc:	0605      	lsls	r5, r0, #24
 8006cbe:	d402      	bmi.n	8006cc6 <_printf_i+0xbe>
 8006cc0:	0640      	lsls	r0, r0, #25
 8006cc2:	d500      	bpl.n	8006cc6 <_printf_i+0xbe>
 8006cc4:	b2b6      	uxth	r6, r6
 8006cc6:	6019      	str	r1, [r3, #0]
 8006cc8:	4b54      	ldr	r3, [pc, #336]	@ (8006e1c <_printf_i+0x214>)
 8006cca:	270a      	movs	r7, #10
 8006ccc:	9304      	str	r3, [sp, #16]
 8006cce:	2a6f      	cmp	r2, #111	@ 0x6f
 8006cd0:	d100      	bne.n	8006cd4 <_printf_i+0xcc>
 8006cd2:	3f02      	subs	r7, #2
 8006cd4:	0023      	movs	r3, r4
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	3343      	adds	r3, #67	@ 0x43
 8006cda:	701a      	strb	r2, [r3, #0]
 8006cdc:	6863      	ldr	r3, [r4, #4]
 8006cde:	60a3      	str	r3, [r4, #8]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	db03      	blt.n	8006cec <_printf_i+0xe4>
 8006ce4:	2104      	movs	r1, #4
 8006ce6:	6822      	ldr	r2, [r4, #0]
 8006ce8:	438a      	bics	r2, r1
 8006cea:	6022      	str	r2, [r4, #0]
 8006cec:	2e00      	cmp	r6, #0
 8006cee:	d102      	bne.n	8006cf6 <_printf_i+0xee>
 8006cf0:	9d03      	ldr	r5, [sp, #12]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00c      	beq.n	8006d10 <_printf_i+0x108>
 8006cf6:	9d03      	ldr	r5, [sp, #12]
 8006cf8:	0030      	movs	r0, r6
 8006cfa:	0039      	movs	r1, r7
 8006cfc:	f7f9 fa92 	bl	8000224 <__aeabi_uidivmod>
 8006d00:	9b04      	ldr	r3, [sp, #16]
 8006d02:	3d01      	subs	r5, #1
 8006d04:	5c5b      	ldrb	r3, [r3, r1]
 8006d06:	702b      	strb	r3, [r5, #0]
 8006d08:	0033      	movs	r3, r6
 8006d0a:	0006      	movs	r6, r0
 8006d0c:	429f      	cmp	r7, r3
 8006d0e:	d9f3      	bls.n	8006cf8 <_printf_i+0xf0>
 8006d10:	2f08      	cmp	r7, #8
 8006d12:	d109      	bne.n	8006d28 <_printf_i+0x120>
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	07db      	lsls	r3, r3, #31
 8006d18:	d506      	bpl.n	8006d28 <_printf_i+0x120>
 8006d1a:	6862      	ldr	r2, [r4, #4]
 8006d1c:	6923      	ldr	r3, [r4, #16]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	dc02      	bgt.n	8006d28 <_printf_i+0x120>
 8006d22:	2330      	movs	r3, #48	@ 0x30
 8006d24:	3d01      	subs	r5, #1
 8006d26:	702b      	strb	r3, [r5, #0]
 8006d28:	9b03      	ldr	r3, [sp, #12]
 8006d2a:	1b5b      	subs	r3, r3, r5
 8006d2c:	6123      	str	r3, [r4, #16]
 8006d2e:	9b07      	ldr	r3, [sp, #28]
 8006d30:	0021      	movs	r1, r4
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	9805      	ldr	r0, [sp, #20]
 8006d36:	9b06      	ldr	r3, [sp, #24]
 8006d38:	aa09      	add	r2, sp, #36	@ 0x24
 8006d3a:	f7ff fef5 	bl	8006b28 <_printf_common>
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d148      	bne.n	8006dd4 <_printf_i+0x1cc>
 8006d42:	2001      	movs	r0, #1
 8006d44:	4240      	negs	r0, r0
 8006d46:	b00b      	add	sp, #44	@ 0x2c
 8006d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	6809      	ldr	r1, [r1, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	6022      	str	r2, [r4, #0]
 8006d52:	2278      	movs	r2, #120	@ 0x78
 8006d54:	4932      	ldr	r1, [pc, #200]	@ (8006e20 <_printf_i+0x218>)
 8006d56:	9104      	str	r1, [sp, #16]
 8006d58:	0021      	movs	r1, r4
 8006d5a:	3145      	adds	r1, #69	@ 0x45
 8006d5c:	700a      	strb	r2, [r1, #0]
 8006d5e:	6819      	ldr	r1, [r3, #0]
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	c940      	ldmia	r1!, {r6}
 8006d64:	0610      	lsls	r0, r2, #24
 8006d66:	d402      	bmi.n	8006d6e <_printf_i+0x166>
 8006d68:	0650      	lsls	r0, r2, #25
 8006d6a:	d500      	bpl.n	8006d6e <_printf_i+0x166>
 8006d6c:	b2b6      	uxth	r6, r6
 8006d6e:	6019      	str	r1, [r3, #0]
 8006d70:	07d3      	lsls	r3, r2, #31
 8006d72:	d502      	bpl.n	8006d7a <_printf_i+0x172>
 8006d74:	2320      	movs	r3, #32
 8006d76:	4313      	orrs	r3, r2
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	2e00      	cmp	r6, #0
 8006d7c:	d001      	beq.n	8006d82 <_printf_i+0x17a>
 8006d7e:	2710      	movs	r7, #16
 8006d80:	e7a8      	b.n	8006cd4 <_printf_i+0xcc>
 8006d82:	2220      	movs	r2, #32
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	4393      	bics	r3, r2
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	e7f8      	b.n	8006d7e <_printf_i+0x176>
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	680d      	ldr	r5, [r1, #0]
 8006d90:	1d10      	adds	r0, r2, #4
 8006d92:	6949      	ldr	r1, [r1, #20]
 8006d94:	6018      	str	r0, [r3, #0]
 8006d96:	6813      	ldr	r3, [r2, #0]
 8006d98:	062e      	lsls	r6, r5, #24
 8006d9a:	d501      	bpl.n	8006da0 <_printf_i+0x198>
 8006d9c:	6019      	str	r1, [r3, #0]
 8006d9e:	e002      	b.n	8006da6 <_printf_i+0x19e>
 8006da0:	066d      	lsls	r5, r5, #25
 8006da2:	d5fb      	bpl.n	8006d9c <_printf_i+0x194>
 8006da4:	8019      	strh	r1, [r3, #0]
 8006da6:	2300      	movs	r3, #0
 8006da8:	9d03      	ldr	r5, [sp, #12]
 8006daa:	6123      	str	r3, [r4, #16]
 8006dac:	e7bf      	b.n	8006d2e <_printf_i+0x126>
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	1d11      	adds	r1, r2, #4
 8006db2:	6019      	str	r1, [r3, #0]
 8006db4:	6815      	ldr	r5, [r2, #0]
 8006db6:	2100      	movs	r1, #0
 8006db8:	0028      	movs	r0, r5
 8006dba:	6862      	ldr	r2, [r4, #4]
 8006dbc:	f000 f9ac 	bl	8007118 <memchr>
 8006dc0:	2800      	cmp	r0, #0
 8006dc2:	d001      	beq.n	8006dc8 <_printf_i+0x1c0>
 8006dc4:	1b40      	subs	r0, r0, r5
 8006dc6:	6060      	str	r0, [r4, #4]
 8006dc8:	6863      	ldr	r3, [r4, #4]
 8006dca:	6123      	str	r3, [r4, #16]
 8006dcc:	2300      	movs	r3, #0
 8006dce:	9a03      	ldr	r2, [sp, #12]
 8006dd0:	7013      	strb	r3, [r2, #0]
 8006dd2:	e7ac      	b.n	8006d2e <_printf_i+0x126>
 8006dd4:	002a      	movs	r2, r5
 8006dd6:	6923      	ldr	r3, [r4, #16]
 8006dd8:	9906      	ldr	r1, [sp, #24]
 8006dda:	9805      	ldr	r0, [sp, #20]
 8006ddc:	9d07      	ldr	r5, [sp, #28]
 8006dde:	47a8      	blx	r5
 8006de0:	3001      	adds	r0, #1
 8006de2:	d0ae      	beq.n	8006d42 <_printf_i+0x13a>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	079b      	lsls	r3, r3, #30
 8006de8:	d415      	bmi.n	8006e16 <_printf_i+0x20e>
 8006dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dec:	68e0      	ldr	r0, [r4, #12]
 8006dee:	4298      	cmp	r0, r3
 8006df0:	daa9      	bge.n	8006d46 <_printf_i+0x13e>
 8006df2:	0018      	movs	r0, r3
 8006df4:	e7a7      	b.n	8006d46 <_printf_i+0x13e>
 8006df6:	0022      	movs	r2, r4
 8006df8:	2301      	movs	r3, #1
 8006dfa:	9906      	ldr	r1, [sp, #24]
 8006dfc:	9805      	ldr	r0, [sp, #20]
 8006dfe:	9e07      	ldr	r6, [sp, #28]
 8006e00:	3219      	adds	r2, #25
 8006e02:	47b0      	blx	r6
 8006e04:	3001      	adds	r0, #1
 8006e06:	d09c      	beq.n	8006d42 <_printf_i+0x13a>
 8006e08:	3501      	adds	r5, #1
 8006e0a:	68e3      	ldr	r3, [r4, #12]
 8006e0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e0e:	1a9b      	subs	r3, r3, r2
 8006e10:	42ab      	cmp	r3, r5
 8006e12:	dcf0      	bgt.n	8006df6 <_printf_i+0x1ee>
 8006e14:	e7e9      	b.n	8006dea <_printf_i+0x1e2>
 8006e16:	2500      	movs	r5, #0
 8006e18:	e7f7      	b.n	8006e0a <_printf_i+0x202>
 8006e1a:	46c0      	nop			@ (mov r8, r8)
 8006e1c:	080076ec 	.word	0x080076ec
 8006e20:	080076fd 	.word	0x080076fd

08006e24 <__swbuf_r>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	0006      	movs	r6, r0
 8006e28:	000d      	movs	r5, r1
 8006e2a:	0014      	movs	r4, r2
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	d004      	beq.n	8006e3a <__swbuf_r+0x16>
 8006e30:	6a03      	ldr	r3, [r0, #32]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <__swbuf_r+0x16>
 8006e36:	f7ff fa27 	bl	8006288 <__sinit>
 8006e3a:	69a3      	ldr	r3, [r4, #24]
 8006e3c:	60a3      	str	r3, [r4, #8]
 8006e3e:	89a3      	ldrh	r3, [r4, #12]
 8006e40:	071b      	lsls	r3, r3, #28
 8006e42:	d502      	bpl.n	8006e4a <__swbuf_r+0x26>
 8006e44:	6923      	ldr	r3, [r4, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d109      	bne.n	8006e5e <__swbuf_r+0x3a>
 8006e4a:	0021      	movs	r1, r4
 8006e4c:	0030      	movs	r0, r6
 8006e4e:	f000 f82b 	bl	8006ea8 <__swsetup_r>
 8006e52:	2800      	cmp	r0, #0
 8006e54:	d003      	beq.n	8006e5e <__swbuf_r+0x3a>
 8006e56:	2501      	movs	r5, #1
 8006e58:	426d      	negs	r5, r5
 8006e5a:	0028      	movs	r0, r5
 8006e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e5e:	6923      	ldr	r3, [r4, #16]
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	b2ef      	uxtb	r7, r5
 8006e64:	1ac0      	subs	r0, r0, r3
 8006e66:	6963      	ldr	r3, [r4, #20]
 8006e68:	b2ed      	uxtb	r5, r5
 8006e6a:	4283      	cmp	r3, r0
 8006e6c:	dc05      	bgt.n	8006e7a <__swbuf_r+0x56>
 8006e6e:	0021      	movs	r1, r4
 8006e70:	0030      	movs	r0, r6
 8006e72:	f7ff fbcb 	bl	800660c <_fflush_r>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d1ed      	bne.n	8006e56 <__swbuf_r+0x32>
 8006e7a:	68a3      	ldr	r3, [r4, #8]
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	60a3      	str	r3, [r4, #8]
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	6022      	str	r2, [r4, #0]
 8006e88:	701f      	strb	r7, [r3, #0]
 8006e8a:	6963      	ldr	r3, [r4, #20]
 8006e8c:	4283      	cmp	r3, r0
 8006e8e:	d004      	beq.n	8006e9a <__swbuf_r+0x76>
 8006e90:	89a3      	ldrh	r3, [r4, #12]
 8006e92:	07db      	lsls	r3, r3, #31
 8006e94:	d5e1      	bpl.n	8006e5a <__swbuf_r+0x36>
 8006e96:	2d0a      	cmp	r5, #10
 8006e98:	d1df      	bne.n	8006e5a <__swbuf_r+0x36>
 8006e9a:	0021      	movs	r1, r4
 8006e9c:	0030      	movs	r0, r6
 8006e9e:	f7ff fbb5 	bl	800660c <_fflush_r>
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	d0d9      	beq.n	8006e5a <__swbuf_r+0x36>
 8006ea6:	e7d6      	b.n	8006e56 <__swbuf_r+0x32>

08006ea8 <__swsetup_r>:
 8006ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8006f60 <__swsetup_r+0xb8>)
 8006eaa:	b570      	push	{r4, r5, r6, lr}
 8006eac:	0005      	movs	r5, r0
 8006eae:	6818      	ldr	r0, [r3, #0]
 8006eb0:	000c      	movs	r4, r1
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	d004      	beq.n	8006ec0 <__swsetup_r+0x18>
 8006eb6:	6a03      	ldr	r3, [r0, #32]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d101      	bne.n	8006ec0 <__swsetup_r+0x18>
 8006ebc:	f7ff f9e4 	bl	8006288 <__sinit>
 8006ec0:	230c      	movs	r3, #12
 8006ec2:	5ee2      	ldrsh	r2, [r4, r3]
 8006ec4:	0713      	lsls	r3, r2, #28
 8006ec6:	d423      	bmi.n	8006f10 <__swsetup_r+0x68>
 8006ec8:	06d3      	lsls	r3, r2, #27
 8006eca:	d407      	bmi.n	8006edc <__swsetup_r+0x34>
 8006ecc:	2309      	movs	r3, #9
 8006ece:	602b      	str	r3, [r5, #0]
 8006ed0:	2340      	movs	r3, #64	@ 0x40
 8006ed2:	2001      	movs	r0, #1
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	81a3      	strh	r3, [r4, #12]
 8006ed8:	4240      	negs	r0, r0
 8006eda:	e03a      	b.n	8006f52 <__swsetup_r+0xaa>
 8006edc:	0752      	lsls	r2, r2, #29
 8006ede:	d513      	bpl.n	8006f08 <__swsetup_r+0x60>
 8006ee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ee2:	2900      	cmp	r1, #0
 8006ee4:	d008      	beq.n	8006ef8 <__swsetup_r+0x50>
 8006ee6:	0023      	movs	r3, r4
 8006ee8:	3344      	adds	r3, #68	@ 0x44
 8006eea:	4299      	cmp	r1, r3
 8006eec:	d002      	beq.n	8006ef4 <__swsetup_r+0x4c>
 8006eee:	0028      	movs	r0, r5
 8006ef0:	f7ff fc8c 	bl	800680c <_free_r>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ef8:	2224      	movs	r2, #36	@ 0x24
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	4393      	bics	r3, r2
 8006efe:	81a3      	strh	r3, [r4, #12]
 8006f00:	2300      	movs	r3, #0
 8006f02:	6063      	str	r3, [r4, #4]
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	6023      	str	r3, [r4, #0]
 8006f08:	2308      	movs	r3, #8
 8006f0a:	89a2      	ldrh	r2, [r4, #12]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	81a3      	strh	r3, [r4, #12]
 8006f10:	6923      	ldr	r3, [r4, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10b      	bne.n	8006f2e <__swsetup_r+0x86>
 8006f16:	21a0      	movs	r1, #160	@ 0xa0
 8006f18:	2280      	movs	r2, #128	@ 0x80
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	0089      	lsls	r1, r1, #2
 8006f1e:	0092      	lsls	r2, r2, #2
 8006f20:	400b      	ands	r3, r1
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d003      	beq.n	8006f2e <__swsetup_r+0x86>
 8006f26:	0021      	movs	r1, r4
 8006f28:	0028      	movs	r0, r5
 8006f2a:	f000 f845 	bl	8006fb8 <__smakebuf_r>
 8006f2e:	230c      	movs	r3, #12
 8006f30:	5ee2      	ldrsh	r2, [r4, r3]
 8006f32:	2101      	movs	r1, #1
 8006f34:	0013      	movs	r3, r2
 8006f36:	400b      	ands	r3, r1
 8006f38:	420a      	tst	r2, r1
 8006f3a:	d00b      	beq.n	8006f54 <__swsetup_r+0xac>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60a3      	str	r3, [r4, #8]
 8006f40:	6963      	ldr	r3, [r4, #20]
 8006f42:	425b      	negs	r3, r3
 8006f44:	61a3      	str	r3, [r4, #24]
 8006f46:	2000      	movs	r0, #0
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	4283      	cmp	r3, r0
 8006f4c:	d101      	bne.n	8006f52 <__swsetup_r+0xaa>
 8006f4e:	0613      	lsls	r3, r2, #24
 8006f50:	d4be      	bmi.n	8006ed0 <__swsetup_r+0x28>
 8006f52:	bd70      	pop	{r4, r5, r6, pc}
 8006f54:	0791      	lsls	r1, r2, #30
 8006f56:	d400      	bmi.n	8006f5a <__swsetup_r+0xb2>
 8006f58:	6963      	ldr	r3, [r4, #20]
 8006f5a:	60a3      	str	r3, [r4, #8]
 8006f5c:	e7f3      	b.n	8006f46 <__swsetup_r+0x9e>
 8006f5e:	46c0      	nop			@ (mov r8, r8)
 8006f60:	20000820 	.word	0x20000820

08006f64 <__swhatbuf_r>:
 8006f64:	b570      	push	{r4, r5, r6, lr}
 8006f66:	000e      	movs	r6, r1
 8006f68:	001d      	movs	r5, r3
 8006f6a:	230e      	movs	r3, #14
 8006f6c:	5ec9      	ldrsh	r1, [r1, r3]
 8006f6e:	0014      	movs	r4, r2
 8006f70:	b096      	sub	sp, #88	@ 0x58
 8006f72:	2900      	cmp	r1, #0
 8006f74:	da0c      	bge.n	8006f90 <__swhatbuf_r+0x2c>
 8006f76:	89b2      	ldrh	r2, [r6, #12]
 8006f78:	2380      	movs	r3, #128	@ 0x80
 8006f7a:	0011      	movs	r1, r2
 8006f7c:	4019      	ands	r1, r3
 8006f7e:	421a      	tst	r2, r3
 8006f80:	d114      	bne.n	8006fac <__swhatbuf_r+0x48>
 8006f82:	2380      	movs	r3, #128	@ 0x80
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	2000      	movs	r0, #0
 8006f88:	6029      	str	r1, [r5, #0]
 8006f8a:	6023      	str	r3, [r4, #0]
 8006f8c:	b016      	add	sp, #88	@ 0x58
 8006f8e:	bd70      	pop	{r4, r5, r6, pc}
 8006f90:	466a      	mov	r2, sp
 8006f92:	f000 f853 	bl	800703c <_fstat_r>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	dbed      	blt.n	8006f76 <__swhatbuf_r+0x12>
 8006f9a:	23f0      	movs	r3, #240	@ 0xf0
 8006f9c:	9901      	ldr	r1, [sp, #4]
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	4019      	ands	r1, r3
 8006fa2:	4b04      	ldr	r3, [pc, #16]	@ (8006fb4 <__swhatbuf_r+0x50>)
 8006fa4:	18c9      	adds	r1, r1, r3
 8006fa6:	424b      	negs	r3, r1
 8006fa8:	4159      	adcs	r1, r3
 8006faa:	e7ea      	b.n	8006f82 <__swhatbuf_r+0x1e>
 8006fac:	2100      	movs	r1, #0
 8006fae:	2340      	movs	r3, #64	@ 0x40
 8006fb0:	e7e9      	b.n	8006f86 <__swhatbuf_r+0x22>
 8006fb2:	46c0      	nop			@ (mov r8, r8)
 8006fb4:	ffffe000 	.word	0xffffe000

08006fb8 <__smakebuf_r>:
 8006fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fba:	2602      	movs	r6, #2
 8006fbc:	898b      	ldrh	r3, [r1, #12]
 8006fbe:	0005      	movs	r5, r0
 8006fc0:	000c      	movs	r4, r1
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	4233      	tst	r3, r6
 8006fc6:	d007      	beq.n	8006fd8 <__smakebuf_r+0x20>
 8006fc8:	0023      	movs	r3, r4
 8006fca:	3347      	adds	r3, #71	@ 0x47
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	6123      	str	r3, [r4, #16]
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	6163      	str	r3, [r4, #20]
 8006fd4:	b005      	add	sp, #20
 8006fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fd8:	ab03      	add	r3, sp, #12
 8006fda:	aa02      	add	r2, sp, #8
 8006fdc:	f7ff ffc2 	bl	8006f64 <__swhatbuf_r>
 8006fe0:	9f02      	ldr	r7, [sp, #8]
 8006fe2:	9001      	str	r0, [sp, #4]
 8006fe4:	0039      	movs	r1, r7
 8006fe6:	0028      	movs	r0, r5
 8006fe8:	f7ff fa0a 	bl	8006400 <_malloc_r>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d108      	bne.n	8007002 <__smakebuf_r+0x4a>
 8006ff0:	220c      	movs	r2, #12
 8006ff2:	5ea3      	ldrsh	r3, [r4, r2]
 8006ff4:	059a      	lsls	r2, r3, #22
 8006ff6:	d4ed      	bmi.n	8006fd4 <__smakebuf_r+0x1c>
 8006ff8:	2203      	movs	r2, #3
 8006ffa:	4393      	bics	r3, r2
 8006ffc:	431e      	orrs	r6, r3
 8006ffe:	81a6      	strh	r6, [r4, #12]
 8007000:	e7e2      	b.n	8006fc8 <__smakebuf_r+0x10>
 8007002:	2380      	movs	r3, #128	@ 0x80
 8007004:	89a2      	ldrh	r2, [r4, #12]
 8007006:	6020      	str	r0, [r4, #0]
 8007008:	4313      	orrs	r3, r2
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	9b03      	ldr	r3, [sp, #12]
 800700e:	6120      	str	r0, [r4, #16]
 8007010:	6167      	str	r7, [r4, #20]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00c      	beq.n	8007030 <__smakebuf_r+0x78>
 8007016:	0028      	movs	r0, r5
 8007018:	230e      	movs	r3, #14
 800701a:	5ee1      	ldrsh	r1, [r4, r3]
 800701c:	f000 f820 	bl	8007060 <_isatty_r>
 8007020:	2800      	cmp	r0, #0
 8007022:	d005      	beq.n	8007030 <__smakebuf_r+0x78>
 8007024:	2303      	movs	r3, #3
 8007026:	89a2      	ldrh	r2, [r4, #12]
 8007028:	439a      	bics	r2, r3
 800702a:	3b02      	subs	r3, #2
 800702c:	4313      	orrs	r3, r2
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	89a3      	ldrh	r3, [r4, #12]
 8007032:	9a01      	ldr	r2, [sp, #4]
 8007034:	4313      	orrs	r3, r2
 8007036:	81a3      	strh	r3, [r4, #12]
 8007038:	e7cc      	b.n	8006fd4 <__smakebuf_r+0x1c>
	...

0800703c <_fstat_r>:
 800703c:	2300      	movs	r3, #0
 800703e:	b570      	push	{r4, r5, r6, lr}
 8007040:	4d06      	ldr	r5, [pc, #24]	@ (800705c <_fstat_r+0x20>)
 8007042:	0004      	movs	r4, r0
 8007044:	0008      	movs	r0, r1
 8007046:	0011      	movs	r1, r2
 8007048:	602b      	str	r3, [r5, #0]
 800704a:	f7fb f98b 	bl	8002364 <_fstat>
 800704e:	1c43      	adds	r3, r0, #1
 8007050:	d103      	bne.n	800705a <_fstat_r+0x1e>
 8007052:	682b      	ldr	r3, [r5, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d000      	beq.n	800705a <_fstat_r+0x1e>
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	bd70      	pop	{r4, r5, r6, pc}
 800705c:	20000fa8 	.word	0x20000fa8

08007060 <_isatty_r>:
 8007060:	2300      	movs	r3, #0
 8007062:	b570      	push	{r4, r5, r6, lr}
 8007064:	4d06      	ldr	r5, [pc, #24]	@ (8007080 <_isatty_r+0x20>)
 8007066:	0004      	movs	r4, r0
 8007068:	0008      	movs	r0, r1
 800706a:	602b      	str	r3, [r5, #0]
 800706c:	f7fb f988 	bl	8002380 <_isatty>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d103      	bne.n	800707c <_isatty_r+0x1c>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d000      	beq.n	800707c <_isatty_r+0x1c>
 800707a:	6023      	str	r3, [r4, #0]
 800707c:	bd70      	pop	{r4, r5, r6, pc}
 800707e:	46c0      	nop			@ (mov r8, r8)
 8007080:	20000fa8 	.word	0x20000fa8

08007084 <_raise_r>:
 8007084:	b570      	push	{r4, r5, r6, lr}
 8007086:	0004      	movs	r4, r0
 8007088:	000d      	movs	r5, r1
 800708a:	291f      	cmp	r1, #31
 800708c:	d904      	bls.n	8007098 <_raise_r+0x14>
 800708e:	2316      	movs	r3, #22
 8007090:	6003      	str	r3, [r0, #0]
 8007092:	2001      	movs	r0, #1
 8007094:	4240      	negs	r0, r0
 8007096:	bd70      	pop	{r4, r5, r6, pc}
 8007098:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800709a:	2b00      	cmp	r3, #0
 800709c:	d004      	beq.n	80070a8 <_raise_r+0x24>
 800709e:	008a      	lsls	r2, r1, #2
 80070a0:	189b      	adds	r3, r3, r2
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	2a00      	cmp	r2, #0
 80070a6:	d108      	bne.n	80070ba <_raise_r+0x36>
 80070a8:	0020      	movs	r0, r4
 80070aa:	f000 f831 	bl	8007110 <_getpid_r>
 80070ae:	002a      	movs	r2, r5
 80070b0:	0001      	movs	r1, r0
 80070b2:	0020      	movs	r0, r4
 80070b4:	f000 f81a 	bl	80070ec <_kill_r>
 80070b8:	e7ed      	b.n	8007096 <_raise_r+0x12>
 80070ba:	2a01      	cmp	r2, #1
 80070bc:	d009      	beq.n	80070d2 <_raise_r+0x4e>
 80070be:	1c51      	adds	r1, r2, #1
 80070c0:	d103      	bne.n	80070ca <_raise_r+0x46>
 80070c2:	2316      	movs	r3, #22
 80070c4:	6003      	str	r3, [r0, #0]
 80070c6:	2001      	movs	r0, #1
 80070c8:	e7e5      	b.n	8007096 <_raise_r+0x12>
 80070ca:	2100      	movs	r1, #0
 80070cc:	0028      	movs	r0, r5
 80070ce:	6019      	str	r1, [r3, #0]
 80070d0:	4790      	blx	r2
 80070d2:	2000      	movs	r0, #0
 80070d4:	e7df      	b.n	8007096 <_raise_r+0x12>
	...

080070d8 <raise>:
 80070d8:	b510      	push	{r4, lr}
 80070da:	4b03      	ldr	r3, [pc, #12]	@ (80070e8 <raise+0x10>)
 80070dc:	0001      	movs	r1, r0
 80070de:	6818      	ldr	r0, [r3, #0]
 80070e0:	f7ff ffd0 	bl	8007084 <_raise_r>
 80070e4:	bd10      	pop	{r4, pc}
 80070e6:	46c0      	nop			@ (mov r8, r8)
 80070e8:	20000820 	.word	0x20000820

080070ec <_kill_r>:
 80070ec:	2300      	movs	r3, #0
 80070ee:	b570      	push	{r4, r5, r6, lr}
 80070f0:	4d06      	ldr	r5, [pc, #24]	@ (800710c <_kill_r+0x20>)
 80070f2:	0004      	movs	r4, r0
 80070f4:	0008      	movs	r0, r1
 80070f6:	0011      	movs	r1, r2
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	f7fb f8d3 	bl	80022a4 <_kill>
 80070fe:	1c43      	adds	r3, r0, #1
 8007100:	d103      	bne.n	800710a <_kill_r+0x1e>
 8007102:	682b      	ldr	r3, [r5, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d000      	beq.n	800710a <_kill_r+0x1e>
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	20000fa8 	.word	0x20000fa8

08007110 <_getpid_r>:
 8007110:	b510      	push	{r4, lr}
 8007112:	f7fb f8c1 	bl	8002298 <_getpid>
 8007116:	bd10      	pop	{r4, pc}

08007118 <memchr>:
 8007118:	b2c9      	uxtb	r1, r1
 800711a:	1882      	adds	r2, r0, r2
 800711c:	4290      	cmp	r0, r2
 800711e:	d101      	bne.n	8007124 <memchr+0xc>
 8007120:	2000      	movs	r0, #0
 8007122:	4770      	bx	lr
 8007124:	7803      	ldrb	r3, [r0, #0]
 8007126:	428b      	cmp	r3, r1
 8007128:	d0fb      	beq.n	8007122 <memchr+0xa>
 800712a:	3001      	adds	r0, #1
 800712c:	e7f6      	b.n	800711c <memchr+0x4>
	...

08007130 <_init>:
 8007130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007132:	46c0      	nop			@ (mov r8, r8)
 8007134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007136:	bc08      	pop	{r3}
 8007138:	469e      	mov	lr, r3
 800713a:	4770      	bx	lr

0800713c <_fini>:
 800713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713e:	46c0      	nop			@ (mov r8, r8)
 8007140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007142:	bc08      	pop	{r3}
 8007144:	469e      	mov	lr, r3
 8007146:	4770      	bx	lr
