INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/rtl/axi_lite_reg_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_lite_reg_interface'
