<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>The Pedigree Project: state.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">The Pedigree Project
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_d501334aeb1b78ad67cd3c72c37b1e87.html">system</a></li><li class="navelem"><a class="el" href="dir_0b81d7434f66459e3169837ff69ac3b6.html">include</a></li><li class="navelem"><a class="el" href="dir_0f4474b0ea685a6faa93e03a6bae666c.html">pedigree</a></li><li class="navelem"><a class="el" href="dir_eddbc328374415f5fbd37f0f4e26b07e.html">kernel</a></li><li class="navelem"><a class="el" href="dir_d50d48bbec666c5f88766555df49d7c3.html">processor</a></li><li class="navelem"><a class="el" href="dir_fdf07dd1f19739bac32b0b2155b8d48c.html">mips32</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mips32/state.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008-2014, Pedigree Developers</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Please see the CONTRIB file in the root of the source tree for a full</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * list of contributors.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission to use, copy, modify, and distribute this software for any</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * purpose with or without fee is hereby granted, provided that the above</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * copyright notice and this permission notice appear in all copies.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef KERNEL_PROCESSOR_MIPS32_STATE_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define KERNEL_PROCESSOR_MIPS32_STATE_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;pedigree/kernel/compiler.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;pedigree/kernel/processor/types.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html">   30</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">// General Interface (both InterruptState and SyscallState)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span>    <span class="keyword">inline</span> uintptr_t <a class="code" href="classMIPS32InterruptState.html#ab746ba39a910478e941b38bd1e484c58">getStackPointer</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#ac3e115716f88564820b30304d943f16b">setStackPointer</a>(uintptr_t stackPointer);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">inline</span> uintptr_t <a class="code" href="classMIPS32InterruptState.html#a78f8006c2a20a78c58ce68fbe5c49276">getInstructionPointer</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#a6b3d8c5558c939e3783dc7dc132b3c00">setInstructionPointer</a>(uintptr_t instructionPointer);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">inline</span> uintptr_t <a class="code" href="classMIPS32InterruptState.html#ad6360d66f9ebd0e95a47d8a2e2a95fed">getBasePointer</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#ada0e853383eca7d1db07a8985bbef95b">setBasePointer</a>(uintptr_t basePointer);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a2fefa3a32237ae04675a42631b120c0b">getRegisterCount</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    processor_register_t <a class="code" href="classMIPS32InterruptState.html#ac2d0dde4434fca850237ad50b5756b60">getRegister</a>(<span class="keywordtype">size_t</span> index) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classMIPS32InterruptState.html#aa0792a217b1a587a03e24d1ca96d04c4">getRegisterName</a>(<span class="keywordtype">size_t</span> index) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a75c8d9fb4ca5b36972c7fd1fcf9a1e77">getRegisterSize</a>(<span class="keywordtype">size_t</span> index) <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// InterruptState Interface</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span>    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classMIPS32InterruptState.html#a0b6cc4125ed305e08cdcdea7695d8cde">kernelMode</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a08c996e02e4907a4e6d93d17aeb6daeb">getInterruptNumber</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// SyscallState Interface</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>    <span class="keyword">inline</span> <span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a82ec95d1b6aac8520834b4c6c13d1ca2">getSyscallService</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a05ceefe6154400531c57da3bdbb568c9">getSyscallNumber</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// MIPS-specific interface.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span>    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classMIPS32InterruptState.html#a3cba64059e38d2c1ee6f3e2886b6c393">branchDelay</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="classMIPS32InterruptState.html#a718b7a8e0563452120719a76f146045a">MIPS32InterruptState</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="classMIPS32InterruptState.html#a718b7a8e0563452120719a76f146045a">MIPS32InterruptState</a>(<span class="keyword">const</span> <a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a> &amp;);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a> &amp;<a class="code" href="classMIPS32InterruptState.html#aa24bbdbd41e55e1a35947a5d53eab6bf">operator=</a>(<span class="keyword">const</span> <a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a> &amp;);</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#af22a3ecba8a6bb55bc78866b878b7a2e">  112</a></span>&#160;    <a class="code" href="classMIPS32InterruptState.html#af22a3ecba8a6bb55bc78866b878b7a2e">~MIPS32InterruptState</a>()</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#af2da8594a7fa9b88bb6e908702005966">  117</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#af2da8594a7fa9b88bb6e908702005966">m_At</a>;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#afa534fc23a30cf19d9fb541445d994b4">  119</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#afa534fc23a30cf19d9fb541445d994b4">m_V0</a>;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a6dd1c4369f3175b7969c0128b4d25bee">  121</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a6dd1c4369f3175b7969c0128b4d25bee">m_V1</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#adc1020c5fd375591fb07ff727257f807">  123</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#adc1020c5fd375591fb07ff727257f807">m_A0</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ad04fad2e30b341fd4d6b438ab7e86232">  125</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#ad04fad2e30b341fd4d6b438ab7e86232">m_A1</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a079848f2d88e9f47ac998709f559c4bb">  127</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a079848f2d88e9f47ac998709f559c4bb">m_A2</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a8b45e37bce1429e24005299f5d65e1f0">  129</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a8b45e37bce1429e24005299f5d65e1f0">m_A3</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a7116da68ac94cc4ce081863b54129acc">  131</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a7116da68ac94cc4ce081863b54129acc">m_T0</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a1da59767abc359ace836c7a95df56b49">  133</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a1da59767abc359ace836c7a95df56b49">m_T1</a>;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ac47f2ee3ad23bb26cd8d619ebdce2c96">  135</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#ac47f2ee3ad23bb26cd8d619ebdce2c96">m_T2</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a452d1251ff61fe8544d3f5ad9819489d">  137</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a452d1251ff61fe8544d3f5ad9819489d">m_T3</a>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ad42021da3a8d375eafa50bd204084be3">  139</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#ad42021da3a8d375eafa50bd204084be3">m_T4</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#acbf38b087754f721c844a755bff15767">  141</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#acbf38b087754f721c844a755bff15767">m_T5</a>;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ae1c045c90b55947bf6b58a5f09d82bd2">  143</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#ae1c045c90b55947bf6b58a5f09d82bd2">m_T6</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#abce7a78dd231a081e4ba1264e42c8595">  145</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#abce7a78dd231a081e4ba1264e42c8595">m_T7</a>;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a34cda24449282765696f8e0f604f8303">  147</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a34cda24449282765696f8e0f604f8303">m_S0</a>;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a2c7d028e3d0a4d538b2abdb98b5072be">  149</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a2c7d028e3d0a4d538b2abdb98b5072be">m_S1</a>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a2a51ddb2eb8197f222e11081100fbfc7">  151</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a2a51ddb2eb8197f222e11081100fbfc7">m_S2</a>;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a20baaed5e95c8520e93e6f1b0541e3a0">  153</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a20baaed5e95c8520e93e6f1b0541e3a0">m_S3</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a89da63d956db4afcf8f329eaf7777a4d">  155</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a89da63d956db4afcf8f329eaf7777a4d">m_S4</a>;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a30ed944a1500419eba9e63f6e55541c3">  157</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a30ed944a1500419eba9e63f6e55541c3">m_S5</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#af2e881da3c9fad9032b8b71ab843afe1">  159</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#af2e881da3c9fad9032b8b71ab843afe1">m_S6</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#afd25820d580e58b5900c1d8c8b947552">  161</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#afd25820d580e58b5900c1d8c8b947552">m_S7</a>;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a8e810f0d154eef03778bba5c3a032088">  163</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a8e810f0d154eef03778bba5c3a032088">m_T8</a>;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#aab321c35cd2a2fabfd0aaa915819f78d">  165</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#aab321c35cd2a2fabfd0aaa915819f78d">m_T9</a>;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a4034a391e3e444af9506915064da7528">  167</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a4034a391e3e444af9506915064da7528">m_Gp</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a19b5804ab6cd327a769f7015cd609272">  169</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a19b5804ab6cd327a769f7015cd609272">m_Sp</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a066c123ca2fe794b9245a82ce3e7d605">  171</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a066c123ca2fe794b9245a82ce3e7d605">m_Fp</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ab62577a64e2f264bee85ac60036390c8">  173</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#ab62577a64e2f264bee85ac60036390c8">m_Ra</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a3a07d9702ab17125af5f33d381e13c90">  175</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a3a07d9702ab17125af5f33d381e13c90">m_Sr</a>;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a1ee8082ba7ff5d3a3aa617773f605362">  177</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#a1ee8082ba7ff5d3a3aa617773f605362">m_Cause</a>;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#af42327a1f2f5295d34f02f58b21a84db">  179</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#af42327a1f2f5295d34f02f58b21a84db">m_Epc</a>;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#aa171fe377476a09db8cf4dcdc708dc3d">  181</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#aa171fe377476a09db8cf4dcdc708dc3d">m_BadVAddr</a>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#aa0dcea6bfada673a736bf6eef9230740">  183</a></span>&#160;    uint32_t <a class="code" href="classMIPS32InterruptState.html#aa0dcea6bfada673a736bf6eef9230740">m_Context</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="group__kernel.html#ga36d525cf4d116b2fe4ecc00222b256f1">PACKED</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">typedef</span> <a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a> <a class="code" href="classMIPS32InterruptState.html">MIPS32SyscallState</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">typedef</span> <a class="code" href="classMIPS32InterruptState.html">MIPS32InterruptState</a> <a class="code" href="classMIPS32InterruptState.html">MIPS32ProcessorState</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Part of the Implementation</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ab746ba39a910478e941b38bd1e484c58">  195</a></span>&#160;uintptr_t <a class="code" href="classMIPS32InterruptState.html#ab746ba39a910478e941b38bd1e484c58">MIPS32InterruptState::getStackPointer</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMIPS32InterruptState.html#a19b5804ab6cd327a769f7015cd609272">m_Sp</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ac3e115716f88564820b30304d943f16b">  199</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#ac3e115716f88564820b30304d943f16b">MIPS32InterruptState::setStackPointer</a>(uintptr_t stackPointer)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a78f8006c2a20a78c58ce68fbe5c49276">  202</a></span>&#160;uintptr_t <a class="code" href="classMIPS32InterruptState.html#a78f8006c2a20a78c58ce68fbe5c49276">MIPS32InterruptState::getInstructionPointer</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMIPS32InterruptState.html#af42327a1f2f5295d34f02f58b21a84db">m_Epc</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a6b3d8c5558c939e3783dc7dc132b3c00">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#a6b3d8c5558c939e3783dc7dc132b3c00">MIPS32InterruptState::setInstructionPointer</a>(uintptr_t instructionPointer)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ad6360d66f9ebd0e95a47d8a2e2a95fed">  209</a></span>&#160;uintptr_t <a class="code" href="classMIPS32InterruptState.html#ad6360d66f9ebd0e95a47d8a2e2a95fed">MIPS32InterruptState::getBasePointer</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">return</span> 0xdeadbaba;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#ada0e853383eca7d1db07a8985bbef95b">  213</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classMIPS32InterruptState.html#ada0e853383eca7d1db07a8985bbef95b">MIPS32InterruptState::setBasePointer</a>(uintptr_t basePointer)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a75c8d9fb4ca5b36972c7fd1fcf9a1e77">  216</a></span>&#160;<span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a75c8d9fb4ca5b36972c7fd1fcf9a1e77">MIPS32InterruptState::getRegisterSize</a>(<span class="keywordtype">size_t</span> index)<span class="keyword"> const</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a0b6cc4125ed305e08cdcdea7695d8cde">  221</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classMIPS32InterruptState.html#a0b6cc4125ed305e08cdcdea7695d8cde">MIPS32InterruptState::kernelMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a08c996e02e4907a4e6d93d17aeb6daeb">  225</a></span>&#160;<span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a08c996e02e4907a4e6d93d17aeb6daeb">MIPS32InterruptState::getInterruptNumber</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classMIPS32InterruptState.html#a1ee8082ba7ff5d3a3aa617773f605362">m_Cause</a> &gt;&gt; 2) &amp;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;           0x1F;  <span class="comment">// Return the ExcCode field of the Cause register.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a82ec95d1b6aac8520834b4c6c13d1ca2">  231</a></span>&#160;<span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a82ec95d1b6aac8520834b4c6c13d1ca2">MIPS32InterruptState::getSyscallService</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a05ceefe6154400531c57da3bdbb568c9">  235</a></span>&#160;<span class="keywordtype">size_t</span> <a class="code" href="classMIPS32InterruptState.html#a05ceefe6154400531c57da3bdbb568c9">MIPS32InterruptState::getSyscallNumber</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classMIPS32InterruptState.html#a3cba64059e38d2c1ee6f3e2886b6c393">  240</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classMIPS32InterruptState.html#a3cba64059e38d2c1ee6f3e2886b6c393">MIPS32InterruptState::branchDelay</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classMIPS32InterruptState.html#a1ee8082ba7ff5d3a3aa617773f605362">m_Cause</a> &amp; 0x80000000);  <span class="comment">// Test bit 31 of Cause.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classMIPS32InterruptState_html"><div class="ttname"><a href="classMIPS32InterruptState.html">MIPS32InterruptState</a></div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00030">mips32/state.h:30</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a20baaed5e95c8520e93e6f1b0541e3a0"><div class="ttname"><a href="classMIPS32InterruptState.html#a20baaed5e95c8520e93e6f1b0541e3a0">MIPS32InterruptState::m_S3</a></div><div class="ttdeci">uint32_t m_S3</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00153">mips32/state.h:153</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_aa0dcea6bfada673a736bf6eef9230740"><div class="ttname"><a href="classMIPS32InterruptState.html#aa0dcea6bfada673a736bf6eef9230740">MIPS32InterruptState::m_Context</a></div><div class="ttdeci">uint32_t m_Context</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00183">mips32/state.h:183</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a6dd1c4369f3175b7969c0128b4d25bee"><div class="ttname"><a href="classMIPS32InterruptState.html#a6dd1c4369f3175b7969c0128b4d25bee">MIPS32InterruptState::m_V1</a></div><div class="ttdeci">uint32_t m_V1</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00121">mips32/state.h:121</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a8b45e37bce1429e24005299f5d65e1f0"><div class="ttname"><a href="classMIPS32InterruptState.html#a8b45e37bce1429e24005299f5d65e1f0">MIPS32InterruptState::m_A3</a></div><div class="ttdeci">uint32_t m_A3</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00129">mips32/state.h:129</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ac3e115716f88564820b30304d943f16b"><div class="ttname"><a href="classMIPS32InterruptState.html#ac3e115716f88564820b30304d943f16b">MIPS32InterruptState::setStackPointer</a></div><div class="ttdeci">void setStackPointer(uintptr_t stackPointer)</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00199">mips32/state.h:199</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ada0e853383eca7d1db07a8985bbef95b"><div class="ttname"><a href="classMIPS32InterruptState.html#ada0e853383eca7d1db07a8985bbef95b">MIPS32InterruptState::setBasePointer</a></div><div class="ttdeci">void setBasePointer(uintptr_t basePointer)</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00213">mips32/state.h:213</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a3a07d9702ab17125af5f33d381e13c90"><div class="ttname"><a href="classMIPS32InterruptState.html#a3a07d9702ab17125af5f33d381e13c90">MIPS32InterruptState::m_Sr</a></div><div class="ttdeci">uint32_t m_Sr</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00175">mips32/state.h:175</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a2a51ddb2eb8197f222e11081100fbfc7"><div class="ttname"><a href="classMIPS32InterruptState.html#a2a51ddb2eb8197f222e11081100fbfc7">MIPS32InterruptState::m_S2</a></div><div class="ttdeci">uint32_t m_S2</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00151">mips32/state.h:151</a></div></div>
<div class="ttc" id="group__kernel_html_ga36d525cf4d116b2fe4ecc00222b256f1"><div class="ttname"><a href="group__kernel.html#ga36d525cf4d116b2fe4ecc00222b256f1">PACKED</a></div><div class="ttdeci">#define PACKED</div><div class="ttdef"><b>Definition:</b> <a href="system_2include_2pedigree_2kernel_2compiler_8h_source.html#l00048">system/include/pedigree/kernel/compiler.h:48</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_af42327a1f2f5295d34f02f58b21a84db"><div class="ttname"><a href="classMIPS32InterruptState.html#af42327a1f2f5295d34f02f58b21a84db">MIPS32InterruptState::m_Epc</a></div><div class="ttdeci">uint32_t m_Epc</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00179">mips32/state.h:179</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_adc1020c5fd375591fb07ff727257f807"><div class="ttname"><a href="classMIPS32InterruptState.html#adc1020c5fd375591fb07ff727257f807">MIPS32InterruptState::m_A0</a></div><div class="ttdeci">uint32_t m_A0</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00123">mips32/state.h:123</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_afa534fc23a30cf19d9fb541445d994b4"><div class="ttname"><a href="classMIPS32InterruptState.html#afa534fc23a30cf19d9fb541445d994b4">MIPS32InterruptState::m_V0</a></div><div class="ttdeci">uint32_t m_V0</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00119">mips32/state.h:119</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_af2da8594a7fa9b88bb6e908702005966"><div class="ttname"><a href="classMIPS32InterruptState.html#af2da8594a7fa9b88bb6e908702005966">MIPS32InterruptState::m_At</a></div><div class="ttdeci">uint32_t m_At</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00117">mips32/state.h:117</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ab746ba39a910478e941b38bd1e484c58"><div class="ttname"><a href="classMIPS32InterruptState.html#ab746ba39a910478e941b38bd1e484c58">MIPS32InterruptState::getStackPointer</a></div><div class="ttdeci">uintptr_t getStackPointer() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00195">mips32/state.h:195</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_abce7a78dd231a081e4ba1264e42c8595"><div class="ttname"><a href="classMIPS32InterruptState.html#abce7a78dd231a081e4ba1264e42c8595">MIPS32InterruptState::m_T7</a></div><div class="ttdeci">uint32_t m_T7</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00145">mips32/state.h:145</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ae1c045c90b55947bf6b58a5f09d82bd2"><div class="ttname"><a href="classMIPS32InterruptState.html#ae1c045c90b55947bf6b58a5f09d82bd2">MIPS32InterruptState::m_T6</a></div><div class="ttdeci">uint32_t m_T6</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00143">mips32/state.h:143</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a066c123ca2fe794b9245a82ce3e7d605"><div class="ttname"><a href="classMIPS32InterruptState.html#a066c123ca2fe794b9245a82ce3e7d605">MIPS32InterruptState::m_Fp</a></div><div class="ttdeci">uint32_t m_Fp</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00171">mips32/state.h:171</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a6b3d8c5558c939e3783dc7dc132b3c00"><div class="ttname"><a href="classMIPS32InterruptState.html#a6b3d8c5558c939e3783dc7dc132b3c00">MIPS32InterruptState::setInstructionPointer</a></div><div class="ttdeci">void setInstructionPointer(uintptr_t instructionPointer)</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00206">mips32/state.h:206</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a1ee8082ba7ff5d3a3aa617773f605362"><div class="ttname"><a href="classMIPS32InterruptState.html#a1ee8082ba7ff5d3a3aa617773f605362">MIPS32InterruptState::m_Cause</a></div><div class="ttdeci">uint32_t m_Cause</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00177">mips32/state.h:177</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a8e810f0d154eef03778bba5c3a032088"><div class="ttname"><a href="classMIPS32InterruptState.html#a8e810f0d154eef03778bba5c3a032088">MIPS32InterruptState::m_T8</a></div><div class="ttdeci">uint32_t m_T8</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00163">mips32/state.h:163</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_acbf38b087754f721c844a755bff15767"><div class="ttname"><a href="classMIPS32InterruptState.html#acbf38b087754f721c844a755bff15767">MIPS32InterruptState::m_T5</a></div><div class="ttdeci">uint32_t m_T5</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00141">mips32/state.h:141</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a05ceefe6154400531c57da3bdbb568c9"><div class="ttname"><a href="classMIPS32InterruptState.html#a05ceefe6154400531c57da3bdbb568c9">MIPS32InterruptState::getSyscallNumber</a></div><div class="ttdeci">size_t getSyscallNumber() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00235">mips32/state.h:235</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_af2e881da3c9fad9032b8b71ab843afe1"><div class="ttname"><a href="classMIPS32InterruptState.html#af2e881da3c9fad9032b8b71ab843afe1">MIPS32InterruptState::m_S6</a></div><div class="ttdeci">uint32_t m_S6</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00159">mips32/state.h:159</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a0b6cc4125ed305e08cdcdea7695d8cde"><div class="ttname"><a href="classMIPS32InterruptState.html#a0b6cc4125ed305e08cdcdea7695d8cde">MIPS32InterruptState::kernelMode</a></div><div class="ttdeci">bool kernelMode() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00221">mips32/state.h:221</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a34cda24449282765696f8e0f604f8303"><div class="ttname"><a href="classMIPS32InterruptState.html#a34cda24449282765696f8e0f604f8303">MIPS32InterruptState::m_S0</a></div><div class="ttdeci">uint32_t m_S0</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00147">mips32/state.h:147</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ad6360d66f9ebd0e95a47d8a2e2a95fed"><div class="ttname"><a href="classMIPS32InterruptState.html#ad6360d66f9ebd0e95a47d8a2e2a95fed">MIPS32InterruptState::getBasePointer</a></div><div class="ttdeci">uintptr_t getBasePointer() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00209">mips32/state.h:209</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a079848f2d88e9f47ac998709f559c4bb"><div class="ttname"><a href="classMIPS32InterruptState.html#a079848f2d88e9f47ac998709f559c4bb">MIPS32InterruptState::m_A2</a></div><div class="ttdeci">uint32_t m_A2</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00127">mips32/state.h:127</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a4034a391e3e444af9506915064da7528"><div class="ttname"><a href="classMIPS32InterruptState.html#a4034a391e3e444af9506915064da7528">MIPS32InterruptState::m_Gp</a></div><div class="ttdeci">uint32_t m_Gp</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00167">mips32/state.h:167</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ad42021da3a8d375eafa50bd204084be3"><div class="ttname"><a href="classMIPS32InterruptState.html#ad42021da3a8d375eafa50bd204084be3">MIPS32InterruptState::m_T4</a></div><div class="ttdeci">uint32_t m_T4</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00139">mips32/state.h:139</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_afd25820d580e58b5900c1d8c8b947552"><div class="ttname"><a href="classMIPS32InterruptState.html#afd25820d580e58b5900c1d8c8b947552">MIPS32InterruptState::m_S7</a></div><div class="ttdeci">uint32_t m_S7</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00161">mips32/state.h:161</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ab62577a64e2f264bee85ac60036390c8"><div class="ttname"><a href="classMIPS32InterruptState.html#ab62577a64e2f264bee85ac60036390c8">MIPS32InterruptState::m_Ra</a></div><div class="ttdeci">uint32_t m_Ra</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00173">mips32/state.h:173</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a30ed944a1500419eba9e63f6e55541c3"><div class="ttname"><a href="classMIPS32InterruptState.html#a30ed944a1500419eba9e63f6e55541c3">MIPS32InterruptState::m_S5</a></div><div class="ttdeci">uint32_t m_S5</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00157">mips32/state.h:157</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a75c8d9fb4ca5b36972c7fd1fcf9a1e77"><div class="ttname"><a href="classMIPS32InterruptState.html#a75c8d9fb4ca5b36972c7fd1fcf9a1e77">MIPS32InterruptState::getRegisterSize</a></div><div class="ttdeci">size_t getRegisterSize(size_t index) const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00216">mips32/state.h:216</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ac2d0dde4434fca850237ad50b5756b60"><div class="ttname"><a href="classMIPS32InterruptState.html#ac2d0dde4434fca850237ad50b5756b60">MIPS32InterruptState::getRegister</a></div><div class="ttdeci">processor_register_t getRegister(size_t index) const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8cc_source.html#l00090">mips32/state.cc:90</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a718b7a8e0563452120719a76f146045a"><div class="ttname"><a href="classMIPS32InterruptState.html#a718b7a8e0563452120719a76f146045a">MIPS32InterruptState::MIPS32InterruptState</a></div><div class="ttdeci">MIPS32InterruptState()</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8cc_source.html#l00028">mips32/state.cc:28</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a19b5804ab6cd327a769f7015cd609272"><div class="ttname"><a href="classMIPS32InterruptState.html#a19b5804ab6cd327a769f7015cd609272">MIPS32InterruptState::m_Sp</a></div><div class="ttdeci">uint32_t m_Sp</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00169">mips32/state.h:169</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a08c996e02e4907a4e6d93d17aeb6daeb"><div class="ttname"><a href="classMIPS32InterruptState.html#a08c996e02e4907a4e6d93d17aeb6daeb">MIPS32InterruptState::getInterruptNumber</a></div><div class="ttdeci">size_t getInterruptNumber() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00225">mips32/state.h:225</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_af22a3ecba8a6bb55bc78866b878b7a2e"><div class="ttname"><a href="classMIPS32InterruptState.html#af22a3ecba8a6bb55bc78866b878b7a2e">MIPS32InterruptState::~MIPS32InterruptState</a></div><div class="ttdeci">~MIPS32InterruptState()</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00112">mips32/state.h:112</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a82ec95d1b6aac8520834b4c6c13d1ca2"><div class="ttname"><a href="classMIPS32InterruptState.html#a82ec95d1b6aac8520834b4c6c13d1ca2">MIPS32InterruptState::getSyscallService</a></div><div class="ttdeci">size_t getSyscallService() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00231">mips32/state.h:231</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ad04fad2e30b341fd4d6b438ab7e86232"><div class="ttname"><a href="classMIPS32InterruptState.html#ad04fad2e30b341fd4d6b438ab7e86232">MIPS32InterruptState::m_A1</a></div><div class="ttdeci">uint32_t m_A1</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00125">mips32/state.h:125</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a78f8006c2a20a78c58ce68fbe5c49276"><div class="ttname"><a href="classMIPS32InterruptState.html#a78f8006c2a20a78c58ce68fbe5c49276">MIPS32InterruptState::getInstructionPointer</a></div><div class="ttdeci">uintptr_t getInstructionPointer() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00202">mips32/state.h:202</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a7116da68ac94cc4ce081863b54129acc"><div class="ttname"><a href="classMIPS32InterruptState.html#a7116da68ac94cc4ce081863b54129acc">MIPS32InterruptState::m_T0</a></div><div class="ttdeci">uint32_t m_T0</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00131">mips32/state.h:131</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_aa0792a217b1a587a03e24d1ca96d04c4"><div class="ttname"><a href="classMIPS32InterruptState.html#aa0792a217b1a587a03e24d1ca96d04c4">MIPS32InterruptState::getRegisterName</a></div><div class="ttdeci">const char * getRegisterName(size_t index) const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8cc_source.html#l00166">mips32/state.cc:166</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a2fefa3a32237ae04675a42631b120c0b"><div class="ttname"><a href="classMIPS32InterruptState.html#a2fefa3a32237ae04675a42631b120c0b">MIPS32InterruptState::getRegisterCount</a></div><div class="ttdeci">size_t getRegisterCount() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8cc_source.html#l00086">mips32/state.cc:86</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_aa171fe377476a09db8cf4dcdc708dc3d"><div class="ttname"><a href="classMIPS32InterruptState.html#aa171fe377476a09db8cf4dcdc708dc3d">MIPS32InterruptState::m_BadVAddr</a></div><div class="ttdeci">uint32_t m_BadVAddr</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00181">mips32/state.h:181</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a3cba64059e38d2c1ee6f3e2886b6c393"><div class="ttname"><a href="classMIPS32InterruptState.html#a3cba64059e38d2c1ee6f3e2886b6c393">MIPS32InterruptState::branchDelay</a></div><div class="ttdeci">bool branchDelay() const </div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00240">mips32/state.h:240</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a1da59767abc359ace836c7a95df56b49"><div class="ttname"><a href="classMIPS32InterruptState.html#a1da59767abc359ace836c7a95df56b49">MIPS32InterruptState::m_T1</a></div><div class="ttdeci">uint32_t m_T1</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00133">mips32/state.h:133</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_aab321c35cd2a2fabfd0aaa915819f78d"><div class="ttname"><a href="classMIPS32InterruptState.html#aab321c35cd2a2fabfd0aaa915819f78d">MIPS32InterruptState::m_T9</a></div><div class="ttdeci">uint32_t m_T9</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00165">mips32/state.h:165</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a89da63d956db4afcf8f329eaf7777a4d"><div class="ttname"><a href="classMIPS32InterruptState.html#a89da63d956db4afcf8f329eaf7777a4d">MIPS32InterruptState::m_S4</a></div><div class="ttdeci">uint32_t m_S4</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00155">mips32/state.h:155</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_aa24bbdbd41e55e1a35947a5d53eab6bf"><div class="ttname"><a href="classMIPS32InterruptState.html#aa24bbdbd41e55e1a35947a5d53eab6bf">MIPS32InterruptState::operator=</a></div><div class="ttdeci">MIPS32InterruptState &amp; operator=(const MIPS32InterruptState &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8cc_source.html#l00048">mips32/state.cc:48</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a452d1251ff61fe8544d3f5ad9819489d"><div class="ttname"><a href="classMIPS32InterruptState.html#a452d1251ff61fe8544d3f5ad9819489d">MIPS32InterruptState::m_T3</a></div><div class="ttdeci">uint32_t m_T3</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00137">mips32/state.h:137</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_a2c7d028e3d0a4d538b2abdb98b5072be"><div class="ttname"><a href="classMIPS32InterruptState.html#a2c7d028e3d0a4d538b2abdb98b5072be">MIPS32InterruptState::m_S1</a></div><div class="ttdeci">uint32_t m_S1</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00149">mips32/state.h:149</a></div></div>
<div class="ttc" id="classMIPS32InterruptState_html_ac47f2ee3ad23bb26cd8d619ebdce2c96"><div class="ttname"><a href="classMIPS32InterruptState.html#ac47f2ee3ad23bb26cd8d619ebdce2c96">MIPS32InterruptState::m_T2</a></div><div class="ttdeci">uint32_t m_T2</div><div class="ttdef"><b>Definition:</b> <a href="mips32_2state_8h_source.html#l00135">mips32/state.h:135</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 24 2020 06:49:08 for The Pedigree Project by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
