set_property SRC_FILE_INFO {cfile:C:/Users/fpga/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc rfile:../../../../../lab5_1_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]
