// Seed: 2667624270
module module_0;
  always begin : LABEL_0
    id_1 <= id_1;
  end
  wire id_3;
  tri  id_4;
  tri0 id_5;
  assign id_4 = id_5 - id_4;
  id_6(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(id_2)
  ); id_7 :
  assert property (@(1) id_4)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
