Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Thu Dec  2 15:07:58 2021
| Host             : P2-06 running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 28.957 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 28.111                           |
| Device Static (W)        | 0.847                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.981 |     2289 |       --- |             --- |
|   LUT as Logic |     1.813 |      856 |     63400 |            1.35 |
|   CARRY4       |     0.078 |      101 |     15850 |            0.64 |
|   Register     |     0.058 |      874 |    126800 |            0.69 |
|   BUFG         |     0.029 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.003 |       64 |     63400 |            0.10 |
|   Others       |     0.000 |      275 |       --- |             --- |
| Signals        |     3.276 |     1511 |       --- |             --- |
| Block RAM      |     6.904 |     80.5 |       135 |           59.63 |
| DSPs           |     0.190 |        1 |       240 |            0.42 |
| I/O            |    15.759 |       25 |       210 |           11.90 |
| Static Power   |     0.847 |          |           |                 |
| Total          |    28.957 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    12.353 |      11.766 |      0.587 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.669 |       0.577 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     4.458 |       4.454 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.652 |       0.609 |      0.043 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| main                |    28.111 |
|   CPU               |     1.426 |
|     add_one         |     0.016 |
|     dx              |     0.612 |
|       loop[0].dpc2  |     0.002 |
|       loop[13].dpr3 |     0.043 |
|       loop[17].dpc2 |     0.011 |
|       loop[18].dpc2 |     0.012 |
|       loop[20].dpc2 |     0.012 |
|       loop[21].dpc2 |     0.005 |
|       loop[23].dpc2 |     0.013 |
|       loop[24].dpc2 |     0.013 |
|       loop[26].dpc2 |     0.013 |
|       loop[26].dpr3 |     0.074 |
|       loop[27].dpc2 |     0.005 |
|       loop[27].dpr3 |     0.068 |
|       loop[29].dpr3 |     0.134 |
|       loop[2].dpc2  |     0.001 |
|       loop[31].dpr3 |     0.201 |
|     fd              |     0.317 |
|       loop[13].dpr1 |     0.245 |
|       loop[27].dpr1 |     0.003 |
|       loop[28].dpr1 |     0.063 |
|       loop[29].dpr1 |     0.006 |
|     math            |     0.023 |
|     mw              |     0.238 |
|       loop[0].dpc1  |     0.003 |
|       loop[13].dpc1 |     0.005 |
|       loop[14].dpc1 |     0.006 |
|       loop[15].dpc1 |     0.005 |
|       loop[16].dpc1 |     0.005 |
|       loop[19].dpc1 |     0.003 |
|       loop[1].dpc1  |     0.003 |
|       loop[22].dpc1 |     0.005 |
|       loop[22].dpr0 |     0.150 |
|       loop[25].dpc1 |     0.006 |
|       loop[26].dpr0 |     0.005 |
|       loop[27].dpr0 |     0.013 |
|       loop[28].dpc1 |     0.003 |
|       loop[29].dpc1 |     0.006 |
|       loop[29].dpr0 |     0.003 |
|       loop[2].dpc1  |     0.002 |
|       loop[2].dpr0  |     0.003 |
|       loop[3].dpc1  |     0.002 |
|     pc              |     0.062 |
|       loop[0].pc    |     0.026 |
|       loop[1].pc    |     0.014 |
|       loop[2].pc    |     0.012 |
|       loop[3].pc    |     0.011 |
|     xm              |     0.157 |
|       loop[0].dpc1  |     0.005 |
|       loop[11].dpc1 |     0.001 |
|       loop[1].dpc1  |     0.004 |
|       loop[22].dpr0 |     0.085 |
|       loop[26].dpr0 |     0.003 |
|       loop[27].dpr0 |     0.007 |
|       loop[29].dpr0 |     0.015 |
|       loop[2].dpc1  |     0.005 |
|       loop[2].dpr0  |     0.012 |
|       loop[3].dpc1  |     0.003 |
|       loop[4].dpc1  |     0.002 |
|       loop[7].dpc1  |     0.001 |
|   InstMem           |     0.081 |
|   RegisterFile      |     0.552 |
|   VGA               |     8.245 |
|     ColorPalette1   |     0.342 |
|     Display         |     0.229 |
|     ImageData1      |     6.894 |
+---------------------+-----------+


