 Timing Path to curr_state_reg[0]/D 
  
 Path Start Point : curr_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : curr_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000             1.08105  2.84896  3.93              3       130      c    K        | 
| Data Path:                                                                                                                                 | 
|    curr_state_reg[1]/CK DFF_X1   Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    curr_state_reg[1]/Q  DFF_X1   Rise  0.1200 0.1200 0.0420             3.7994   13.4874  17.2868           9       11.1972  F             | 
|    i_0_0_26/A2          NAND2_X1 Rise  0.1220 0.0020 0.0420    0.0020            1.6642                                                    | 
|    i_0_0_26/ZN          NAND2_X1 Fall  0.1580 0.0360 0.0210             1.94131  5.9164   7.8577            4       11.1972                | 
|    i_0_0_19/A1          AND2_X1  Fall  0.1580 0.0000 0.0210                      0.874832                                                  | 
|    i_0_0_19/ZN          AND2_X1  Fall  0.1970 0.0390 0.0090             1.55428  2.56548  4.11976           2       17.7679                | 
|    i_0_0_18/A2          NOR2_X1  Fall  0.1980 0.0010 0.0090    0.0010            1.56385                                                   | 
|    i_0_0_18/ZN          NOR2_X1  Rise  0.2280 0.0300 0.0310             0.99821  1.14029  2.1385            1       17.7679                | 
|    curr_state_reg[0]/D  DFF_X1   Rise  0.2280 0.0000 0.0310                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to curr_state_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.1000 1.08105  2.56932  3.65037           3       130      c    K        | 
|    curr_state_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0380 1.4620 | 
| data required time                       |  1.4620        | 
|                                          |                | 
| data required time                       |  1.4620        | 
| data arrival time                        | -0.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2340        | 
-------------------------------------------------------------


 Timing Path to curr_state_reg[2]/D 
  
 Path Start Point : curr_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : curr_state_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000             1.08105  2.84896  3.93              3       130      c    K        | 
| Data Path:                                                                                                                                | 
|    curr_state_reg[1]/CK DFF_X1  Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    curr_state_reg[1]/Q  DFF_X1  Rise  0.1200 0.1200 0.0420             3.7994   13.4874  17.2868           9       11.1972  F             | 
|    i_0_0_24/A2          NOR2_X1 Rise  0.1220 0.0020 0.0420    0.0020            1.65135                                                   | 
|    i_0_0_24/ZN          NOR2_X1 Fall  0.1410 0.0190 0.0140             0.950611 2.62147  3.57208           2       15.2232                | 
|    i_0_0_22/A3          NOR4_X1 Fall  0.1410 0.0000 0.0140                      1.48992                                                   | 
|    i_0_0_22/ZN          NOR4_X1 Rise  0.2190 0.0780 0.0510             0.766243 1.14029  1.90653           1       17.7679                | 
|    curr_state_reg[2]/D  DFF_X1  Rise  0.2240 0.0050 0.0510    0.0050            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to curr_state_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.1000 1.08105  2.56932  3.65037           3       130      c    K        | 
|    curr_state_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0420 1.4580 | 
| data required time                       |  1.4580        | 
|                                          |                | 
| data required time                       |  1.4580        | 
| data arrival time                        | -0.2240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2340        | 
-------------------------------------------------------------


 Timing Path to curr_state_reg[1]/D 
  
 Path Start Point : curr_state_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : curr_state_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000             1.08105  2.84896  3.93              3       130      c    K        | 
| Data Path:                                                                                                                                  | 
|    curr_state_reg[0]/CK DFF_X1    Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    curr_state_reg[0]/Q  DFF_X1    Fall  0.0970 0.0970 0.0180             3.19404  10.7836  13.9776           7       10.7512  F             | 
|    i_0_0_30/A2          NOR2_X1   Fall  0.0970 0.0000 0.0180                      1.56385                                                   | 
|    i_0_0_30/ZN          NOR2_X1   Rise  0.1500 0.0530 0.0340             1.46877  4.29168  5.76045           3       15.2232                | 
|    i_0_0_29/A           INV_X1    Rise  0.1500 0.0000 0.0340                      1.70023                                                   | 
|    i_0_0_29/ZN          INV_X1    Fall  0.1700 0.0200 0.0140             1.98782  4.24902  6.23684           3       15.2232                | 
|    i_0_0_20/C1          AOI211_X1 Fall  0.1710 0.0010 0.0140    0.0010            1.40282                                                   | 
|    i_0_0_20/ZN          AOI211_X1 Rise  0.2100 0.0390 0.0420             0.581115 1.14029  1.7214            1       15.2232                | 
|    curr_state_reg[1]/D  DFF_X1    Rise  0.2100 0.0000 0.0420                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to curr_state_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.1000 1.08105  2.56932  3.65037           3       130      c    K        | 
|    curr_state_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0410 1.4590 | 
| data required time                       |  1.4590        | 
|                                          |                | 
| data required time                       |  1.4590        | 
| data arrival time                        | -0.2100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2490        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 239M, CVMEM - 1690M, PVMEM - 1839M)
