
BR: BR Register(Address 01H~24H )  
Bit Symbol  R/W Description  Default  
7:0 BR RW Individual 8bit BR parameter for LED1~36 . 
After configuring the BR registers, should write 0x00 to 
register UPDATE to update the data.  0x00  
 
UPDATE : Update Register(Address 49H )  
Bit Symbol  R/W Description  Default  
7:0 UPDATE  W Write 0x00 to update BR register.  0x00  
 
COL 0~COL35 : COL Register(Address 4AH~6DH )  
Bit Symbol  R/W Description  Default  
7:0 COL RW Individual 8bit COL parameter for  LED1~36.  0x00  
 
GCCR : Global Control Register(Address 6EH )  
Bit Symbol  R/W Description  Default  
7:0 GCC  RW Global current control.  0x00  Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  20          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
PHCR : Phase Control Register(Address 70H )  
Bit Symbol  R/W Description  Default  
7 PDE RW PWM phase delay enable  
0: Disable   
1: Enable  0 
6 RESERVED  R Reserved  0 
5 PIE5 RW PWM phase invert for LED32, LED34 and LED36  
0: Phase invert disabled  
1: Phase invert enabled  0 
4 PIE4 RW PWM phase invert for LED26, LED28 and LED30  
0: Phase invert disabled  
1: Phase invert enabled  0 
3 PIE3 RW PWM phase invert for LED20, LED22 and LED24  
0: Phase invert disabled  
1: Phase invert enabled  0 
2 PIE2 RW PWM phase invert for LED14, LED16 and LED18  
0: Phase invert disabled  
1: Phase invert enabled  0 
1 PIE1 RW PWM phase invert for LED8, LED10 and LED12  
0: Phase invert disabled  
1: Phase invert enabled  0 
0 PIE0 RW PWM phase invert for LED2, LED4 and LED6  
0: Phase invert disabled  
1: Phase invert enabled  0 
 
OSDCR : Open Short Detect Control Register(Address 71H )  
Bit Symbol  R/W Description  Default  
7:4 RESERVED  R Reserved  0000 
3 OTH  RW Open threshold  
0: 0.1V   
1: 0.2V  0 
2 STH RW Short threshold  
0: VDD -1V  
1: VDD -0.5V 0 
1:0 OSDE  RW Open short detect enable  
0x: Detect disable   
10: Short detect enable  
11: Open detect enable  00 
 
 
 
 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  21          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
OSST0~3 : Open/Short Status Register (Address 72H~75H )  
Bit Symbol  R/W Description  Default  
7:0 OSST  R Open/short status of LED1~LED32  
0: No open/short event detected  
1: Open /short event detected  0x00  
 
OSST4 : Open/Short Status Register (Address 76H )  
Bit Symbol  R/W Description  Default  
7:4 RESERVED  R Reserved  0000 
3:0 OSST  R Open/short status of LED33~LED36  
0: No open/short detected  
1: Open /short detected  0000  
 
OTCR : Over Temperature Control Register (Address 77H )  
Bit Symbol  R/W Description  Default  
7:6 TROF  RW Thermal roll off percentage of IOUT 
00: 100%   
01: 75%  
10: 55%  
11: 30%  00 
5 TRST  R Thermal roll off status  
0: None roll off   
1: Roll off 0 
4 OTST  R Over -temperature status  
0: None over-temperature  
1: Over -temperature  0 
3 OTPD  RW Over -temperature (OT) protect disable  
0: OT protect enable, when OT event occurs, device will 
clear GCR.CHIPEN to 0.  
1: OT protect disable  0 
2 OTDIS  RW Over -temperature detect disable  
0: OT detect enable, when OT event occurs, OTCR.OTST 
will be set.   
1: OT detect disable  0 
1:0 TRTH  RW Thermal roll off threshold  
00: 140 °C 
01: 120 °C 
10: 100 °C 
11: 90 °C 00 
 
 
 
 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  22          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
SSCR : Spread Spectrum Control Register  (Address 78H )  
Bit Symbol  R/W Description  Default  
7 PWMDIS2  RW 0: PWM duty of LED 25~36 determined by BR24~BR35  
1: PWM duty of LED 25~36 fixed as 100%  0 
6 PWMDIS1  RW 0: PWM duty of LED 13~24 determined by BR12~BR23  
1: PWM duty of LED 13~24 fixed as 100%  0 
5 PWMDIS0  RW 0: PWM duty of LED 1~12 determined by BR0~BR11  
1: PWM duty of LED 1~12 fixed as 100%  0 
4 SSE RW Spread spectrum e nable  
0: Disable   
1: Enable  0 
3:2 SSR RW Spread spectrum r ange  
00: ±5%   
01: ±15%  
10: ±2 5% 
11: ±3 5% 00 
1:0 CLT RW Spread spectrum cycle time  
00: 1980μ s (default)  
01: 1200μ s 
10: 820μ s 
11: 660μ s 00 
 
UVCR : UVLO  Control Register  (Address 79H )  
Bit Symbol  R/W Description  Default  
7:6 REXT_ST  R REXT status  
00: Normal  
10: R EXT is open  
01: R EXT is short or OCP  
11: Not defined  00 
5 UVST  R UVLO status  
0: No UVLO detected  
1: UVLO detected  0 
4 PORST  R Power -up reset status  
0: No power -on reset  
1: Power -on reset (cleared after read out)  0 
3 OCPTH  RW OCP Threshold  
0: 85mA  
1: 55mA  0 
2 OCPD  RW OCP disable  
0: Enable OCP  
1: Disable OCP  0 
1 UVPD  RW UVLO protect disable  
0: UVLO protect enable, when under -voltage event occurs, 
device will clear GCR.CHIPEN to 0.  0 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  23          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
1: UVLO protect disable  
0 UVDIS  RW UVLO detect disable  
0: UVLO detect enable , when under -voltage event occurs, 
UVCR.UVST will be set.  
1: UVLO detect disable  0 
 
GCR2 : Global  Control Register  2(Address 7AH )  
Bit Symbol  R/W Description  Default  
7:1 RESERVED  R Reserved  0000 000  
0 RGBMD  RW RGB configure mode e nable  
0: Disable   
1: Enable , every 3 LEDs share a common brightness.  0 
 
GCR4 : Global  Control Register  4(Address 7CH )  
Bit Symbol  R/W Description  Default  
7:3 RESERVED  R Reserved  0000  0 
2 SRR  RW Slew rate control for LED output r ising time 
0: 1ns   
1: 6ns  0 
1:0 SRF RW Slew rate control for LED output f alling time 
00: 1ns   
01: 3ns  
10: 6ns 
11:10ns  00 
 
VER: Version  Register  (Address 7Eh )  
Bit Symbol  R/W Description  Default  
7:0 VER R Chip version  0xA8 
 
RESET : Software Reset Register  (Address 7FH )  
Bit Symbol  R/W Description  Default  
7:0 RESET  RW Write 00H to  the register will  reset all registers to their 
default value.  
The chip ID 0x18  will be read out from the register.  0x18  
 
WBR : Red Scaling for White Balance(Address 90H )  
Bit Symbol  R/W Description  Default  
7:0 WBR  RW Red Scaling for White Balance.  0xFF Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  24          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
WBG : Green Scaling for White Balance(Address 91H )  
Bit Symbol  R/W Description  Default  
7:0 WBG  RW Green Scaling for White Balance.  0xFF 
 
WBB : Blue Scaling for White Balance(Address 92H )  
Bit Symbol  R/W Description  Default  
7:0 WBB  RW Blue Scaling for White Balance.  0xFF 
 
PATCFG : Pattern  Configure Register(Address A0H )  
Bit Symbol  R/W Description  Default  
7:4 RESERVED  R Reserved  0000  
3 SWITCH  RW Switch on or off at manual mode.  
0: LED  off  
1: LED  on 0 
2 RAMPE  RW Ramp enable  
0: Ramp disable   
1: Ramp enable  0 
1 MODE  RW Breath pattern control mode  selection  
0: Manual mode  (default)  
1: Auto breath pattern mode  0 
0 PATEN RW Auto breath pattern controller enable  
0: Disable  
1: Enable  0 
 
PATGO: Pattern  Configure Register(Address A1H )  
Bit Symbol  R/W Description  Default  
7:3 RESERVED  R Reserved  0000  0 
2 ENDFLG  R Auto breath pattern  loop end flag  
0: Loop is not over  
1: Loop is over (will be cleared after reading out)  0 
1 STATE  R Auto breath pattern  status  
0: Pattern is stop  
1: Pattern is running  0 
0 RUN  RW Auto breath pattern  run control  
Write “1” to  run auto breath pattern  
Note: You shall write “0” and then write “1” to this bit to 
restart a new auto breath pattern . 0 
 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  25          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
PATT0: Pattern Timer0(Address A2H )  
Bit Symbol  R/W Description  Default  
7:4 RISE  RW Ramp rise time  
T0 
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111 Time  
0s 
0.13s  
0.26s  
0.38s  
0.51s  
0.77s  
1.04s  
1.6s T0 
1000  
1001  
1010  
1011  
1100  
1101  
1110 
1111 Time  
2.1s 
2.6s 
3.1s 
4.2s 
5.2s 
6.2s 
7.3s 
8.3s 
 0000  
3:0 ON RW Hold on time  
T1 
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111 Time  
0.04s 
0.13s  
0.26s  
0.38s  
0.51s  
0.77s  
1.04s  
1.6s T1 
1000  
1001  
1010  
1011  
1100  
1101  
1110 
1111 Time  
2.1s 
2.6s 
3.1s 
4.2s 
5.2s 
6.2s 
7.3s 
8.3s 
 0000 
 
PATT1: Pattern Timer1(Address A3H )  
Bit Symbol  R/W Description  Default  
7:4 FALL  RW Ramp fall  time 
T2 
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111 Time  
0s 
0.13s  
0.26s  
0.38s  
0.51s  
0.77s  
1.04s  
1.6s T2 
1000  
1001  
1010  
1011  
1100  
1101  
1110 
1111 Time  
2.1s 
2.6s 
3.1s 
4.2s 
5.2s 
6.2s 
7.3s 
8.3s 
 0000  
3:0 OFF RW Hold off time  
T3 
0000  
0001  
0010  
0011  
0100  Time  
0.04s 
0.13s  
0.26s  
0.38s  
0.51s  T3 
1000  
1001  
1010  
1011  
1100  Time  
2.1s 
2.6s 
3.1s 
4.2s 
5.2s 0000 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  26          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
0101  
0110  
0111 0.77s  
1.04s  
1.6s 1101  
1110 
1111 6.2s 
7.3s 
8.3s 
 
 
PATT2: Pattern Control Register 1(Address A4H )  
Bit Symbol  R/W Description  Default  
7:6 LE RW End point of the auto -breath pattern  
00: Pattern finally stop at OFF state  
Other: pattern finally stop at ON state  00 
5:4 LB RW Start point of the auto-breath  loop pattern  
00: Pattern start from RISE state  
01: Pattern start from ON state  
10: Pattern start from FALL state  
11: Pattern start from OFF state  00 
3:0 RPT[ 11:8] RW 4 MSB of loop times.  0000  
 
PATT3: Pattern Control Register 2  (Address A5H )  
Bit Symbol  R/W Description  Default  
7:0 RPT[ 7:0] RW 8 LSB  of auto-breath  pattern repeat times  
Note: when RPT[11:0]=0, the pattern will run forever. In 
this case, you can switch auto-breath mode  to manual 
mode and then turn the pattern off.  0x00  
 
FADEH : Maximum Brightness for Auto Breath  (Address A6H )  
Bit Symbol  R/W Description  Default  
7:0 FADEH  RW Maximum brightness configure for auto breath.  0x00  
 
FADE L: Minimum Brightness for Auto Breath(Address A7H )  
Bit Symbol  R/W Description  Default  
7:0 FADEL  RW Minimum brightness configure for auto breath.  0x00  
 
GCOLR : Red Mixing for  Group Color  (Address A8H )  
Bit Symbol  R/W Description  Default  
7:0 GCOLR  RW Red mixing for  group color.  0x00  
 
 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  27          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
GCOLG : Green Mixing for  Group Color(Address A9H )  
Bit Symbol  R/W Description  Default  
7:0 GCOLG  RW Green mixing for  group color.  0x00  
 
GCOLB : Blue Mixing for  Group Color(Address AAH )  
Bit Symbol  R/W Description  Default  
7:0 GCOLB  RW Blue mixing for  group color.  0x00  
 
GCFG0 : Group Configure Register0 (Address ABH )  
Bit Symbol  R/W Description  Default  
7:0 GE[7:0]  RW Group -Control -Mode /Pattern -Control -Mode  enable for 
LED1~LED24  
If bit PATEN in register PATCFG is set to “0”,  
GE[0]=1: LED1~3 work in group mode  
GE[1]=1: LED4~6 work in group mode  
GE[2]=1: LED7~9 work in group mode  
GE[3]=1: LED10~12 work in group mode  
GE[4]=1: LED13~15 work in group mode  
GE[5]=1: LED16~18 work in group mode  
GE[6]=1: LED19~21 work in group mode  
GE[7]=1: LED22~24 work in group mode  
 
If bit PATEN in register PATCFG is set to “1”,  
GE[0]=1: LED1~3 work in auto breath pattern mode  
GE[1]=1: L ED4~6 work in auto breath pattern mode  
GE[2]=1: LED7~9 work in auto breath pattern mode  
GE[3]=1: LED10~12 work in auto breath pattern mode  
GE[4]=1: LED13~15 work in auto breath pattern mode  
GE[5]=1: LED16~18 work in auto breath pattern mode  
GE[6]=1: LED19~ 21 work in auto breath pattern mode  
GE[7]=1: LED22~24 work in auto breath pattern mode  0x00  
 
GCFG1 : Group Configure Register1 (Address ACH )  
Bit Symbol  R/W Description  Default  
7:5 RESERVED  R Reserved  000 
4 GCOLDIS  RW Group /pattern  color disable  
0: Group /pattern  color  enable , all LEDs in group /pattern  
mode share the common COL parameters decided  by 
GCOL_R/G/B.  
1: Group /pattern  color disable , all LEDs’ color parameter 
in group /pattern  mode is configured by their respective 
register COL.   0 Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  28          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
3:0 GE[11:8]  RW Group -Control -Mode/Pattern -Control -Mode enable for 
LED25~LED36  
If bit PATEN in register PATCFG is set to “0”,  
GE[8]=1: LED25~27 work in group mode  
GE[9]=1: LED28~30 work in group mode  
GE[10]=1: LED31~33 work in group mode  
GE[11]=1: LED34~36 work in group mode  
 
If bit PATEN in register PATCFG is set to “1”,  
GE[8]=1: LED25~27 work in auto breath pattern mode  
GE[9]=1: LED28~30 work in auto breath pattern mode  
GE[10]=1: LED31~33  work in auto breath pattern mode  
GE[11]=1: LED34~36 work in auto breath pattern mode  0000 
  
Awinic Confidential 
  
  
AW21036  
Apr. 2024 V1.6 
 
                                  29          © 202 4 Shanghai Awinic  Technology Co., Ltd. All Rights Reserved  
Application Information