****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sun Mar 22 04:21:46 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_2_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_2_/Q (DFFX1)                                                0.029             0.190 &    0.664 f
  core/fe/mem/icache/vaddr_tl_r[2] (net)                                 1    2.222 
  core/fe/mem/icache/addr_tv_r_reg_2_/D (DFFX1)                                        0.000    0.029    0.000    0.000 &    0.664 f
  data arrival time                                                                                                          0.664

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_2_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.542 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.019      0.547
  data required time                                                                                                         0.547
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.547
  data arrival time                                                                                                         -0.664
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.117


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_6_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_6_/Q (DFFX1)                                                0.030             0.191 &    0.664 f
  core/fe/mem/icache/vaddr_tl_r[6] (net)                                 1    2.602 
  core/fe/mem/icache/addr_tv_r_reg_6_/D (DFFX1)                                        0.000    0.030    0.000    0.000 &    0.664 f
  data arrival time                                                                                                          0.664

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_6_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.019      0.547
  data required time                                                                                                         0.547
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.547
  data arrival time                                                                                                         -0.664
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.118


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_4_/CLK (DFFX1)                                     0.000    0.073    0.000    0.000 &    0.473 r
  core/fe/mem/icache/vaddr_tl_r_reg_4_/Q (DFFX1)                                                0.031             0.191 &    0.665 f
  core/fe/mem/icache/vaddr_tl_r[4] (net)                                 1    2.885 
  core/fe/mem/icache/addr_tv_r_reg_4_/D (DFFX1)                                        0.000    0.031    0.000    0.000 &    0.665 f
  data arrival time                                                                                                          0.665

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_4_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.527
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.665
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.118


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_5_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_5_/Q (DFFX1)                                                0.031             0.191 &    0.665 f
  core/fe/mem/icache/vaddr_tl_r[5] (net)                                 1    2.869 
  core/fe/mem/icache/addr_tv_r_reg_5_/D (DFFX1)                                        0.000    0.031    0.000    0.000 &    0.665 f
  data arrival time                                                                                                          0.665

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_5_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.527
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.665
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_10_/CLK (DFFX1)                                    0.000    0.073    0.000    0.000 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_10_/Q (DFFX1)                                               0.031             0.191 &    0.665 f
  core/fe/mem/icache/vaddr_tl_r[10] (net)                                1    2.997 
  core/fe/mem/icache/addr_tv_r_reg_10_/D (DFFX1)                                       0.000    0.031    0.000    0.000 &    0.665 f
  data arrival time                                                                                                          0.665

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_10_/CLK (DFFX1)                                     0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.527
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.665
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_3_/CLK (DFFX1)                                     0.000    0.073    0.000    0.000 &    0.473 r
  core/fe/mem/icache/vaddr_tl_r_reg_3_/Q (DFFX1)                                                0.031             0.192 &    0.665 f
  core/fe/mem/icache/vaddr_tl_r[3] (net)                                 1    3.075 
  core/fe/mem/icache/addr_tv_r_reg_3_/D (DFFX1)                                        0.000    0.031    0.000    0.000 &    0.665 f
  data arrival time                                                                                                          0.665

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_3_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.527
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.665
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_0_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_0_/Q (DFFX1)                                                0.032             0.192 &    0.666 f
  core/fe/mem/icache/vaddr_tl_r[0] (net)                                 1    3.197 
  core/fe/mem/icache/addr_tv_r_reg_0_/D (DFFX1)                                        0.000    0.032    0.000    0.000 &    0.666 f
  data arrival time                                                                                                          0.666

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_0_/CLK (DFFX1)                                      0.003    0.194    0.002    0.008 &    0.542 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.019      0.547
  data required time                                                                                                         0.547
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.547
  data arrival time                                                                                                         -0.666
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_7_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_7_/Q (DFFX1)                                                0.032             0.192 &    0.666 f
  core/fe/mem/icache/vaddr_tl_r[7] (net)                                 1    3.473 
  core/fe/mem/icache/addr_tv_r_reg_7_/D (DFFX1)                                       -0.004    0.032   -0.001   -0.001 &    0.665 f
  data arrival time                                                                                                          0.665

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_7_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.665
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_9_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_9_/Q (DFFX1)                                                0.032             0.192 &    0.666 f
  core/fe/mem/icache/vaddr_tl_r[9] (net)                                 1    3.301 
  core/fe/mem/icache/addr_tv_r_reg_9_/D (DFFX1)                                        0.000    0.032    0.000    0.000 &    0.666 f
  data arrival time                                                                                                          0.666

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_9_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.019      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.666
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.119


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_1_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_1_/Q (DFFX1)                                                0.033             0.192 &    0.666 f
  core/fe/mem/icache/vaddr_tl_r[1] (net)                                 1    3.525 
  core/fe/mem/icache/addr_tv_r_reg_1_/D (DFFX1)                                        0.000    0.033    0.000    0.000 &    0.666 f
  data arrival time                                                                                                          0.666

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_1_/CLK (DFFX1)                                      0.003    0.194    0.002    0.008 &    0.542 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.018      0.547
  data required time                                                                                                         0.547
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.547
  data arrival time                                                                                                         -0.666
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.120


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                           0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                             2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                 0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                           0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                             2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                           0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                             3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                           0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                            16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                             3  120.072 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                             0.000    0.051    0.000    0.001 &    0.162 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                       0.120             0.061 &    0.223 r
  core/clk_i_G1B6I2 (net)                                                       22  132.544 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                             0.000    0.120    0.000    0.006 &    0.229 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                       0.101             0.069 &    0.299 f
  core/clk_i_G1B7I1 (net)                                                        4  105.205 
  core/be/CTSINVX16_G1B1I5/INP (INVX8)                                                         0.000    0.101    0.000    0.001 &    0.299 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                                                   0.183             0.097 &    0.397 r
  core/be/clk_i_G1B8I5 (net)                                                   172  408.152 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)                0.000    0.183    0.000    0.004 &    0.401 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)                           0.030             0.204 &    0.605 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)            1    2.621 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.605 f
  data arrival time                                                                                                                  0.605

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                 0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                           0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                             2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                 0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                           0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                             2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                 0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                           0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                             3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                 0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                           0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                            16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                             3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                             0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                       0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                       22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                             0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                       0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                        4  131.241 
  core/be/CTSINVX16_G1B1I15/INP (INVX4)                                                        0.000    0.120    0.000    0.003 &    0.348 f
  core/be/CTSINVX16_G1B1I15/ZN (INVX4)                                                                  0.293             0.155 &    0.503 r
  core/be/clk_i_G1B8I15 (net)                                                  128  354.607 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)                0.000    0.293    0.000    0.003 &    0.507 r
  clock reconvergence pessimism                                                                                          -0.047      0.460
  library hold time                                                                                                       0.024      0.484
  data required time                                                                                                                 0.484
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.484
  data arrival time                                                                                                                 -0.605
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.120


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_8_/CLK (DFFX1)                                     0.000    0.073    0.000    0.001 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_8_/Q (DFFX1)                                                0.033             0.193 &    0.667 f
  core/fe/mem/icache/vaddr_tl_r[8] (net)                                 1    3.909 
  core/fe/mem/icache/addr_tv_r_reg_8_/D (DFFX1)                                        0.000    0.033    0.000    0.000 &    0.667 f
  data arrival time                                                                                                          0.667

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_8_/CLK (DFFX1)                                      0.003    0.194    0.002    0.007 &    0.542 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.018      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.667
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.121


  Startpoint: core/fe/mem/icache/vaddr_tl_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/addr_tv_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B7I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                     2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                     2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                         0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                   0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                     3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                         0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                   0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                    16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                          0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                    0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                     3  120.072 
  CTSINVX8_G1B3I3/INP (INVX8)                                                          0.000    0.051    0.000    0.005 &    0.165 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                                                    0.089             0.045 &    0.210 r
  clk_i_G1B6I3 (net)                                                    23  175.483 
  CTS_CTS_core_clk_CTO_delay5/INP (NBUFFX2)                                            0.000    0.089    0.000    0.004 &    0.214 r
  CTS_CTS_core_clk_CTO_delay5/Z (NBUFFX2)                                                       0.070             0.088 &    0.303 r
  CTS_core_clk_CTO_delay5 (net)                                          5   35.858 
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/CLK (CGLPPRX2)                      0.000    0.071    0.000    0.001 &    0.304 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/latch/GCLK (CGLPPRX2)                              0.073             0.169 &    0.473 r
  core/fe/mem/icache/clk_gate_vaddr_tl_r_reg/ENCLK (net)                12   30.736 
  core/fe/mem/icache/vaddr_tl_r_reg_11_/CLK (DFFX1)                                    0.000    0.073    0.000    0.000 &    0.474 r
  core/fe/mem/icache/vaddr_tl_r_reg_11_/Q (DFFX1)                                               0.035             0.194 &    0.668 f
  core/fe/mem/icache/vaddr_tl_r[11] (net)                                1    4.439 
  core/fe/mem/icache/addr_tv_r_reg_11_/D (DFFX1)                                       0.000    0.035    0.000    0.000 &    0.668 f
  data arrival time                                                                                                          0.668

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                         0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                   0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                     2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                         0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                   0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                     2  243.035 
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/CLK (CGLPPRX2)                 0.000    0.065    0.000    0.015 &    0.104 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/latch/GCLK (CGLPPRX2)                         0.198             0.222 &    0.326 r
  core/fe/mem/icache/clk_gate_ld_data_tv_r_reg_7_/ENCLK (net)            2  113.124 
  core/fe/mem/icache/CTSINVX8_G2B2I2/INP (INVX8)                                       0.014    0.201    0.009    0.023 &    0.350 r
  core/fe/mem/icache/CTSINVX8_G2B2I2/ZN (INVX8)                                                 0.117             0.069 &    0.419 f
  core/fe/mem/icache/ENCLK_G2B3I2 (net)                                  4  172.013 
  core/fe/mem/icache/CTSINVX4_G2B1I3/INP (INVX2)                                       0.000    0.120    0.000    0.008 &    0.427 f
  core/fe/mem/icache/CTSINVX4_G2B1I3/ZN (INVX2)                                                 0.194             0.107 &    0.534 r
  core/fe/mem/icache/ENCLK_G2B4I3 (net)                                 28  108.070 
  core/fe/mem/icache/addr_tv_r_reg_11_/CLK (DFFX1)                                     0.003    0.194    0.002    0.007 &    0.541 r
  clock reconvergence pessimism                                                                                  -0.014      0.528
  library hold time                                                                                               0.018      0.546
  data required time                                                                                                         0.546
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.546
  data arrival time                                                                                                         -0.668
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                    0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                              0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                    0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                              0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                    0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                              0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                    0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                              0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                               16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                     0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                               0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                3  120.072 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                0.000    0.051    0.000    0.001 &    0.162 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                          0.120             0.061 &    0.223 r
  core/clk_i_G1B6I2 (net)                                          22  132.544 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                0.000    0.120    0.000    0.006 &    0.229 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                          0.101             0.069 &    0.299 f
  core/clk_i_G1B7I1 (net)                                           4  105.205 
  core/CTSINVX16_G1B1I12/INP (INVX8)                                              0.000    0.101    0.000    0.002 &    0.301 f
  core/CTSINVX16_G1B1I12/ZN (INVX8)                                                        0.165             0.089 &    0.390 r
  core/clk_i_G1B8I12 (net)                                        161  359.369 
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)                0.000    0.165    0.000    0.004 &    0.394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)                           0.032             0.204 &    0.598 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)            1    3.396 
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.598 f
  data arrival time                                                                                                     0.598

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                    0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                              0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                    0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                              0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                    0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                              0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                    0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                              0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                               16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                     0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                               0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                          0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                          22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                          0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                           4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                             0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                       0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                       125  327.915 
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)                0.000    0.275    0.000    0.005 &    0.499 r
  clock reconvergence pessimism                                                                             -0.047      0.453
  library hold time                                                                                          0.023      0.476
  data required time                                                                                                    0.476
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.476
  data arrival time                                                                                                    -0.598
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.122


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                  0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                            0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                              2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                  0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                            0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                              2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                  0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                            0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                              3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                  0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                            0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                             16  117.869 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.034    0.000    0.000 &    0.128 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.051             0.033 &    0.161 f
  clk_i_G1B5I1 (net)                                                              3  120.072 
  CTSINVX8_G1B3I1/INP (INVX4)                                                                   0.000    0.051    0.000    0.001 &    0.162 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                                             0.113             0.056 &    0.218 r
  clk_i_G1B6I1 (net)                                                              6  119.433 
  CTSINVX16_G1B2I5/INP (INVX8)                                                                  0.000    0.113    0.000    0.005 &    0.223 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                                                            0.102             0.065 &    0.287 f
  clk_i_G1B7I5 (net)                                                              8  207.438 
  core/be/CTSINVX8_G1B1I10/INP (INVX4)                                                          0.000    0.102    0.000    0.003 &    0.290 f
  core/be/CTSINVX8_G1B1I10/ZN (INVX4)                                                                    0.238             0.122 &    0.412 r
  core/be/clk_i_G1B8I10 (net)                                                   103  278.535 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)                0.000    0.238    0.000    0.009 &    0.421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)                           0.031             0.209 &    0.630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)            1    2.832 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)                  0.000    0.031    0.000    0.000 &    0.630 f
  data arrival time                                                                                                                   0.630

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                  0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                            0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                              2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                  0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                            0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                              2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                  0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                            0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                              3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                  0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                            0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                             16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                              3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                              0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                        0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                        22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                              0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                        0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                         4  131.241 
  core/be/CTSINVX16_G1B1I15/INP (INVX4)                                                         0.000    0.120    0.000    0.003 &    0.348 f
  core/be/CTSINVX16_G1B1I15/ZN (INVX4)                                                                   0.293             0.155 &    0.503 r
  core/be/clk_i_G1B8I15 (net)                                                   128  354.607 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)                0.000    0.293    0.000    0.005 &    0.508 r
  clock reconvergence pessimism                                                                                           -0.028      0.480
  library hold time                                                                                                        0.024      0.504
  data required time                                                                                                                  0.504
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.504
  data arrival time                                                                                                                  -0.630
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.125


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)                                          0.032             0.203 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)                           1    3.264 
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)                                      0.000    0.032    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)                                    0.000    0.276    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.024      0.498
  data required time                                                                                                                        0.498
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.498
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.129


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)                                           0.032             0.202 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)                            1    3.228 
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)                                       0.000    0.032    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)                                     0.000    0.275    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.024      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.129


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)                                           0.032             0.203 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)                            1    3.360 
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)                                       0.000    0.032    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)                                     0.000    0.275    0.000    0.003 &    0.497 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.130


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)                                           0.033             0.203 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)                            1    3.603 
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)                                       0.000    0.033    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)                                     0.000    0.275    0.000    0.002 &    0.497 r
  clock reconvergence pessimism                                                                                                 -0.024      0.473
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.130


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)                                           0.033             0.204 &    0.628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)                            1    3.857 
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)                                       0.000    0.033    0.000    0.000 &    0.628 f
  data arrival time                                                                                                                         0.628

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)                                     0.000    0.276    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.628
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)                                           0.033             0.203 &    0.628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)                            1    3.693 
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)                                       0.000    0.033    0.000    0.000 &    0.628 f
  data arrival time                                                                                                                         0.628

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)                                     0.000    0.275    0.000    0.003 &    0.497 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.628
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)                                           0.032             0.203 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)                            1    3.344 
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)                                       0.000    0.032    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)                                     0.000    0.275    0.000    0.001 &    0.496 r
  clock reconvergence pessimism                                                                                                 -0.024      0.472
  library hold time                                                                                                              0.023      0.496
  data required time                                                                                                                        0.496
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.496
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)                                0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)                                           0.032             0.203 &    0.627 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)                            1    3.435 
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)                                       0.000    0.032    0.000    0.000 &    0.627 f
  data arrival time                                                                                                                         0.627

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)                                     0.000    0.275    0.000    0.001 &    0.496 r
  clock reconvergence pessimism                                                                                                 -0.024      0.472
  library hold time                                                                                                              0.023      0.496
  data required time                                                                                                                        0.496
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.496
  data arrival time                                                                                                                        -0.627
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)                                          0.034             0.205 &    0.628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)                           1    4.449 
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)                                     -0.001    0.034   -0.000   -0.000 &    0.628 f
  data arrival time                                                                                                                         0.628

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)                                    0.000    0.275    0.000    0.002 &    0.497 r
  clock reconvergence pessimism                                                                                                 -0.024      0.473
  library hold time                                                                                                              0.023      0.496
  data required time                                                                                                                        0.496
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.496
  data arrival time                                                                                                                        -0.628
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.132


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)                                          0.034             0.205 &    0.629 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)                           1    4.425 
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)                                      0.000    0.034    0.000    0.000 &    0.629 f
  data arrival time                                                                                                                         0.629

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)                                    0.000    0.275    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.629
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.132


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)                               0.000    0.153    0.000    0.009 &    0.421 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)                                          0.038             0.207 &    0.629 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)                           2    5.847 
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)                                       0.000    0.038    0.000    0.000 &    0.629 f
  data arrival time                                                                                                                         0.629

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)                                     0.000    0.275    0.000    0.004 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.475
  library hold time                                                                                                              0.022      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.629
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.132


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)                                          0.035             0.205 &    0.630 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)                           1    4.784 
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)                                      0.000    0.035    0.000    0.000 &    0.630 f
  data arrival time                                                                                                                         0.630

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)                                    0.000    0.275    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.630
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)                                          0.034             0.204 &    0.628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)                           1    4.104 
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)                                      0.000    0.034    0.000    0.000 &    0.628 f
  data arrival time                                                                                                                         0.628

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)                                    0.000    0.275    0.000    0.001 &    0.496 r
  clock reconvergence pessimism                                                                                                 -0.024      0.472
  library hold time                                                                                                              0.023      0.495
  data required time                                                                                                                        0.495
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.495
  data arrival time                                                                                                                        -0.628
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)                                          0.036             0.206 &    0.630 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)                           1    5.303 
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)                                     -0.004    0.036   -0.001   -0.000 &    0.630 f
  data arrival time                                                                                                                         0.630

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)                                    0.000    0.276    0.000    0.003 &    0.498 r
  clock reconvergence pessimism                                                                                                 -0.024      0.474
  library hold time                                                                                                              0.023      0.497
  data required time                                                                                                                        0.497
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.497
  data arrival time                                                                                                                        -0.630
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  111.388 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.069    0.000    0.024 &    0.024 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.046             0.030 &    0.054 f
  clk_i_G1B1I1 (net)                                                                    2  130.912 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.046    0.000    0.002 &    0.056 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.049             0.020 &    0.076 r
  clk_i_G1B2I2 (net)                                                                    2  212.758 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.049    0.000    0.008 &    0.084 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.040             0.021 &    0.105 f
  clk_i_G1B3I1 (net)                                                                    3  200.113 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.040    0.000    0.007 &    0.112 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.034             0.015 &    0.127 r
  clk_i_G1B4I1 (net)                                                                   16  117.869 
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.034    0.000    0.008 &    0.136 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.043             0.145 &    0.280 r
  core/be/be_checker/scheduler/issue_pkt_reg/clk_gate_data_r_reg/ENCLK (net)            1   10.415 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/INP (INVX2)                              0.000    0.043    0.000    0.000 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX4_G2B2I1/ZN (INVX2)                                        0.083             0.054 &    0.335 f
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B1I1 (net)                         2   54.689 
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/INP (INVX8)                             0.000    0.083    0.000    0.001 &    0.336 f
  core/be/be_checker/scheduler/issue_pkt_reg/CTSINVX16_G2B1I2/ZN (INVX8)                                       0.153             0.077 &    0.413 r
  core/be/be_checker/scheduler/issue_pkt_reg/ENCLK_G2B2I2 (net)                       136  327.342 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)                               0.000    0.153    0.000    0.011 &    0.424 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)                                          0.034             0.204 &    0.628 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)                           1    4.073 
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)                                      0.000    0.034    0.000    0.000 &    0.628 f
  data arrival time                                                                                                                         0.628

  clock core_clk (rise edge)                                                                                                     0.000      0.000
  clock source latency                                                                                                           0.000      0.000
  clk_i (in)                                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                                           1  126.741 
  CTSINVX8_G1B8I1/INP (INVX16)                                                                        0.000    0.083    0.000    0.028 &    0.028 r
  CTSINVX8_G1B8I1/ZN (INVX16)                                                                                  0.056             0.035 &    0.063 f
  clk_i_G1B1I1 (net)                                                                    2  169.375 
  CTSINVX4_G1B7I2/INP (INVX32)                                                                        0.000    0.056    0.000    0.003 &    0.067 f
  CTSINVX4_G1B7I2/ZN (INVX32)                                                                                  0.056             0.023 &    0.090 r
  clk_i_G1B2I2 (net)                                                                    2  243.035 
  CTSINVX8_G1B6I1/INP (INVX32)                                                                        0.000    0.063    0.000    0.009 &    0.099 r
  CTSINVX8_G1B6I1/ZN (INVX32)                                                                                  0.050             0.026 &    0.124 f
  clk_i_G1B3I1 (net)                                                                    3  247.294 
  CTSINVX4_G1B5I1/INP (INVX32)                                                                        0.000    0.055    0.000    0.009 &    0.133 f
  CTSINVX4_G1B5I1/ZN (INVX32)                                                                                  0.040             0.018 &    0.151 r
  clk_i_G1B4I1 (net)                                                                   16  131.595 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                         0.000    0.040    0.000    0.000 &    0.151 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                                   0.058             0.037 &    0.189 f
  clk_i_G1B5I1 (net)                                                                    3  137.390 
  core/CTSINVX8_G1B3I2/INP (INVX4)                                                                    0.000    0.059    0.000    0.002 &    0.190 f
  core/CTSINVX8_G1B3I2/ZN (INVX4)                                                                              0.132             0.067 &    0.258 r
  core/clk_i_G1B6I2 (net)                                                              22  145.915 
  core/CTSINVX8_G1B2I1/INP (INVX4)                                                                    0.000    0.133    0.000    0.007 &    0.264 r
  core/CTSINVX8_G1B2I1/ZN (INVX4)                                                                              0.120             0.081 &    0.346 f
  core/clk_i_G1B7I1 (net)                                                               4  131.241 
  core/be/be_calculator/CTSINVX16_G1B1I21/INP (INVX4)                                                 0.000    0.120    0.000    0.003 &    0.349 f
  core/be/be_calculator/CTSINVX16_G1B1I21/ZN (INVX4)                                                           0.275             0.146 &    0.495 r
  core/be/be_calculator/clk_i_G1B8I21 (net)                                           125  327.915 
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)                                    0.000    0.275    0.000    0.001 &    0.496 r
  clock reconvergence pessimism                                                                                                 -0.024      0.472
  library hold time                                                                                                              0.023      0.495
  data required time                                                                                                                        0.495
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.495
  data arrival time                                                                                                                        -0.628
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.133

Report timing status: Processing group core_clk (total endpoints 12562)...10% done.
Report timing status: Processing group core_clk (total endpoints 12562)...20% done.
Report timing status: Processing group core_clk (total endpoints 12562)...30% done.
Report timing status: Processing group core_clk (total endpoints 12562)...40% done.
Report timing status: Processing group core_clk (total endpoints 12562)...50% done.
Report timing status: Processing group core_clk (total endpoints 12562)...60% done.
Report timing status: Processing group core_clk (total endpoints 12562)...70% done.
Report timing status: Processing group core_clk (total endpoints 12562)...80% done.
Report timing status: Processing group core_clk (total endpoints 12562)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 12532 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
