// Seed: 3832979619
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3, id_4, id_5, id_6;
  module_0(
      id_2, id_2, id_1
  );
  wire id_7;
  wire id_8, id_9, id_10;
  assign id_5 = id_5[1];
endmodule
module module_2 ();
  assign id_1.id_1 = id_1;
  logic [7:0] id_2, id_3;
  logic [7:0] id_4, id_5 = id_3, id_6 = id_5;
  wire id_7;
  always $display(id_1, 1, 1);
  assign id_3 = id_5[1][1];
  module_0(
      id_1, id_1, id_7
  );
endmodule
