
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2022      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 *  The register programmings provided in this script are         * 
 *  accurate to the version of Jedec specs and memory             *
 *  models available at the time it was created.  This script     *
 *  will not be maintained for newer releases of Jedec specs      *
 *  or memory models.                                             *

 ******************************************************************
 *                                                                 
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior.
 ******************************************************************
 ******************************************************************/
// REL: seehi.chengdu.sh100-LPDDR4__20220809 Commit ID: 2ddadd2cea5793adea25ae6124a590291c6640e5


//`timescale 10ps/10ps

// ********************************************************************
// Option: IP               : IP Mode                                            = PI
// Option: BL               : Burst Length                                       = 16
// Option: CL               : CAS Latency                                        = 24
// Option: MHZ              : Simulation MHz                                     = 1200
// Option: AP               : Auto Precharge Mode                          (0/1) = 0
// Option: DLLBP            : DLL Bypass Mode                              (0/1) = 0
// Option: HALF             : Half-Memory Support                          (0/1) = 0
// Option: RDIMM            : Registered Dimm Support                      (0/1) = 0
// Option: RSV2             : Reserved                                       (0) = 0
// Option: RDPREAM          : Read Preamble Length                               = 0
// Option: WRPREAM          : Write Preamble Length                              = 0
// Option: BOF              : Burst On the Fly                             (0/1) = 0
// Option: WLS              : Write Latency Set                            (0/1) = 0
// Option: OUT              : Output file                                        = stdout
// Option: WRDBIEN          : Write DBI Enable                             (0/1) = 0
// Option: RDDBIEN          : Read DBI Enable                              (0/1) = 0
// Option: RDPSTMBLE        : RD Postamble En                              (0/1) = 0
// Option: WRPSTMBLE        : WR Postamble En                              (0/1) = 0
// Option: CRC              : CRC En                                       (0/1) = 0
// Option: CRC_RD_EN        : CRC En for Reads                             (0/1) = 0
// Option: DDR5_RDIMM_MODE  : SDR1 SDR2 DDR                              (0/1/2) = 1
// Option: DATA2CMD_Ratio   : Data to CK Frequency Ratio                         = 0
// Option: DVFSC            : Dynamic Voltage Freq Scaling Core            (0/1) = 0
// Option: BANK_Mode        : Bank Architecture for LPDDR5               (0/1/2) = 2
// Option: RD_Link_ECC      : READ Link ECC Support                        (0/1) = 0
// Option: WR_Link_ECC      : WRITE Link ECC Support                       (0/1) = 0
// Option: X8_Device        : Byte Mode Support for LPDDR4 or LPDDR5       (0/1/2) = 0
// Option: PHY_LOW_LAT_MODE : PHY low latency mode                     (0/1/2/3) = 0
// Option: SOMA             : Memory-SOMA file(s)                                = jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim
// Option: PL               : CA Parity Latency                                  = -1
// Option: LRDIMM           : Load Reduced Dimm Support                    (0/1) = 0
// Option: CLA          : RCD Command Latency Adder              (0/1/2/3/4) = 0
// Option: PBR              : PBR mode support                             (0/1) = 0
// Option: FGR        : FGR mode support                             (0/1) = 0
// Option: DDR5_1N_MODE     : 1N/2N Mode                                   (0/1) = 0
// Command-line arguments: jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG PI 16 24 1200 0 0 0 0 0 0 0 0 0 stdout 0 0 0 0 0 0 1 0 0 2 0 0 0 0 jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG -1 0 0 0 0 0
// ********************************************************************
// Memory: jedec_lpddr4_32gb_4266
// Memory: jedec_lpddr4_32gb_4266
// ********************************************************************


//#define                DENALI_PI_00_DATA 0b00000000000000000000101100000000 // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
//#define                DENALI_PI_01_DATA 0b00000000000000010000000100000000 // PI_NOTCARE_PHYUPD:RW:24:1:=0x00 PI_INIT_LVL_EN:RW:16:1:=0x01 PI_NORMAL_LVL_SEQ:RW:8:1:=0x01 PI_RELEASE_DFI:RD:0:1:=0x00
//#define                DENALI_PI_02_DATA 0b00000000011001000000000000000100 // PI_TRAIN_ALL_FREQ_REQ:WR:24:1:=0x00 RESERVED:RW_D:16:8:=0x64 PI_TCMD_GAP:RW:0:16:=0x0004
//#define                DENALI_PI_03_DATA 0b00000001000000000000000000000001 // PI_DFI_PHYMSTR_STATE_SEL_R:RW:24:1:=0x01 PI_DFI_PHYMSTR_CS_STATE_R:RW:16:1:=0x00 PI_DFI_PHYMSTR_TYPE:RW:8:2:=0x00 PI_DFI_VERSION:RW:0:1:=0x01
//#define                DENALI_PI_08_DATA 0b11111111111111111111111111111111 // PI_TPHYMSTR_RESP:RW:0:32:=0xffffffff
//#define                DENALI_PI_09_DATA 0b00000010000000010000000000000000 // PI_FSP1_FREQ:RW:24:5:=0x02 PI_FSP0_FREQ:RW:16:5:=0x01 PI_FSP_FREQ_EN:RW:8:1:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:0:1:=0x00
//#define                DENALI_PI_10_DATA 0b00000000000000000000000000000111 // PI_FREQ_MAP:RW:0:32:=0x00000007
//#define                DENALI_PI_11_DATA 0b00000000000000000000000000000010 // PI_INIT_WORK_FREQ:RW:0:5:=0x02
//#define                DENALI_PI_13_DATA 0b00001111000000000000000100000001 // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_BOOT_FROM_WORK_FREQ:RW:0:1:=0x01
//#define                DENALI_PI_14_DATA 0b00000011000000000000000000001111 // PI_VRCG_EN:RW:24:3:=0x03 PI_BYPASS_MC_CKE:RW:16:4:=0x00 PI_SRX_LVL_TARGET_CS_EN:RW:8:1:=0x00 PI_MC_CS_MAP:RW:0:4:=0x0f
//#define                DENALI_PI_15_DATA 0b00000000000000010000000100000001 // RESERVED:RW:24:1:=0x00 PI_MCAREF_FORWARD_ONLY:RW:16:1:=0x01 PI_UNMAP_RESET:RW:8:1:=0x01 PI_UNMAP_CS:RW:0:1:=0x01
//#define                DENALI_PI_16_DATA 0b00000000000000000000000000000101 // PI_ON_DFIBUS:RD:24:1:=0x00 PI_TREF_INTERVAL:RW:0:20:=0x000005
//#define                DENALI_PI_26_DATA 0b00000001000000010000000000000000 // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_DFI40_POLARITY:RW:16:1:=0x01 PI_SRE_PERIOD_EN:RW:8:1:=0x00 PI_DFS_PERIOD_EN:RW:0:1:=0x00
//#define                DENALI_PI_27_DATA 0b00101000000001010000000100000000 // PI_WLMRD:RW:24:6:=0x28 PI_WLDQSEN:RW:16:6:=0x05 PI_WRLVL_CS_SW:RW:8:4:=0x01 PI_WRLVL_REQ:WR:0:1:=0x00
//#define                DENALI_PI_29_DATA 0b00001111000000000000000000000000 // PI_WRLVL_CS_MAP:RW:24:4:=0x0f PI_WRLVL_ROTATE:RW:16:1:=0x00 PI_WRLVL_RESP_MASK:RW:8:4:=0x00 PI_WRLVL_DISABLE_DFS:RW:0:1:=0x00
//#define                DENALI_PI_30_DATA 0b00000000000000000011001000000000 // PI_TDFI_WRLVL_EN:RW:8:8:=0x32 PI_WRLVL_ERROR_STATUS:RD:0:1:=0x00
//#define                DENALI_PI_33_DATA 0b00000001000000010010000000000010 // PI_TODTH_RD:RW:24:4:=0x01 PI_TODTH_WR:RW:16:4:=0x01 PI_WRLVL_EN_OFF_TIMING:RW:8:8:=0x20 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
//#define                DENALI_PI_34_DATA 0b00000001000000000000000000000001 // PI_RDLVL_CS_SW:RW:24:4:=0x01 PI_RDLVL_GATE_REQ:WR:16:1:=0x00 PI_RDLVL_REQ:WR:8:1:=0x00 PI_ODT_VALUE:RW:0:4:=0x01
//#define                DENALI_PI_35_DATA 0b00000000000000000000000010101010 // PI_RDLVL_PAT_0:RW:0:32:=0x000000aa
//#define                DENALI_PI_36_DATA 0b00000000000000000000000001010101 // PI_RDLVL_PAT_1:RW:0:32:=0x00000055
//#define                DENALI_PI_37_DATA 0b00000000000000000000000010110101 // PI_RDLVL_PAT_2:RW:0:32:=0x000000b5
//#define                DENALI_PI_38_DATA 0b00000000000000000000000001001010 // PI_RDLVL_PAT_3:RW:0:32:=0x0000004a
//#define                DENALI_PI_39_DATA 0b00000000000000000000000001010110 // PI_RDLVL_PAT_4:RW:0:32:=0x00000056
//#define                DENALI_PI_40_DATA 0b00000000000000000000000010101001 // PI_RDLVL_PAT_5:RW:0:32:=0x000000a9
//#define                DENALI_PI_41_DATA 0b00000000000000000000000010101001 // PI_RDLVL_PAT_6:RW:0:32:=0x000000a9
//#define                DENALI_PI_42_DATA 0b00000000000000000000000010110101 // PI_RDLVL_PAT_7:RW:0:32:=0x000000b5
//#define                DENALI_PI_45_DATA 0b00000000000011110000111100000000 // PI_RDLVL_GATE_CS_MAP:RW:16:4:=0x0f PI_RDLVL_CS_MAP:RW:8:4:=0x0f PI_RDLVL_GATE_ROTATE:RW:0:1:=0x00
//#define                DENALI_PI_46_DATA 0b00000000000000000000000000011001 // PI_TDFI_RDLVL_RR:RW:0:10:=0x0019
//#define                DENALI_PI_47_DATA 0b00000000000000000000011111010000 // PI_TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
//#define                DENALI_PI_48_DATA 0b00000000000000000000001100000000 // PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
//#define                DENALI_PI_51_DATA 0b00000001000000000000000000000000 // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
//#define                DENALI_PI_52_DATA 0b00000000000000010000000100000001 // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
//#define                DENALI_PI_53_DATA 0b00000001000000000000000000000000 // PI_CALVL_CS_SW:RW:24:4:=0x01 PI_CALVL_REQ:WR:16:1:=0x00 PI_TDFI_PHY_WRLAT:RD:8:7:=0x00 PI_TDFI_RDDATA_EN:RD:0:7:=0x00
//#define                DENALI_PI_54_DATA 0b00000000000000000000001100000000 // PI_CALVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_CALVL_PERIODIC:RW:16:1:=0x00 PI_CALVL_SEQ_EN:RW:8:2:=0x03 RESERVED:RW:0:4:=0x00
//#define                DENALI_PI_55_DATA 0b00010111000011110000000000000000 // PI_TDFI_CALVL_EN:RW:24:8:=0x17 PI_CALVL_CS_MAP:RW:16:4:=0x0f PI_CALVL_ROTATE:RW:8:1:=0x00 PI_CALVL_DISABLE_DFS:RW:0:1:=0x00
//#define                DENALI_PI_59_DATA 0b00001010000010100001010000001010 // PI_TCAEXT:RW:24:5:=0x0a PI_TCACKEH:RW:16:5:=0x0a PI_TCAMRD:RW:8:7:=0x14 PI_TCACKEL:RW:0:5:=0x0a
//#define                DENALI_PI_60_DATA 0b00010000000000100000010000000001 // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:16:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:8:4:=0x04 PI_CA_TRAIN_VREF_EN:RW:0:1:=0x01
//#define                DENALI_PI_61_DATA 0b00000000000000000000000000000010 // PI_CALVL_PAT_1:RW:24:6:=0x00 PI_CALVL_PAT_0:RW:16:6:=0x00 PI_SW_CA_TRAIN_VREF:RW:8:7:=0x00 PI_CALVL_STROBE_NUM:RW:0:5:=0x02
//#define                DENALI_PI_62_DATA 0b00000001000000110000000000000000 // PI_CALVL_MODE:RW:24:1:=0x01 PI_CALVL_PAT_NUM:RW:16:2:=0x03 PI_CALVL_PAT_3:RW:8:6:=0x00 PI_CALVL_PAT_2:RW:0:6:=0x00
//#define                DENALI_PI_63_DATA 0b00001011000000000000010000000100 // PI_TDFI_INIT_COMPLETE_MIN:RW:24:8:=0x0b PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:16:1:=0x00 PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:8:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:0:8:=0x04
//#define                DENALI_PI_64_DATA 0b00000111000001010000010100001000 // PI_TCKCKEL_F2:RW:24:4:=0x07 PI_TCKCKEL_F1:RW:16:4:=0x05 PI_TCKCKEL_F0:RW:8:4:=0x05 PI_TCKCKEH:RW:0:4:=0x08
//#define                DENALI_PI_65_DATA 0b00000000000000010000000100000000 // PI_WDQLVL_RESP_MASK:RW:24:4:=0x00 PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:4:=0x01 PI_MC_DFS_PI_SET_VREF_ENABLE:RW:0:1:=0x00
//#define                DENALI_PI_66_DATA 0b00000010000001000000111100000000 // PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:24:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:16:5:=0x04 PI_WDQLVL_CS_MAP:RW:8:4:=0x0f PI_WDQLVL_ROTATE:RW:0:1:=0x00
//#define                DENALI_PI_67_DATA 0b00000001000000000001000000000000 // PI_WDQLVL_CS_SW:RW:24:4:=0x01 PI_WDQLVL_REQ:WR:16:1:=0x00 PI_WDQLVL_PERIODIC_NUM:RW:8:8:=0x10 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
//#define                DENALI_PI_68_DATA 0b00000000000000000000000000110100 // PI_TDFI_WDQLVL_EN:RW:0:8:=0x34
//#define                DENALI_PI_73_DATA 0b01010101010101010101010101010101 // PI_USER_PATT0:RW:0:32:=0x55555555
//#define                DENALI_PI_74_DATA 0b10101010101010101010101010101010 // PI_USER_PATT1:RW:0:32:=0xAAAAAAAA
//#define                DENALI_PI_75_DATA 0b01010101010101010101010101010101 // PI_USER_PATT2:RW:0:32:=0x55555555
//#define                DENALI_PI_76_DATA 0b10101010101010101010101010101010 // PI_USER_PATT3:RW:0:32:=0xAAAAAAAA
//#define                DENALI_PI_77_DATA 0b00000000000000000101010101010101 // PI_USER_PATT4:RW:0:16:=0x5555
//#define                DENALI_PI_78_DATA 0b00000000000000000000000000000001 // PI_PRBS23_0_SEED:RW:0:23:=0x000001
//#define                DENALI_PI_79_DATA 0b00000000000000000000000000000010 // PI_PRBS23_1_SEED:RW:0:23:=0x000002
//#define                DENALI_PI_80_DATA 0b00000000000000100000000000000001 // PI_PRBS15_1_SEED:RW:16:15:=0x0002 PI_PRBS15_0_SEED:RW:0:15:=0x0001
//#define                DENALI_PI_81_DATA 0b00000000000000100000000000000001 // PI_PRBS11_1_SEED:RW:16:11:=0x0002 PI_PRBS11_0_SEED:RW:0:11:=0x0001
//#define                DENALI_PI_82_DATA 0b00000010000000010000001000000001 // PI_PRBS7_1_SEED:RW:24:7:=0x02 PI_PRBS7_0_SEED:RW:16:7:=0x01 PI_PRBS8_1_SEED:RW:8:8:=0x02 PI_PRBS8_0_SEED:RW:0:8:=0x01
//#define                DENALI_PI_83_DATA 0b00000000000000000000000000001111 // PI_PRBS_LENGTH_DIV_F0:RW:24:5:=0x00 PI_PRBS_LENGTH:RW:0:24:=0x00000f
//#define                DENALI_PI_94_DATA 0b10101010101010100101010101010101 // PI_CUSTOM_PATT1:RW:16:16:=0xAAAA PI_CUSTOM_PATT0:RW:0:16:=0x5555
//#define                DENALI_PI_95_DATA 0b11001100110011001001100110011001 // PI_CUSTOM_PATT3:RW:16:16:=0xCCCC PI_CUSTOM_PATT2:RW:0:16:=0x9999
//#define                DENALI_PI_97_DATA 0b00000000000000001010101010101010 // PI_INVERT_PATT1:RW:0:18:=0x00aaaa
//#define                DENALI_PI_98_DATA 0b00000000000000000011001100110011 // PI_INVERT_PATT2:RW:0:18:=0x003333
//#define                DENALI_PI_99_DATA 0b00000000000000001100110011001100 // PI_INVERT_PATT3:RW:0:18:=0x00cccc
//#define               DENALI_PI_101_DATA 0b00000000000000111111111111111111 // PI_FIX_PATT1:RW:0:18:=0x03ffff
//#define               DENALI_PI_102_DATA 0b00000000000000000011001100110011 // PI_FIX_PATT2:RW:0:18:=0x003333
//#define               DENALI_PI_103_DATA 0b00000000000000001100110011001100 // PI_FIX_PATT3:RW:0:18:=0x00cccc
//#define               DENALI_PI_105_DATA 0b00000011011011011011011011011011 // PI_DQ_TYPE_PATT1_EVEN:RW:0:27:=0x036DB6DB
//#define               DENALI_PI_106_DATA 0b00000000001001001001001001001001 // PI_DQ_TYPE_PATT2_EVEN:RW:0:27:=0x00249249
//#define               DENALI_PI_107_DATA 0b00000000101101101101101101101101 // PI_DQ_TYPE_PATT3_EVEN:RW:0:27:=0x00B6DB6D
//#define               DENALI_PI_113_DATA 0b00000011011011011011011011011011 // PI_DQ_TYPE_PATT1_ODD:RW:0:27:=0x036DB6DB
//#define               DENALI_PI_114_DATA 0b00000000001001001001001001001001 // PI_DQ_TYPE_PATT2_ODD:RW:0:27:=0x00249249
//#define               DENALI_PI_115_DATA 0b00000000101101101101101101101101 // PI_DQ_TYPE_PATT3_ODD:RW:0:27:=0x00B6DB6D
//#define               DENALI_PI_121_DATA 0b00000000000000000000000100000000 // PI_ROW_DIFF:RW:24:3:=0x00 PI_BANK_DIFF:RW:16:2:=0x00 PI_PARALLEL_WDQLVL_EN:RW:8:1:=0x01 PI_DQS_OSC_PERIOD_EN:RW:0:1:=0x00
//#define               DENALI_PI_134_DATA 0b00000000000000000000000000000001 // PI_WDQLVL_FINAL_VREF_OFFSET_F1:RW:24:4:=0x00 PI_WDQLVL_FINAL_VREF_OFFSET_F0:RW:16:4:=0x00 PI_WDQLVL_VREF_OUTLIER:RW:8:3:=0x00 PI_WDQLVL_BS_VREF_EN:RW:0:1:=0x01
//#define               DENALI_PI_158_DATA 0b00000000000000010000000000000000 // PI_CALVL_VREF_OUTLIER:RW:24:3:=0x00 PI_CALVL_BS_VREF_EN:RW:16:1:=0x01 PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F2:RD:0:12:=0x0000
//#define               DENALI_PI_183_DATA 0b00000000000010000000000000000000 // PI_TRFC_TICK_PLUS_ADJ:RW_D:24:4:=0x00 PI_TCCD:RW:16:5:=0x08 PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F2:RD:0:12:=0x0000
//#define               DENALI_PI_184_DATA 0b00000010000000000000001000000000 // PI_WL_TICK_PLUS_ADJ:RW_D:24:4:=0x02 PI_RL_TICK_MINUS_ADJ:RW_D:16:4:=0x00 PI_RL_TICK_PLUS_ADJ:RW_D:8:4:=0x02 PI_TRFC_TICK_MINUS_ADJ:RW_D:0:4:=0x00
//#define               DENALI_PI_185_DATA 0b00000001000000000000000100000000 // PI_TMRD_TICK_PLUS_ADJ:RW_D:24:4:=0x01 PI_TMRR_TICK_MINUS_ADJ:RW_D:16:4:=0x00 PI_TMRR_TICK_PLUS_ADJ:RW_D:8:4:=0x01 PI_WL_TICK_MINUS_ADJ:RW_D:0:4:=0x00
//#define               DENALI_PI_186_DATA 0b00000001000000000000000000000000 // PI_TRAS_TICK_PLUS_ADJ:RW_D:24:4:=0x01 PI_TRP_TICK_MINUS_ADJ:RW_D:16:4:=0x00 PI_TRP_TICK_PLUS_ADJ:RW_D:8:4:=0x00 PI_TMRD_TICK_MINUS_ADJ:RW_D:0:4:=0x00
//#define               DENALI_PI_187_DATA 0b00000010000000000000001000000000 // PI_TWTR_TICK_PLUS_ADJ:RW_D:24:4:=0x02 PI_TRTP_TICK_MINUS_ADJ:RW_D:16:4:=0x00 PI_TRTP_TICK_PLUS_ADJ:RW_D:8:4:=0x02 PI_TRAS_TICK_MINUS_ADJ:RW_D:0:4:=0x00
//#define               DENALI_PI_188_DATA 0b00000000000000000000001000000000 // PI_TWR_TICK_MINUS_ADJ:RW_D:16:4:=0x00 PI_TWR_TICK_PLUS_ADJ:RW_D:8:4:=0x02 PI_TWTR_TICK_MINUS_ADJ:RW_D:0:4:=0x00
//#define               DENALI_PI_209_DATA 0b00000000000000000000010000000000 // PI_CMD_SWAP_EN:RW_D:24:1:=0x00 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:33:=0x00
//#define               DENALI_PI_210_DATA 0b00000011000000100000000100000000 // PI_ADDR_MUX_3:RW_D:24:4:=0x03 PI_ADDR_MUX_2:RW_D:16:4:=0x02 PI_ADDR_MUX_1:RW_D:8:4:=0x01 PI_ADDR_MUX_0:RW_D:0:4:=0x00
//#define               DENALI_PI_211_DATA 0b00000111000001100000010100000100 // PI_ADDR_MUX_7:RW_D:24:4:=0x07 PI_ADDR_MUX_6:RW_D:16:4:=0x06 PI_ADDR_MUX_5:RW_D:8:4:=0x05 PI_ADDR_MUX_4:RW_D:0:4:=0x04
//#define               DENALI_PI_212_DATA 0b00001011000010100000100100001000 // PI_ADDR_MUX_11:RW_D:24:4:=0x0b PI_ADDR_MUX_10:RW_D:16:4:=0x0a PI_ADDR_MUX_9:RW_D:8:4:=0x09 PI_ADDR_MUX_8:RW_D:0:4:=0x08
//#define               DENALI_PI_213_DATA 0b00000010000000010000000000000000 // PI_DATA_BYTE_SWAP_SLICE2:RW_D:24:2:=0x02 PI_DATA_BYTE_SWAP_SLICE1:RW_D:16:2:=0x01 PI_DATA_BYTE_SWAP_SLICE0:RW_D:8:2:=0x00 PI_DATA_BYTE_SWAP_EN:RW_D:0:1:=0x00
//#define               DENALI_PI_214_DATA 0b00000000000010000000000100000011 // PI_TDFI_CTRLUPD_MIN:RW:16:16:=0x0008 PI_CTRLUPD_REQ_PER_AREF_EN:RW:8:1:=0x01 PI_DATA_BYTE_SWAP_SLICE3:RW_D:0:2:=0x03
//#define               DENALI_PI_216_DATA 0b00000000000000010000000000001000 // PI_BIST_ADDR_CHECK:RW:16:1:=0x01 PI_BIST_DATA_CHECK:RW:8:1:=0x00 PI_ADDR_SPACE:RW:0:8:=0x08
//#define               DENALI_PI_218_DATA 0b00000000000000101010101000000000 // PI_MBIST_R2R_SCALE:RW:24:3:=0x00 PI_MBIST_R2W_SCALE:RW:16:3:=0x02 PI_MBIST_INIT_PATTERN:RW:8:8:=0xaa PI_BIST_START_ADDRESS:RW:0:33:=0x00
//#define               DENALI_PI_219_DATA 0b00000000000000000000000100000000 // PI_MBIST_DATACHECK_COL_STRIPE:RW:24:2:=0x00 PI_MBIST_ADDRCHECK_COL_STRIPE:RW:16:2:=0x00 PI_MBIST_W2R_SCALE:RW:8:3:=0x01 PI_MBIST_W2W_SCALE:RW:0:3:=0x00
//#define               DENALI_PI_222_DATA 0b00000000000000010000000000000000 // PI_BIST_ERR_STOP:RW:16:12:=0x0001 PI_BIST_ERR_COUNT:RD:0:12:=0x0000
//#define               DENALI_PI_262_DATA 0b00000000000000000000000000001011 // PI_TRST_PWRON:RW:0:32:=0x0000000b
//#define               DENALI_PI_263_DATA 0b00000000000000000000000000011100 // PI_CKE_INACTIVE:RW:0:32:=0x0000001c
//#define               DENALI_PI_264_DATA 0b00000000000000000000000100000000 // PI_DLL_RST_DELAY:RW:16:16:=0x0000 PI_DRAM_INIT_EN:RW:8:1:=0x01 PI_DLL_RST:RW+:0:1:=0x00
//#define               DENALI_PI_269_DATA 0b00000011000000010000000000000000 // RESERVED:RW:24:3:=0x03 RESERVED:RW:16:1:=0x01 PI_ZQ_REQ_PENDING:RD:8:1:=0x00 RESERVED:WR:0:4:=0x00
//#define               DENALI_PI_270_DATA 0b00000001000000000000000100000000 // PI_MONITOR_SRC_SEL_1:RW:24:5:=0x01 PI_MONITOR_0:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_0:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_0:RW:0:5:=0x00
//#define               DENALI_PI_271_DATA 0b00000001000000100000000000000001 // PI_MONITOR_CAP_SEL_2:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_2:RW:16:5:=0x02 PI_MONITOR_1:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_1:RW:0:1:=0x01
//#define               DENALI_PI_272_DATA 0b00000000000000010000001100000000 // PI_MONITOR_3:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_3:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_3:RW:8:5:=0x03 PI_MONITOR_2:RD:0:8:=0x00
//#define               DENALI_PI_273_DATA 0b00000101000000000000000100000100 // PI_MONITOR_SRC_SEL_5:RW:24:5:=0x05 PI_MONITOR_4:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_4:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_4:RW:0:5:=0x04
//#define               DENALI_PI_274_DATA 0b00000001000001100000000000000001 // PI_MONITOR_CAP_SEL_6:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_6:RW:16:5:=0x06 PI_MONITOR_5:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_5:RW:0:1:=0x01
//#define               DENALI_PI_275_DATA 0b00000000000000010000011100000000 // PI_MONITOR_7:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_7:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_7:RW:8:5:=0x07 PI_MONITOR_6:RD:0:8:=0x00
//#define               DENALI_PI_278_DATA 0b00000000000000010000000000000001 // RESERVED:RW:24:1:=0x00 PI_POWER_REDUC_EN:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PI_PHYMSTR_TYPE:RW:0:2:=0x01
//#define               DENALI_PI_282_DATA 0b00000001000000000000000000000000 // PI_WRLVL_MAX_STROBE_PEND:RW:24:8:=0x01 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
//#define               DENALI_PI_283_DATA 0b00000000000000000000000000000011 // PI_TREF_DIV4_SEL:RW:16:1:=0x00 PI_TREFBW_THR:RW:0:9:=0x0003
//#define               DENALI_PI_285_DATA 0b00000000000000010000000000000000 // PI_CATR:RW:24:4:=0x00 PI_PARALLEL_CALVL_EN:RW:16:1:=0x01 RESERVED:RW:8:5:=0x00 RESERVED:RW:0:1:=0x00
//#define               DENALI_PI_287_DATA 0b00000000000000100000000100000010 // PI_PHASE1_FLAG_DISABLE:RW:24:1:=0x00 PI_DATA_FREQ_RATIO:RW:16:2:=0x02 PI_MC_CMD_FREQ_RATIO:RW:8:2:=0x01 PI_CMD_FREQ_RATIO:RW:0:2:=0x02
//#define               DENALI_PI_289_DATA 0b00000000000000110000000000000000 // PI_WRDATA_TUNE_MINUS:RW:24:2:=0x00 PI_WRDATA_TUNE_PLUS:RW:16:2:=0x03 PI_RDDATA_EN_TUNE_MINUS:RW:8:4:=0x00 PI_RDDATA_EN_TUNE_PLUS:RW:0:4:=0x00
//#define               DENALI_PI_290_DATA 0b00000000000000001101111111001000 // PI_AREF_TICK1_VALID:RW:24:8:=0x00 PI_AREF_TICK1:RW:16:8:=0x00 PI_AREF_TICK0_VALID:RW:8:8:=0xdf PI_AREF_TICK0:RW:0:8:=0xc8
//#define               DENALI_PI_291_DATA 0b00000000110111111101100000000001 // PI_SRE_TICK1:RW:24:8:=0x00 PI_SRE_TICK0_VALID:RW:16:8:=0xdf PI_SRE_TICK0:RW:8:8:=0xd8 PI_AREF_CMD_COUNT:RW:0:3:=0x01
//#define               DENALI_PI_292_DATA 0b11011111110101000000000100000000 // PI_SRX_TICK0_VALID:RW:24:8:=0xdf PI_SRX_TICK0:RW:16:8:=0xd4 PI_SRE_CMD_COUNT:RW:8:3:=0x01 PI_SRE_TICK1_VALID:RW:0:8:=0x00
//#define               DENALI_PI_293_DATA 0b11000110000000010000000000000000 // PI_FSPOP_FSPWR_TICK0:RW:24:8:=0xc6 PI_SRX_CMD_COUNT:RW:16:3:=0x01 PI_SRX_TICK1_VALID:RW:8:8:=0x00 PI_SRX_TICK1:RW:0:8:=0x00
//#define               DENALI_PI_294_DATA 0b00000010110111110100110111011111 // PI_TSDO_F0:RW:24:8:=0x02 PI_FSPOP_FSPWR_TICK1_VALID:RW:16:8:=0xdf PI_FSPOP_FSPWR_TICK1:RW:8:8:=0x4d PI_FSPOP_FSPWR_TICK0_VALID:RW:0:8:=0xdf
//#define               DENALI_PI_295_DATA 0b00000000000000000001100100001000 // PI_TSDO_F2:RW:8:8:=0x19 PI_TSDO_F1:RW:0:8:=0x08
//#define               DENALI_PI_296_DATA 0b00000000000000000000000000110000 // PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x30
//#define               DENALI_PI_297_DATA 0b00000000000000000000000000110111 // PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:0:8:=0x37
//#define               DENALI_PI_298_DATA 0b00000000000000100000000001001101 // PI_ZQINIT_F0:RW_D:8:12:=0x0200 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:0:8:=0x4d
//#define               DENALI_PI_299_DATA 0b00000010000000000000001000000000 // PI_ZQINIT_F2:RW_D:16:12:=0x0200 PI_ZQINIT_F1:RW_D:0:12:=0x0200
//#define               DENALI_PI_300_DATA 0b00000110000000000000011000000100 // PI_WRLAT_F1:RW:24:7:=0x06 PI_CASLAT_LIN_F0:RW:16:7:=0x00 PI_CASLAT_F0:RW:8:7:=0x06 PI_WRLAT_F0:RW:0:7:=0x04
//#define               DENALI_PI_301_DATA 0b00011000000011000000000000001010 // PI_CASLAT_F2:RW:24:7:=0x18 PI_WRLAT_F2:RW:16:7:=0x0c PI_CASLAT_LIN_F1:RW:8:7:=0x00 PI_CASLAT_F1:RW:0:7:=0x0a
//#define               DENALI_PI_302_DATA 0b00000000000000000001010100000000 // PI_TRFC_F0:RW:8:10:=0x0015 PI_CASLAT_LIN_F2:RW:0:7:=0x00
//#define               DENALI_PI_303_DATA 0b00000000000000000000000011001111 // PI_TREF_F0:RW:0:20:=0x0000cf
//#define               DENALI_PI_304_DATA 0b00000000000000000000000010011000 // PI_TRFC_F1:RW:0:10:=0x0098
//#define               DENALI_PI_305_DATA 0b00000000000000000000011000010011 // PI_TREF_F1:RW:0:20:=0x000613
//#define               DENALI_PI_306_DATA 0b00000000000000000000000111001001 // PI_TRFC_F2:RW:0:10:=0x01c9
//#define               DENALI_PI_307_DATA 0b00000100000000000001001001001010 // PI_TDFI_CTRL_DELAY_F0:RW_D:24:4:=0x04 PI_TREF_F2:RW:0:20:=0x00124a
//#define               DENALI_PI_308_DATA 0b00000001000000000000010000000100 // PI_WRLVL_EN_F0:RW:24:2:=0x01 PI_WRLVL_WICA_EN:RW:16:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:0:4:=0x04
//#define               DENALI_PI_309_DATA 0b00000000000000010000000000011101 // PI_WRLVL_EN_F1:RW:16:2:=0x01 PI_TDFI_WRLVL_WW_F0:RW:0:10:=0x001d
//#define               DENALI_PI_310_DATA 0b00000000000000010000000000011101 // PI_WRLVL_EN_F2:RW:16:2:=0x01 PI_TDFI_WRLVL_WW_F1:RW:0:10:=0x001d
//#define               DENALI_PI_311_DATA 0b00000000000000000000000000011101 // PI_ODT_EN_F0:RW:24:1:=0x00 PI_TODTL_2CMD_F0:RW:16:8:=0x00 PI_TDFI_WRLVL_WW_F2:RW:0:10:=0x001d
//#define               DENALI_PI_314_DATA 0b00000001000000010000000000000000 // PI_RDLVL_GATE_EN_F0:RW:24:2:=0x01 PI_RDLVL_EN_F0:RW:16:2:=0x01 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
//#define               DENALI_PI_315_DATA 0b00000001000000010000000100000001 // PI_RDLVL_GATE_EN_F2:RW:24:2:=0x01 PI_RDLVL_EN_F2:RW:16:2:=0x01 PI_RDLVL_GATE_EN_F1:RW:8:2:=0x01 PI_RDLVL_EN_F1:RW:0:2:=0x01
//#define               DENALI_PI_316_DATA 0b00000000000000000000001100000000 // PI_RDLVL_RXCAL_EN_F0:RW:24:2:=0x00 PI_RDLVL_PAT0_EN_F0:RW:16:2:=0x00 PI_RDLVL_VREF_EN_F0:RW:8:4:=0x03 PI_RDLVL_RDDQ_EN_F0:RW:0:4:=0x00
//#define               DENALI_PI_317_DATA 0b00000011000000000000001100000000 // PI_RDLVL_VREF_EN_F1:RW:24:4:=0x03 PI_RDLVL_RDDQ_EN_F1:RW:16:4:=0x00 PI_RDLVL_MULTI_EN_F0:RW:8:4:=0x03 PI_RDLVL_DFE_EN_F0:RW:0:4:=0x00
//#define               DENALI_PI_318_DATA 0b00000011000000000000000000000000 // PI_RDLVL_MULTI_EN_F1:RW:24:4:=0x03 PI_RDLVL_DFE_EN_F1:RW:16:4:=0x00 PI_RDLVL_RXCAL_EN_F1:RW:8:2:=0x00 PI_RDLVL_PAT0_EN_F1:RW:0:2:=0x00
//#define               DENALI_PI_319_DATA 0b00000000000000000000001100000000 // PI_RDLVL_RXCAL_EN_F2:RW:24:2:=0x00 PI_RDLVL_PAT0_EN_F2:RW:16:2:=0x00 PI_RDLVL_VREF_EN_F2:RW:8:4:=0x03 PI_RDLVL_RDDQ_EN_F2:RW:0:4:=0x00
//#define               DENALI_PI_320_DATA 0b00000111000001000000001100000000 // PI_RDLAT_ADJ_F1:RW:24:7:=0x07 PI_RDLAT_ADJ_F0:RW:16:7:=0x04 PI_RDLVL_MULTI_EN_F2:RW:8:4:=0x03 PI_RDLVL_DFE_EN_F2:RW:0:4:=0x00
//#define               DENALI_PI_321_DATA 0b00001000000001000000001000001111 // PI_WRLAT_ADJ_F2:RW:24:7:=0x08 PI_WRLAT_ADJ_F1:RW:16:7:=0x04 PI_WRLAT_ADJ_F0:RW:8:7:=0x02 PI_RDLAT_ADJ_F2:RW:0:7:=0x0f
//#define               DENALI_PI_322_DATA 0b00000000000001000000001000000010 // PI_TDFI_PHY_WRDATA_F2:RW:16:3:=0x04 PI_TDFI_PHY_WRDATA_F1:RW:8:3:=0x02 PI_TDFI_PHY_WRDATA_F0:RW:0:3:=0x02
//#define               DENALI_PI_323_DATA 0b00000000000011000000000000110100 // PI_TDFI_CALVL_CAPTURE_F0:RW:16:10:=0x000c PI_TDFI_CALVL_CC_F0:RW:0:10:=0x0034
//#define               DENALI_PI_324_DATA 0b00000000000011110000000000110111 // PI_TDFI_CALVL_CAPTURE_F1:RW:16:10:=0x000f PI_TDFI_CALVL_CC_F1:RW:0:10:=0x0037
//#define               DENALI_PI_325_DATA 0b00000000000110000000000001000000 // PI_TDFI_CALVL_CAPTURE_F2:RW:16:10:=0x0018 PI_TDFI_CALVL_CC_F2:RW:0:10:=0x0040
//#define               DENALI_PI_326_DATA 0b00000001000000010000000100000001 // PI_TMRZ_F0:RW:24:5:=0x01 PI_CALVL_EN_F2:RW:16:2:=0x01 PI_CALVL_EN_F1:RW:8:2:=0x01 PI_CALVL_EN_F0:RW:0:2:=0x01
//#define               DENALI_PI_327_DATA 0b00000000000000010000000000001110 // PI_TMRZ_F1:RW:16:5:=0x01 PI_TCAENT_F0:RW:0:14:=0x000e
//#define               DENALI_PI_328_DATA 0b00000000000000100000000001100100 // PI_TMRZ_F2:RW:16:5:=0x02 PI_TCAENT_F1:RW:0:14:=0x0064
//#define               DENALI_PI_329_DATA 0b00000001000000000000000100101101 // PI_TDFI_CASEL_F0:RW:24:5:=0x01 PI_TDFI_CACSCA_F0:RW:16:5:=0x00 PI_TCAENT_F2:RW:0:14:=0x012d
//#define               DENALI_PI_330_DATA 0b00000000000011110000000000001111 // PI_TVREF_LONG_F0:RW:16:10:=0x000f PI_TVREF_SHORT_F0:RW:0:10:=0x000f
//#define               DENALI_PI_331_DATA 0b00000000000001110000000000001100 // PI_TVRCG_DISABLE_F0:RW:16:10:=0x0007 PI_TVRCG_ENABLE_F0:RW:0:10:=0x000c
//#define               DENALI_PI_332_DATA 0b00000000011001010000000100000000 // PI_TVREF_SHORT_F1:RW:16:10:=0x0065 PI_TDFI_CASEL_F1:RW:8:5:=0x01 PI_TDFI_CACSCA_F1:RW:0:5:=0x00
//#define               DENALI_PI_333_DATA 0b00000000010100010000000001100101 // PI_TVRCG_ENABLE_F1:RW:16:10:=0x0051 PI_TVREF_LONG_F1:RW:0:10:=0x0065
//#define               DENALI_PI_334_DATA 0b00000001000000000000000000101001 // PI_TDFI_CASEL_F2:RW:24:5:=0x01 PI_TDFI_CACSCA_F2:RW:16:5:=0x00 PI_TVRCG_DISABLE_F1:RW:0:10:=0x0029
//#define               DENALI_PI_335_DATA 0b00000001001011100000000100101110 // PI_TVREF_LONG_F2:RW:16:10:=0x012e PI_TVREF_SHORT_F2:RW:0:10:=0x012e
//#define               DENALI_PI_336_DATA 0b00000000011110100000000011110010 // PI_TVRCG_DISABLE_F2:RW:16:10:=0x007a PI_TVRCG_ENABLE_F2:RW:0:10:=0x00f2
//#define               DENALI_PI_337_DATA 0b00011010000000010001111000011010 // PI_CALVL_VREF_INITIAL_START_POINT_F1:RW:24:7:=0x1a PI_CALVL_VREF_DELTA_F0:RW:16:4:=0x01 PI_CALVL_VREF_INITIAL_STOP_POINT_F0:RW:8:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT_F0:RW:0:7:=0x1a
//#define               DENALI_PI_338_DATA 0b00011110000110100000000100011110 // PI_CALVL_VREF_INITIAL_STOP_POINT_F2:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT_F2:RW:16:7:=0x1a PI_CALVL_VREF_DELTA_F1:RW:8:4:=0x01 PI_CALVL_VREF_INITIAL_STOP_POINT_F1:RW:0:7:=0x1e
//#define               DENALI_PI_339_DATA 0b00001010000001110000011000000001 // PI_TMRWCKEL_F0:RW:24:8:=0x0a PI_TXP_F0:RW:16:5:=0x07 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_CALVL_VREF_DELTA_F2:RW:0:4:=0x01
//#define               DENALI_PI_340_DATA 0b00001010000001110000011000001101 // PI_TMRWCKEL_F1:RW:24:8:=0x0a PI_TXP_F1:RW:16:5:=0x07 PI_TDFI_CALVL_STROBE_F1:RW:8:4:=0x06 PI_TCKELCK_F0:RW:0:5:=0x0d
//#define               DENALI_PI_341_DATA 0b00010010000011010000100000001101 // PI_TMRWCKEL_F2:RW:24:8:=0x12 PI_TXP_F2:RW:16:5:=0x0d PI_TDFI_CALVL_STROBE_F2:RW:8:4:=0x08 PI_TCKELCK_F1:RW:0:5:=0x0d
//#define               DENALI_PI_342_DATA 0b00000000000011000000000000010000 // PI_TDFI_INIT_START_F0:RW:8:24:=0x000c00 PI_TCKELCK_F2:RW:0:5:=0x10
//#define               DENALI_PI_343_DATA 0b00000000000000000001000000000000 // PI_TDFI_INIT_COMPLETE_F0:RW:0:24:=0x001000
//#define               DENALI_PI_344_DATA 0b00000000000000000000110000000000 // PI_TDFI_INIT_START_F1:RW:0:24:=0x000c00
//#define               DENALI_PI_345_DATA 0b00000000000000000001000000000000 // PI_TDFI_INIT_COMPLETE_F1:RW:0:24:=0x001000
//#define               DENALI_PI_346_DATA 0b00000000000000000000110000000000 // PI_TDFI_INIT_START_F2:RW:0:24:=0x000c00
//#define               DENALI_PI_347_DATA 0b00000010000000000001000000000000 // PI_TCKEHDQS_F0:RW:24:6:=0x02 PI_TDFI_INIT_COMPLETE_F2:RW:0:24:=0x001000
//#define               DENALI_PI_348_DATA 0b00000000000100100000000000001110 // PI_TCKEHDQS_F1:RW:16:6:=0x12 PI_TFC_F0:RW:0:10:=0x000e
//#define               DENALI_PI_349_DATA 0b00000000000110110000000001100100 // PI_TCKEHDQS_F2:RW:16:6:=0x1b PI_TFC_F1:RW:0:10:=0x0064
//#define               DENALI_PI_350_DATA 0b00011110000110100000000100101101 // PI_WDQLVL_NTP_VREF_STOP_POINT:RW:24:7:=0x1e PI_WDQLVL_NTP_VREF_START_POINT:RW:16:7:=0x1a PI_TFC_F2:RW:0:10:=0x012d
//#define               DENALI_PI_351_DATA 0b00000000000110010000000000000100 // PI_TDFI_WDQLVL_WR_F0:RW:16:10:=0x0019 PI_NTP_MULT_TRAIN:RW:8:1:=0x00 PI_WDQLVL_NTP_VREF_STEPSIZE:RW:0:5:=0x04
//#define               DENALI_PI_352_DATA 0b00011110000110100000000001010110 // PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F0:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F0:RW:0:10:=0x0056
//#define               DENALI_PI_353_DATA 0b00000000000000110000000100000001 // PI_NTP_TRAIN_EN_F0:RW:16:4:=0x03 PI_WDQLVL_EN_F0:RW:8:2:=0x01 PI_WDQLVL_VREF_DELTA_F0:RW:0:4:=0x01
//#define               DENALI_PI_354_DATA 0b00000000010101110000000000011011 // PI_TDFI_WDQLVL_RW_F1:RW:16:10:=0x0057 PI_TDFI_WDQLVL_WR_F1:RW:0:10:=0x001b
//#define               DENALI_PI_355_DATA 0b00000001000000010001111000011010 // PI_WDQLVL_EN_F1:RW:24:2:=0x01 PI_WDQLVL_VREF_DELTA_F1:RW:16:4:=0x01 PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1:RW:8:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F1:RW:0:7:=0x1a
//#define               DENALI_PI_356_DATA 0b00000000000000000010011000000011 // PI_TDFI_WDQLVL_WR_F2:RW:8:10:=0x0026 PI_NTP_TRAIN_EN_F1:RW:0:4:=0x03
//#define               DENALI_PI_357_DATA 0b00011110000110100000000001011011 // PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F2:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F2:RW:0:10:=0x005b
//#define               DENALI_PI_358_DATA 0b00000001000000110000000100000001 // PI_RDLVL_ADVANCED_EN_F0:RW:24:2:=0x01 PI_NTP_TRAIN_EN_F2:RW:16:4:=0x03 PI_WDQLVL_EN_F2:RW:8:2:=0x01 PI_WDQLVL_VREF_DELTA_F2:RW:0:4:=0x01
//#define               DENALI_PI_359_DATA 0b00000001000000010000000100000001 // PI_WDQLVL_ADVANCED_EN_F1:RW:24:2:=0x01 PI_WDQLVL_ADVANCED_EN_F0:RW:16:2:=0x01 PI_RDLVL_ADVANCED_EN_F2:RW:8:2:=0x01 PI_RDLVL_ADVANCED_EN_F1:RW:0:2:=0x01
//#define               DENALI_PI_360_DATA 0b00000100000001000000100000000001 // PI_TRCD_F0:RW:24:8:=0x04 PI_TRP_F0:RW:16:8:=0x04 PI_TRTP_F0:RW:8:8:=0x08 PI_WDQLVL_ADVANCED_EN_F2:RW:0:2:=0x01
//#define               DENALI_PI_361_DATA 0b00000110110010010000010000001001 // PI_TRAS_MAX_F0:RW:16:16:=0x06c9 PI_TWR_F0:RW:8:8:=0x04 PI_TWTR_F0:RW:0:6:=0x09
//#define               DENALI_PI_362_DATA 0b00100000000000010000000000000011 // PI_TCCDMW_F0:RW:24:6:=0x20 PI_TDQSCK_MAX_F0:RW:16:4:=0x01 PI_TRAS_MIN_F0:RW:0:9:=0x0003
//#define               DENALI_PI_363_DATA 0b00001000000010100000101000000011 // PI_TRTP_F1:RW:24:8:=0x08 PI_TMRW_F0:RW:16:8:=0x0a PI_TMRD_F0:RW:8:8:=0x0a PI_TSR_F0:RW:0:8:=0x03
//#define               DENALI_PI_364_DATA 0b00001001000010010000100000001001 // PI_TWR_F1:RW:24:8:=0x09 PI_TWTR_F1:RW:16:6:=0x09 PI_TRCD_F1:RW:8:8:=0x08 PI_TRP_F1:RW:0:8:=0x09
//#define               DENALI_PI_365_DATA 0b00000000000100010011000101011100 // PI_TRAS_MIN_F1:RW:16:9:=0x0011 PI_TRAS_MAX_F1:RW:0:16:=0x315c
//#define               DENALI_PI_366_DATA 0b00001010000001100010000000000010 // PI_TMRD_F1:RW:24:8:=0x0a PI_TSR_F1:RW:16:8:=0x06 PI_TCCDMW_F1:RW:8:6:=0x20 PI_TDQSCK_MAX_F1:RW:0:4:=0x02
//#define               DENALI_PI_367_DATA 0b00010110000110100000101000001010 // PI_TRCD_F2:RW:24:8:=0x16 PI_TRP_F2:RW:16:8:=0x1a PI_TRTP_F2:RW:8:8:=0x0a PI_TMRW_F1:RW:0:8:=0x0a
//#define               DENALI_PI_368_DATA 0b10010100001000100001011100001110 // PI_TRAS_MAX_F2:RW:16:16:=0x9422 PI_TWR_F2:RW:8:8:=0x17 PI_TWTR_F2:RW:0:6:=0x0e
//#define               DENALI_PI_369_DATA 0b00100000000001010000000000110011 // PI_TCCDMW_F2:RW:24:6:=0x20 PI_TDQSCK_MAX_F2:RW:16:4:=0x05 PI_TRAS_MIN_F2:RW:0:9:=0x0033
//#define               DENALI_PI_370_DATA 0b00000000000011010001000100010011 // PI_TMRW_F2:RW:16:8:=0x0d PI_TMRD_F2:RW:8:8:=0x11 PI_TSR_F2:RW:0:8:=0x13
//#define               DENALI_PI_371_DATA 0b00000000000000000000000110011110 // PI_TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x00019e
//#define               DENALI_PI_372_DATA 0b00000000000000000001000000101100 // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x0000102c
//#define               DENALI_PI_373_DATA 0b00000000000000000000110000100110 // PI_TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x000c26
//#define               DENALI_PI_374_DATA 0b00000000000000000111100101111100 // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0000797c
//#define               DENALI_PI_375_DATA 0b00000000000000000010010010010100 // PI_TDFI_CTRLUPD_MAX_F2:RW:0:21:=0x002494
//#define               DENALI_PI_376_DATA 0b00000000000000010110110111001000 // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x00016dc8
//#define               DENALI_PI_377_DATA 0b00000000100110110000000000010110 // PI_TXSR_F1:RW:16:16:=0x009b PI_TXSR_F0:RW:0:16:=0x0016
//#define               DENALI_PI_378_DATA 0b00000011000000110000000111010010 // PI_TEXCKE_F1:RW:24:6:=0x03 PI_TEXCKE_F0:RW:16:6:=0x03 PI_TXSR_F2:RW:0:16:=0x01d2
//#define               DENALI_PI_379_DATA 0b00000000000000000000101100000011 // PI_TINIT_F0:RW:8:24:=0x00000b PI_TEXCKE_F2:RW:0:6:=0x03
//#define               DENALI_PI_380_DATA 0b00000000000000000000000000000001 // PI_TINIT3_F0:RW:0:24:=0x000001
//#define               DENALI_PI_381_DATA 0b00000000000000000000000000000101 // PI_TINIT4_F0:RW:0:24:=0x000005
//#define               DENALI_PI_382_DATA 0b00000000000000000000000000000110 // PI_TINIT5_F0:RW:0:24:=0x000006
//#define               DENALI_PI_383_DATA 0b00000000000000000000000000010110 // PI_TXSNR_F0:RW:0:16:=0x0016
//#define               DENALI_PI_384_DATA 0b00000000000000000000000001010000 // PI_TINIT_F1:RW:0:24:=0x000050
//#define               DENALI_PI_385_DATA 0b00000000000000000000000000000001 // PI_TINIT3_F1:RW:0:24:=0x000001
//#define               DENALI_PI_386_DATA 0b00000000000000000000000000000101 // PI_TINIT4_F1:RW:0:24:=0x000005
//#define               DENALI_PI_387_DATA 0b00000000000000000000000000101000 // PI_TINIT5_F1:RW:0:24:=0x000028
//#define               DENALI_PI_388_DATA 0b00000000000000000000000010011011 // PI_TXSNR_F1:RW:0:16:=0x009b
//#define               DENALI_PI_389_DATA 0b00000000000000000000000011110001 // PI_TINIT_F2:RW:0:24:=0x0000f1
//#define               DENALI_PI_390_DATA 0b00000000000000000000000000000001 // PI_TINIT3_F2:RW:0:24:=0x000001
//#define               DENALI_PI_391_DATA 0b00000000000000000000000000000101 // PI_TINIT4_F2:RW:0:24:=0x000005
//#define               DENALI_PI_392_DATA 0b00000000000000000000000001111001 // PI_TINIT5_F2:RW:0:24:=0x000079
//#define               DENALI_PI_393_DATA 0b00000001000000000000000111010010 // RESERVED:RW:16:12:=0x0100 PI_TXSNR_F2:RW:0:16:=0x01d2
//#define               DENALI_PI_394_DATA 0b00000000001101110000000001000000 // PI_TZQCAL_F0:RW:16:12:=0x0037 RESERVED:RW:0:12:=0x0040
//#define               DENALI_PI_395_DATA 0b00000000000000010000000000000010 // RESERVED:RW:8:12:=0x0100 PI_TZQLAT_F0:RW:0:7:=0x02
//#define               DENALI_PI_396_DATA 0b00000001100100000000000001000000 // PI_TZQCAL_F1:RW:16:12:=0x0190 RESERVED:RW:0:12:=0x0040
//#define               DENALI_PI_397_DATA 0b00000000000000010000000000001100 // RESERVED:RW:8:12:=0x0100 PI_TZQLAT_F1:RW:0:7:=0x0c
//#define               DENALI_PI_398_DATA 0b00000100101100010000000001000000 // PI_TZQCAL_F2:RW:16:12:=0x04b1 RESERVED:RW:0:12:=0x0040
//#define               DENALI_PI_399_DATA 0b00000000000000000000001100100101 // RESERVED:RW:8:12:=0x0003 PI_TZQLAT_F2:RW:0:7:=0x25
//#define               DENALI_PI_400_DATA 0b00000000001111010000000000010100 // RESERVED:RW:16:12:=0x003d RESERVED:RW:0:12:=0x0014
//#define               DENALI_PI_401_DATA 0b00000110000001000000010000000100 // PI_TDS_TRAIN_F0:RW:24:4:=0x06 PI_WDQ_OSC_DELTA_INDEX_F2:RW:16:4:=0x04 PI_WDQ_OSC_DELTA_INDEX_F1:RW:8:4:=0x04 PI_WDQ_OSC_DELTA_INDEX_F0:RW:0:4:=0x04
//#define               DENALI_PI_402_DATA 0b00000110000001000000011000000100 // PI_TDS_TRAIN_F2:RW:24:4:=0x06 PI_TDH_TRAIN_F1:RW:16:4:=0x04 PI_TDS_TRAIN_F1:RW:8:4:=0x06 PI_TDH_TRAIN_F0:RW:0:4:=0x04
//#define               DENALI_PI_403_DATA 0b00000000000000000001011100000100 // PI_MC_TRFC_F0:RW:8:10:=0x0017 PI_TDH_TRAIN_F2:RW:0:4:=0x04
//#define               DENALI_PI_404_DATA 0b00000001110010110000000010011010 // PI_MC_TRFC_F2:RW:16:10:=0x01cb PI_MC_TRFC_F1:RW:0:10:=0x009a
//#define               DENALI_PI_405_DATA 0b00000001000001010000000100000101 // PI_REQ_EXTEND_MASK_CMD_EN_F1:RW:24:1:=0x01 PI_PHYMSTR_REQ_EXTEND_NUM_F1:RW:16:4:=0x05 PI_REQ_EXTEND_MASK_CMD_EN_F0:RW:8:1:=0x01 PI_PHYMSTR_REQ_EXTEND_NUM_F0:RW:0:4:=0x05
//#define               DENALI_PI_406_DATA 0b00000001000000010000000100000101 // PI_MC_DATA_FREQ_RATIO_F1:RW:24:2:=0x01 PI_MC_DATA_FREQ_RATIO_F0:RW:16:2:=0x01 PI_REQ_EXTEND_MASK_CMD_EN_F2:RW:8:1:=0x01 PI_PHYMSTR_REQ_EXTEND_NUM_F2:RW:0:4:=0x05
//#define               DENALI_PI_407_DATA 0b00000011000000110000001100000001 // PI_PREAMBLE_SUPPORT_F2:RW:24:2:=0x03 PI_PREAMBLE_SUPPORT_F1:RW:16:2:=0x03 PI_PREAMBLE_SUPPORT_F0:RW:8:2:=0x03 PI_MC_DATA_FREQ_RATIO_F2:RW:0:2:=0x01
//#define               DENALI_PI_408_DATA 0b00001000000010000000100000001000 // PI_CKE_MUX_0:RW_D:24:4:=0x08 PI_TMRR_F2:RW:16:4:=0x08 PI_TMRR_F1:RW:8:4:=0x08 PI_TMRR_F0:RW:0:4:=0x08
//#define               DENALI_PI_409_DATA 0b00000100000010110000101000001001 // PI_CS_MUX_0:RW_D:24:4:=0x04 PI_CKE_MUX_3:RW_D:16:4:=0x0b PI_CKE_MUX_2:RW_D:8:4:=0x0a PI_CKE_MUX_1:RW_D:0:4:=0x09
//#define               DENALI_PI_410_DATA 0b00000000000001110000011000000101 // PI_RESET_N_MUX_0:RW_D:24:4:=0x00 PI_CS_MUX_3:RW_D:16:4:=0x07 PI_CS_MUX_2:RW_D:8:4:=0x06 PI_CS_MUX_1:RW_D:0:4:=0x05
//#define               DENALI_PI_411_DATA 0b00000000000000110000001000000001 // PI_MRSINGLE_DATA_0:RW:24:8:=0x00 PI_RESET_N_MUX_3:RW_D:16:4:=0x03 PI_RESET_N_MUX_2:RW_D:8:4:=0x02 PI_RESET_N_MUX_1:RW_D:0:4:=0x01
//#define               DENALI_PI_412_DATA 0b00000001000000000000000000000000 // PI_ZQ_CAL_START_MAP_0:RW_D:24:4:=0x01 PI_MRSINGLE_DATA_3:RW:16:8:=0x00 PI_MRSINGLE_DATA_2:RW:8:8:=0x00 PI_MRSINGLE_DATA_1:RW:0:8:=0x00
//#define               DENALI_PI_413_DATA 0b00000100000000100000001000000001 // PI_ZQ_CAL_START_MAP_2:RW_D:24:4:=0x04 PI_ZQ_CAL_LATCH_MAP_1:RW_D:16:4:=0x02 PI_ZQ_CAL_START_MAP_1:RW_D:8:4:=0x02 PI_ZQ_CAL_LATCH_MAP_0:RW_D:0:4:=0x01
//#define               DENALI_PI_414_DATA 0b00000000000010000000100000000100 // PI_ZQ_CAL_LATCH_MAP_3:RW_D:16:4:=0x08 PI_ZQ_CAL_START_MAP_3:RW_D:8:4:=0x08 PI_ZQ_CAL_LATCH_MAP_2:RW_D:0:4:=0x04
//#define               DENALI_PI_417_DATA 0b00001001100100010000001001100000 // PI_CALVL_PREP_SEQ_0:RW:0:29:=0x09910260
//#define               DENALI_PI_418_DATA 0b00010001100100010001011000000000 // PI_CALVL_PREP_SEQ_1:RW:0:29:=0x11911600
//#define               DENALI_PI_419_DATA 0b00011001101000100000110100000110 // PI_CALVL_PREP_SEQ_2:RW:0:29:=0x19a20d06
//#define               DENALI_PI_420_DATA 0b00011001101000010000000100000000 // PI_CALVL_PREP_SEQ_3:RW:0:29:=0x19a10100
//#define               DENALI_PI_421_DATA 0b00011001101000010000001000000001 // PI_CALVL_PREP_SEQ_4:RW:0:29:=0x19a10201
//#define               DENALI_PI_422_DATA 0b00011001101000010000001100000010 // PI_CALVL_PREP_SEQ_5:RW:0:29:=0x19a10302
//#define               DENALI_PI_423_DATA 0b00011001101000010000101100000100 // PI_CALVL_PREP_SEQ_6:RW:0:29:=0x19a10b04
//#define               DENALI_PI_424_DATA 0b00011000000000001000000000111111 // PI_CALVL_PREP_SEQ_7:RW:0:29:=0x1800803f
//#define               DENALI_PI_425_DATA 0b00011001101000000001111100011010 // PI_CALVL_PREP_SEQ_8:RW:0:29:=0x19a01f1a
//#define               DENALI_PI_426_DATA 0b00011001101000010000110000000101 // PI_CALVL_PREP_SEQ_9:RW:0:29:=0x19a10c05
//#define               DENALI_PI_427_DATA 0b00011001101000010000111000000111 // PI_CALVL_PREP_SEQ_10:RW:0:29:=0x19a10e07
//#define               DENALI_PI_428_DATA 0b00011000000000000100000000111111 // PI_CALVL_PREP_SEQ_11:RW:0:29:=0x1800403f
//#define               DENALI_PI_429_DATA 0b00011001101000000001111100011010 // PI_CALVL_PREP_SEQ_12:RW:0:29:=0x19a01f1a
//#define               DENALI_PI_430_DATA 0b00011001101000000000110000000000 // PI_CALVL_PREP_SEQ_13:RW:0:29:=0x19a00c00
//#define               DENALI_PI_431_DATA 0b00011001101000000000111000000000 // PI_CALVL_PREP_SEQ_14:RW:0:29:=0x19a00e00
//#define               DENALI_PI_432_DATA 0b00011001101000010001011000001110 // PI_CALVL_PREP_SEQ_15:RW:0:29:=0x19a1160e
//#define               DENALI_PI_433_DATA 0b00011001100111110000000000000000 // PI_CALVL_PREP_SEQ_16:RW:0:29:=0x199f0000
//#define               DENALI_PI_434_DATA 0b00011001100111110000000000000000 // PI_CALVL_PREP_SEQ_17:RW:0:29:=0x199f0000
//#define               DENALI_PI_435_DATA 0b00011001100111110000000000000000 // PI_CALVL_PREP_SEQ_18:RW:0:29:=0x199f0000
//#define               DENALI_PI_436_DATA 0b00011001100111110000000000000000 // PI_CALVL_PREP_SEQ_19:RW:0:29:=0x199f0000
//#define               DENALI_PI_437_DATA 0b00000001100100010000001100000101 // PI_CALVL_ENTER_SEQ_0:RW:0:27:=0x01910305
//#define               DENALI_PI_438_DATA 0b00000001101000100000110100000110 // PI_CALVL_ENTER_SEQ_1:RW:0:27:=0x01a20d06
//#define               DENALI_PI_439_DATA 0b00000001100111110000000000000000 // PI_CALVL_ENTER_SEQ_2:RW:0:27:=0x019f0000
//#define               DENALI_PI_440_DATA 0b00000001100111110000000000000000 // PI_CALVL_ENTER_SEQ_3:RW:0:27:=0x019f0000
//#define               DENALI_PI_441_DATA 0b00000001100111110000000000000000 // PI_CALVL_ENTER_SEQ_4:RW:0:27:=0x019f0000
//#define               DENALI_PI_442_DATA 0b00000001100111110000000000000000 // PI_CALVL_ENTER_SEQ_5:RW:0:27:=0x019f0000
//#define               DENALI_PI_443_DATA 0b00000000000100011111111111110111 // PI_CALVL_INTER_SEQ_0:RW:0:27:=0x0011fff7
//#define               DENALI_PI_444_DATA 0b00000001100000010000110100000110 // PI_CALVL_INTER_SEQ_1:RW:0:27:=0x01810d06
//#define               DENALI_PI_445_DATA 0b00000000000000001000000000111111 // PI_CALVL_INTER_SEQ_2:RW:0:27:=0x0000803f
//#define               DENALI_PI_446_DATA 0b00000001101000000001111100011010 // PI_CALVL_INTER_SEQ_3:RW:0:27:=0x01a01f1a
//#define               DENALI_PI_447_DATA 0b00000001101000010000110000000101 // PI_CALVL_INTER_SEQ_4:RW:0:27:=0x01a10c05
//#define               DENALI_PI_448_DATA 0b00000000000000000100000000111111 // PI_CALVL_INTER_SEQ_5:RW:0:27:=0x0000403f
//#define               DENALI_PI_449_DATA 0b00000001101000000001111100011010 // PI_CALVL_INTER_SEQ_6:RW:0:27:=0x01a01f1a
//#define               DENALI_PI_450_DATA 0b00000001101000000000110000000000 // PI_CALVL_INTER_SEQ_7:RW:0:27:=0x01a00c00
//#define               DENALI_PI_451_DATA 0b00000000000100010000000011110111 // PI_CALVL_INTER_SEQ_8:RW:0:27:=0x001100f7
//#define               DENALI_PI_452_DATA 0b00000001100000010000110100000110 // PI_CALVL_INTER_SEQ_9:RW:0:27:=0x01810d06
//#define               DENALI_PI_453_DATA 0b00000000000001010001100000000000 // PI_CALVL_INTER_SEQ_10:RW:0:27:=0x00051800
//#define               DENALI_PI_454_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER_SEQ_11:RW:0:27:=0x019f0000
//#define               DENALI_PI_455_DATA 0b00000001010100010000000000000000 // PI_CALVL_INTER1_SEQ_0:RW:0:27:=0x01510000
//#define               DENALI_PI_456_DATA 0b00000001110100010000001010100000 // PI_CALVL_INTER1_SEQ_1:RW:0:27:=0x01d102a0
//#define               DENALI_PI_457_DATA 0b00000001111000100000110100000110 // PI_CALVL_INTER1_SEQ_2:RW:0:27:=0x01e20d06
//#define               DENALI_PI_458_DATA 0b00000000000001010001100100000000 // PI_CALVL_INTER1_SEQ_3:RW:0:27:=0x00051900
//#define               DENALI_PI_459_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_4:RW:0:27:=0x019f0000
//#define               DENALI_PI_460_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_5:RW:0:27:=0x019f0000
//#define               DENALI_PI_461_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_6:RW:0:27:=0x019f0000
//#define               DENALI_PI_462_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_7:RW:0:27:=0x019f0000
//#define               DENALI_PI_463_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_8:RW:0:27:=0x019f0000
//#define               DENALI_PI_464_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_9:RW:0:27:=0x019f0000
//#define               DENALI_PI_465_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_10:RW:0:27:=0x019f0000
//#define               DENALI_PI_466_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_11:RW:0:27:=0x019f0000
//#define               DENALI_PI_467_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_12:RW:0:27:=0x019f0000
//#define               DENALI_PI_468_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_13:RW:0:27:=0x019f0000
//#define               DENALI_PI_469_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER1_SEQ_14:RW:0:27:=0x019f0000
//#define               DENALI_PI_470_DATA 0b00000001010100010000000000000000 // PI_CALVL_INTER2_SEQ_0:RW:0:27:=0x01510000
//#define               DENALI_PI_471_DATA 0b00000001110100010000001010010000 // PI_CALVL_INTER2_SEQ_1:RW:0:27:=0x01d10290
//#define               DENALI_PI_472_DATA 0b00000001111000100000110100000110 // PI_CALVL_INTER2_SEQ_2:RW:0:27:=0x01e20d06
//#define               DENALI_PI_473_DATA 0b00000001010100010000000000000000 // PI_CALVL_INTER2_SEQ_3:RW:0:27:=0x01510000
//#define               DENALI_PI_474_DATA 0b00000001110100010000000000000000 // PI_CALVL_INTER2_SEQ_4:RW:0:27:=0x01d10000
//#define               DENALI_PI_475_DATA 0b00000001111000100000110100000110 // PI_CALVL_INTER2_SEQ_5:RW:0:27:=0x01e20d06
//#define               DENALI_PI_476_DATA 0b00000000000001010001100000000000 // PI_CALVL_INTER2_SEQ_6:RW:0:27:=0x00051800
//#define               DENALI_PI_477_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_7:RW:0:27:=0x019f0000
//#define               DENALI_PI_478_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_8:RW:0:27:=0x019f0000
//#define               DENALI_PI_479_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_9:RW:0:27:=0x019f0000
//#define               DENALI_PI_480_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_10:RW:0:27:=0x019f0000
//#define               DENALI_PI_481_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_11:RW:0:27:=0x019f0000
//#define               DENALI_PI_482_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_12:RW:0:27:=0x019f0000
//#define               DENALI_PI_483_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_13:RW:0:27:=0x019f0000
//#define               DENALI_PI_484_DATA 0b00000001100111110000000000000000 // PI_CALVL_INTER2_SEQ_14:RW:0:27:=0x019f0000
//#define               DENALI_PI_485_DATA 0b00000000000100010000000011110110 // PI_CALVL_QUIT_SEQ_0:RW:0:27:=0x001100f6
//#define               DENALI_PI_486_DATA 0b00000000100100010000000000000000 // PI_CALVL_QUIT_SEQ_1:RW:0:27:=0x00910000
//#define               DENALI_PI_487_DATA 0b00000001100000010000110100000110 // PI_CALVL_QUIT_SEQ_2:RW:0:27:=0x01810d06
//#define               DENALI_PI_488_DATA 0b00000001100100010000000001000000 // PI_CALVL_QUIT_SEQ_3:RW:0:27:=0x01910040
//#define               DENALI_PI_489_DATA 0b00000001101000100000110100000110 // PI_CALVL_QUIT_SEQ_4:RW:0:27:=0x01a20d06
//#define               DENALI_PI_490_DATA 0b00000001100111110000000000000000 // PI_CALVL_QUIT_SEQ_5:RW:0:27:=0x019f0000
//#define               DENALI_PI_491_DATA 0b00000001100100010001000000000000 // PI_CALVL_RCVR_SEQ_0:RW:0:27:=0x01911000
//#define               DENALI_PI_492_DATA 0b00000001101000100000110100000110 // PI_CALVL_RCVR_SEQ_1:RW:0:27:=0x01a20d06
//#define               DENALI_PI_493_DATA 0b00000001101000010000000100000000 // PI_CALVL_RCVR_SEQ_2:RW:0:27:=0x01a10100
//#define               DENALI_PI_494_DATA 0b00000001101000010000001000000001 // PI_CALVL_RCVR_SEQ_3:RW:0:27:=0x01a10201
//#define               DENALI_PI_495_DATA 0b00000001101000010000001100000010 // PI_CALVL_RCVR_SEQ_4:RW:0:27:=0x01a10302
//#define               DENALI_PI_496_DATA 0b00000001101000010000101100000100 // PI_CALVL_RCVR_SEQ_5:RW:0:27:=0x01a10b04
//#define               DENALI_PI_497_DATA 0b00000000000000001000000000111111 // PI_CALVL_RCVR_SEQ_6:RW:0:27:=0x0000803f
//#define               DENALI_PI_498_DATA 0b00000001101000000001111100011010 // PI_CALVL_RCVR_SEQ_7:RW:0:27:=0x01a01f1a
//#define               DENALI_PI_499_DATA 0b00000001101000010000110000000101 // PI_CALVL_RCVR_SEQ_8:RW:0:27:=0x01a10c05
//#define               DENALI_PI_500_DATA 0b00000001101000010000111000000111 // PI_CALVL_RCVR_SEQ_9:RW:0:27:=0x01a10e07
//#define               DENALI_PI_501_DATA 0b00000000000000000100000000111111 // PI_CALVL_RCVR_SEQ_10:RW:0:27:=0x0000403f
//#define               DENALI_PI_502_DATA 0b00000001101000000001111100011010 // PI_CALVL_RCVR_SEQ_11:RW:0:27:=0x01a01f1a
//#define               DENALI_PI_503_DATA 0b00000001101000000000110000000000 // PI_CALVL_RCVR_SEQ_12:RW:0:27:=0x01a00c00
//#define               DENALI_PI_504_DATA 0b00000001101000000000111000000000 // PI_CALVL_RCVR_SEQ_13:RW:0:27:=0x01a00e00
//#define               DENALI_PI_505_DATA 0b00000001101000010001011000001110 // PI_CALVL_RCVR_SEQ_14:RW:0:27:=0x01a1160e
#define               DENALI_PI_506_DATA 0b00000001100100010000100000000000 // PI_CALVL_RCVR_SEQ_15:RW:0:27:=0x01910800
#define               DENALI_PI_507_DATA 0b00000001101000100000110100000110 // PI_CALVL_RCVR_SEQ_16:RW:0:27:=0x01a20d06
#define               DENALI_PI_508_DATA 0b00000001100111110000000000000000 // PI_CALVL_RCVR_SEQ_17:RW:0:27:=0x019f0000
#define               DENALI_PI_509_DATA 0b00000001100111110000000000000000 // PI_CALVL_RCVR_SEQ_18:RW:0:27:=0x019f0000
#define               DENALI_PI_510_DATA 0b00000001100111110000000000000000 // PI_CALVL_RCVR_SEQ_19:RW:0:27:=0x019f0000
#define               DENALI_PI_511_DATA 0b00000001000000010000000101111111 // PI_WRLVL_SEQ_MODE:RW:24:2:=0x01 PI_CALVL_SEQ_MODE:RW:16:2:=0x01 PI_POWER_ON_SEQ_MODE:RW:8:2:=0x01 PI_CALVL_SEQUENCER_EN:RW:0:7:=0x7f
#define               DENALI_PI_512_DATA 0b00000000000000010000000100000001 // PI_WDQLVL_SEQ_MODE:RW:16:2:=0x01 PI_RDLVL_SEQ_MODE:RW:8:2:=0x01 PI_GTLVL_SEQ_MODE:RW:0:2:=0x01
#define               DENALI_PI_518_DATA 0b00000000000000000000000100000000 // PI_DFS_INITIALIZATION_SEQ_NORMAL_LVL_EN:RW:24:1:=0x00 PI_DFS_INITIALIZATION_SEQ_AREF_EN:RW:16:1:=0x00 PI_POWER_ON_SEQ_DFS_SEQ_EN:RW:8:1:=0x01 PI_DFS_INITIALIZATION_SEQ_EN:RW:0:1:=0x00
#define               DENALI_PI_521_DATA 0b00000000000001010000000000000000 // PI_INITIALIZATION_BT_SEQ_0:RW:0:27:=0x00050000
#define               DENALI_PI_522_DATA 0b00000000000001110000000100000000 // PI_INITIALIZATION_BT_SEQ_1:RW:0:27:=0x00070100
#define               DENALI_PI_523_DATA 0b00000000000001100000001000000000 // PI_INITIALIZATION_BT_SEQ_2:RW:0:27:=0x00060200
#define               DENALI_PI_526_DATA 0b00000001101000010000001000000001 // PI_INITIALIZATION_BT_SEQ_5:RW:0:27:=0x01a10201
#define               DENALI_PI_527_DATA 0b00000001101000010000101100000100 // PI_INITIALIZATION_BT_SEQ_6:RW:0:27:=0x01a10b04
#define               DENALI_PI_528_DATA 0b00000001101000010001011000001110 // PI_INITIALIZATION_BT_SEQ_7:RW:0:27:=0x01a1160e
#define               DENALI_PI_529_DATA 0b00000001101000010000001100000010 // PI_INITIALIZATION_BT_SEQ_8:RW:0:27:=0x01a10302
#define               DENALI_PI_530_DATA 0b00000000000010010000000000000000 // PI_INITIALIZATION_BT_SEQ_9:RW:0:27:=0x00090000
#define               DENALI_PI_531_DATA 0b00000000000010011000000000000000 // PI_INITIALIZATION_BT_SEQ_10:RW:0:27:=0x00098000
#define               DENALI_PI_532_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_11:RW:0:27:=0x019f0000
#define               DENALI_PI_533_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_12:RW:0:27:=0x019f0000
#define               DENALI_PI_534_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_13:RW:0:27:=0x019f0000
#define               DENALI_PI_535_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_14:RW:0:27:=0x019f0000
#define               DENALI_PI_536_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_15:RW:0:27:=0x019f0000
#define               DENALI_PI_537_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_16:RW:0:27:=0x019f0000
#define               DENALI_PI_538_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_17:RW:0:27:=0x019f0000
#define               DENALI_PI_539_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_18:RW:0:27:=0x019f0000
#define               DENALI_PI_540_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_19:RW:0:27:=0x019f0000
#define               DENALI_PI_541_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_20:RW:0:27:=0x019f0000
#define               DENALI_PI_542_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_21:RW:0:27:=0x019f0000
#define               DENALI_PI_543_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_22:RW:0:27:=0x019f0000
#define               DENALI_PI_544_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_23:RW:0:27:=0x019f0000
#define               DENALI_PI_545_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_24:RW:0:27:=0x019f0000
#define               DENALI_PI_546_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_25:RW:0:27:=0x019f0000
#define               DENALI_PI_547_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_26:RW:0:27:=0x019f0000
#define               DENALI_PI_548_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_27:RW:0:27:=0x019f0000
#define               DENALI_PI_549_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_28:RW:0:27:=0x019f0000
#define               DENALI_PI_550_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_29:RW:0:27:=0x019f0000
#define               DENALI_PI_551_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_30:RW:0:27:=0x019f0000
#define               DENALI_PI_552_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_31:RW:0:27:=0x019f0000
#define               DENALI_PI_553_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_32:RW:0:27:=0x019f0000
#define               DENALI_PI_554_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_33:RW:0:27:=0x019f0000
#define               DENALI_PI_555_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_34:RW:0:27:=0x019f0000
#define               DENALI_PI_556_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_35:RW:0:27:=0x019f0000
#define               DENALI_PI_557_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_36:RW:0:27:=0x019f0000
#define               DENALI_PI_558_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_37:RW:0:27:=0x019f0000
#define               DENALI_PI_559_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_38:RW:0:27:=0x019f0000
#define               DENALI_PI_560_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_39:RW:0:27:=0x019f0000
#define               DENALI_PI_561_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_40:RW:0:27:=0x019f0000
#define               DENALI_PI_562_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_41:RW:0:27:=0x019f0000
#define               DENALI_PI_563_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_42:RW:0:27:=0x019f0000
#define               DENALI_PI_564_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_43:RW:0:27:=0x019f0000
#define               DENALI_PI_565_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_44:RW:0:27:=0x019f0000
#define               DENALI_PI_566_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_45:RW:0:27:=0x019f0000
#define               DENALI_PI_567_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_46:RW:0:27:=0x019f0000
#define               DENALI_PI_568_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_47:RW:0:27:=0x019f0000
#define               DENALI_PI_569_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_48:RW:0:27:=0x019f0000
#define               DENALI_PI_570_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_49:RW:0:27:=0x019f0000
#define               DENALI_PI_571_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_50:RW:0:27:=0x019f0000
#define               DENALI_PI_572_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_51:RW:0:27:=0x019f0000
#define               DENALI_PI_573_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_52:RW:0:27:=0x019f0000
#define               DENALI_PI_574_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_53:RW:0:27:=0x019f0000
#define               DENALI_PI_575_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_54:RW:0:27:=0x019f0000
#define               DENALI_PI_576_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_55:RW:0:27:=0x019f0000
#define               DENALI_PI_577_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_56:RW:0:27:=0x019f0000
#define               DENALI_PI_578_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_57:RW:0:27:=0x019f0000
#define               DENALI_PI_579_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_58:RW:0:27:=0x019f0000
#define               DENALI_PI_580_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_59:RW:0:27:=0x019f0000
#define               DENALI_PI_581_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_60:RW:0:27:=0x019f0000
#define               DENALI_PI_582_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_61:RW:0:27:=0x019f0000
#define               DENALI_PI_583_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_62:RW:0:27:=0x019f0000
#define               DENALI_PI_584_DATA 0b00000001100111110000000000000000 // PI_INITIALIZATION_BT_SEQ_63:RW:0:27:=0x019f0000
#define               DENALI_PI_585_DATA 0b00000001101000010000001000000001 // PI_INITIALIZATION_AT_SEQ_0:RW:0:27:=0x01a10201
#define               DENALI_PI_586_DATA 0b00000001101000010000001100000010 // PI_INITIALIZATION_AT_SEQ_1:RW:0:27:=0x01a10302
#define               DENALI_PI_587_DATA 0b00000001101000010000110100000110 // PI_INITIALIZATION_AT_SEQ_2:RW:0:27:=0x01a10d06
#define               DENALI_PI_588_DATA 0b00000001101000010000000100000000 // PI_INITIALIZATION_AT_SEQ_3:RW:0:27:=0x01a10100
#define               DENALI_PI_591_DATA 0b00000000000010100000100000001000 // PI_INITIALIZATION_AT_SEQ_6:RW:0:27:=0x000a0808
#define               DENALI_PI_592_DATA 0b00000000000001011000000000110010 // PI_INITIALIZATION_AT_SEQ_7:RW:0:27:=0x00058032
#define               DENALI_PI_593_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_8:RW:0:27:=0x001f0000
#define               DENALI_PI_594_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_9:RW:0:27:=0x001f0000
#define               DENALI_PI_595_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_10:RW:0:27:=0x001f0000
#define               DENALI_PI_596_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_11:RW:0:27:=0x001f0000
#define               DENALI_PI_597_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_12:RW:0:27:=0x001f0000
#define               DENALI_PI_598_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_13:RW:0:27:=0x001f0000
#define               DENALI_PI_599_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_14:RW:0:27:=0x001f0000
#define               DENALI_PI_600_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_15:RW:0:27:=0x001f0000
#define               DENALI_PI_601_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_16:RW:0:27:=0x001f0000
#define               DENALI_PI_602_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_17:RW:0:27:=0x001f0000
#define               DENALI_PI_603_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_18:RW:0:27:=0x001f0000
#define               DENALI_PI_604_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_AT_SEQ_19:RW:0:27:=0x001f0000
#define               DENALI_PI_605_DATA 0b00000000000010100000000000000000 // PI_INITIALIZATION_SRX_SEQ_0:RW:0:27:=0x000a0000
#define               DENALI_PI_606_DATA 0b00000000000001100000000000000000 // PI_INITIALIZATION_SRX_SEQ_1:RW:0:27:=0x00060000
#define               DENALI_PI_607_DATA 0b00000000000011010000000000000000 // PI_INITIALIZATION_SRX_SEQ_2:RW:0:27:=0x000d0000
#define               DENALI_PI_608_DATA 0b00000000000111000000000000000000 // PI_INITIALIZATION_SRX_SEQ_3:RW:0:27:=0x001c0000
#define               DENALI_PI_609_DATA 0b00000000000111110000000000000000 // PI_INITIALIZATION_SRX_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_612_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_0:RW:0:27:=0x001f0000
#define               DENALI_PI_613_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_1:RW:0:27:=0x001f0000
#define               DENALI_PI_614_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_2:RW:0:27:=0x001f0000
#define               DENALI_PI_615_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_3:RW:0:27:=0x001f0000
#define               DENALI_PI_616_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_617_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_5:RW:0:27:=0x001f0000
#define               DENALI_PI_618_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_6:RW:0:27:=0x001f0000
#define               DENALI_PI_619_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_7:RW:0:27:=0x001f0000
#define               DENALI_PI_620_DATA 0b00000000000111110000000000000000 // PI_WRLVL_ENTRY_SEQ_8:RW:0:27:=0x001f0000
#define               DENALI_PI_621_DATA 0b00000000000100010000000001111111 // PI_WRLVL_EXIT_SEQ_0:RW:0:28:=0x0011007f
#define               DENALI_PI_622_DATA 0b00000001100000010000001000000001 // PI_WRLVL_EXIT_SEQ_1:RW:0:28:=0x01810201
#define               DENALI_PI_623_DATA 0b00001000000011010000000000000000 // PI_WRLVL_EXIT_SEQ_2:RW:0:28:=0x080d0000
#define               DENALI_PI_624_DATA 0b00001000000111000000000000000000 // PI_WRLVL_EXIT_SEQ_3:RW:0:28:=0x081c0000
#define               DENALI_PI_625_DATA 0b00000000000111110000000000000000 // PI_WRLVL_EXIT_SEQ_4:RW:0:28:=0x001f0000
#define               DENALI_PI_626_DATA 0b00000000000111110000000000000000 // PI_WRLVL_EXIT_SEQ_5:RW:0:28:=0x001f0000
#define               DENALI_PI_627_DATA 0b00001000000011000000000000000000 // PI_WRLVL_PREP_SEQ_0:RW:0:28:=0x080c0000
#define               DENALI_PI_628_DATA 0b00000000000100011111111101111111 // PI_WRLVL_PREP_SEQ_1:RW:0:28:=0x0011ff7f
#define               DENALI_PI_629_DATA 0b00000001100000010000001000000001 // PI_WRLVL_PREP_SEQ_2:RW:0:28:=0x01810201
#define               DENALI_PI_630_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_3:RW:0:28:=0x001f0000
#define               DENALI_PI_631_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_4:RW:0:28:=0x001f0000
#define               DENALI_PI_632_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_5:RW:0:28:=0x001f0000
#define               DENALI_PI_633_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_6:RW:0:28:=0x001f0000
#define               DENALI_PI_634_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_7:RW:0:28:=0x001f0000
#define               DENALI_PI_635_DATA 0b00000000000111110000000000000000 // PI_WRLVL_PREP_SEQ_8:RW:0:28:=0x001f0000
#define               DENALI_PI_636_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_0:RW:0:28:=0x001f0200
#define               DENALI_PI_637_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_1:RW:0:28:=0x001f0200
#define               DENALI_PI_638_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_2:RW:0:28:=0x001f0200
#define               DENALI_PI_639_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_3:RW:0:28:=0x001f0200
#define               DENALI_PI_640_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_4:RW:0:28:=0x001f0200
#define               DENALI_PI_641_DATA 0b00000000000111110000001000000000 // PI_WRLVL_INTER_SEQ_5:RW:0:28:=0x001f0200
#define               DENALI_PI_642_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_0:RW:0:27:=0x001f0200
#define               DENALI_PI_643_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_1:RW:0:27:=0x001f0200
#define               DENALI_PI_644_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_2:RW:0:27:=0x001f0200
#define               DENALI_PI_645_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_3:RW:0:27:=0x001f0200
#define               DENALI_PI_646_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_4:RW:0:27:=0x001f0200
#define               DENALI_PI_647_DATA 0b00000000000111110000001000000000 // PI_WRLVL_RECOVERY_SEQ_5:RW:0:27:=0x001f0200
#define               DENALI_PI_648_DATA 0b00000000000100010000001011111101 // PI_GTLVL_ENTRY_SEQ_0:RW:0:27:=0x001102fd
#define               DENALI_PI_649_DATA 0b00000001101000010000110100000110 // PI_GTLVL_ENTRY_SEQ_1:RW:0:27:=0x01a10d06
#define               DENALI_PI_650_DATA 0b00000000000111110000000000000000 // PI_GTLVL_ENTRY_SEQ_2:RW:0:27:=0x001f0000
#define               DENALI_PI_664_DATA 0b00000001101000010000110100000110 // PI_GTLVL_EXIT_SEQ_0:RW:0:27:=0x01a10d06
#define               DENALI_PI_665_DATA 0b00000000000111110000000000000000 // PI_GTLVL_EXIT_SEQ_1:RW:0:27:=0x001f0000
#define               DENALI_PI_680_DATA 0b00000000000111110000000000000000 // PI_RDLVL_ENTRY_SEQ_0:RW:0:27:=0x001f0000
#define               DENALI_PI_696_DATA 0b00000000001000010000111100001000 // PI_RDLVL_INTER_SEQ_0:RW:0:27:=0x00210f08
#define               DENALI_PI_697_DATA 0b00000000001000010001010000001101 // PI_RDLVL_INTER_SEQ_1:RW:0:27:=0x0021140d
#define               DENALI_PI_698_DATA 0b00000000001000010010000000010101 // PI_RDLVL_INTER_SEQ_2:RW:0:27:=0x00212015
#define               DENALI_PI_699_DATA 0b00000000001000010010100000011000 // PI_RDLVL_INTER_SEQ_3:RW:0:27:=0x00212818
#define               DENALI_PI_700_DATA 0b00000000000111110000000000000000 // PI_RDLVL_INTER_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_706_DATA 0b00000000000110101000010011111111 // PI_RDLVL_STROBE_SEQ_0:RW:0:27:=0x001a84ff
#define               DENALI_PI_707_DATA 0b00000000000111110000000000000000 // PI_RDLVL_STROBE_SEQ_1:RW:0:27:=0x001f0000
#define               DENALI_PI_710_DATA 0b00000000001000010000111100001000 // PI_RDLVL_EXIT_SEQ_0:RW:0:27:=0x00210f08
#define               DENALI_PI_711_DATA 0b00000000001000010001010000001101 // PI_RDLVL_EXIT_SEQ_1:RW:0:27:=0x0021140d
#define               DENALI_PI_712_DATA 0b00000000001000010010000000010101 // PI_RDLVL_EXIT_SEQ_2:RW:0:27:=0x00212015
#define               DENALI_PI_713_DATA 0b00000000001000010010100000011000 // PI_RDLVL_EXIT_SEQ_3:RW:0:27:=0x00212818
#define               DENALI_PI_714_DATA 0b00000000000111110000000000000000 // PI_RDLVL_EXIT_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_720_DATA 0b00000000001100011111111111110111 // PI_WDQLVL_INTER0_SEQ_0:RW:0:27:=0x0031fff7
#define               DENALI_PI_721_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_INTER0_SEQ_1:RW:0:27:=0x01a10d06
#define               DENALI_PI_722_DATA 0b00000000000000001000000000111111 // PI_WDQLVL_INTER0_SEQ_2:RW:0:27:=0x0000803f
#define               DENALI_PI_723_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_INTER0_SEQ_3:RW:0:27:=0x01a01f1a
#define               DENALI_PI_724_DATA 0b00000001101000010000111000000111 // PI_WDQLVL_INTER0_SEQ_4:RW:0:27:=0x01a10e07
#define               DENALI_PI_725_DATA 0b00000000000000000100000000111111 // PI_WDQLVL_INTER0_SEQ_5:RW:0:27:=0x0000403f
#define               DENALI_PI_726_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_INTER0_SEQ_6:RW:0:27:=0x01a01f1a
#define               DENALI_PI_727_DATA 0b00000001101000000000111000000000 // PI_WDQLVL_INTER0_SEQ_7:RW:0:27:=0x01a00e00
#define               DENALI_PI_728_DATA 0b00000000001100010000000011110111 // PI_WDQLVL_INTER0_SEQ_8:RW:0:27:=0x003100f7
#define               DENALI_PI_729_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_INTER0_SEQ_9:RW:0:27:=0x01a10d06
#define               DENALI_PI_730_DATA 0b00000000000001010001100000000000 // PI_WDQLVL_INTER0_SEQ_10:RW:0:27:=0x00051800
#define               DENALI_PI_731_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER0_SEQ_11:RW:0:27:=0x003f0000
#define               DENALI_PI_732_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER0_SEQ_12:RW:0:27:=0x003f0000
#define               DENALI_PI_733_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER0_SEQ_13:RW:0:27:=0x003f0000
#define               DENALI_PI_734_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER0_SEQ_14:RW:0:27:=0x003f0000
#define               DENALI_PI_735_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER0_SEQ_15:RW:0:27:=0x003f0000
#define               DENALI_PI_736_DATA 0b00000000001100011111111111110111 // PI_WDQLVL_INTER1_SEQ_0:RW:0:27:=0x0031fff7
#define               DENALI_PI_737_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_INTER1_SEQ_1:RW:0:27:=0x01a10d06
#define               DENALI_PI_738_DATA 0b00000000000000001000000000111111 // PI_WDQLVL_INTER1_SEQ_2:RW:0:27:=0x0000803f
#define               DENALI_PI_739_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_INTER1_SEQ_3:RW:0:27:=0x01a01f1a
#define               DENALI_PI_740_DATA 0b00000001101000010000111000000111 // PI_WDQLVL_INTER1_SEQ_4:RW:0:27:=0x01a10e07
#define               DENALI_PI_741_DATA 0b00000000000000000100000000111111 // PI_WDQLVL_INTER1_SEQ_5:RW:0:27:=0x0000403f
#define               DENALI_PI_742_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_INTER1_SEQ_6:RW:0:27:=0x01a01f1a
#define               DENALI_PI_743_DATA 0b00000001101000000000111000000000 // PI_WDQLVL_INTER1_SEQ_7:RW:0:27:=0x01a00e00
#define               DENALI_PI_744_DATA 0b00000000001100010000000011110111 // PI_WDQLVL_INTER1_SEQ_8:RW:0:27:=0x003100f7
#define               DENALI_PI_745_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_INTER1_SEQ_9:RW:0:27:=0x01a10d06
#define               DENALI_PI_746_DATA 0b00000000000001010001100000000000 // PI_WDQLVL_INTER1_SEQ_10:RW:0:27:=0x00051800
#define               DENALI_PI_747_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER1_SEQ_11:RW:0:27:=0x003f0000
#define               DENALI_PI_748_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER1_SEQ_12:RW:0:27:=0x003f0000
#define               DENALI_PI_749_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER1_SEQ_13:RW:0:27:=0x003f0000
#define               DENALI_PI_750_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER1_SEQ_14:RW:0:27:=0x003f0000
#define               DENALI_PI_751_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_INTER1_SEQ_15:RW:0:27:=0x003f0000
#define               DENALI_PI_752_DATA 0b00001000000010000100001101000000 // PI_WDQLVL_ENTRY_SEQ_0:RW:0:31:=0x08084340
#define               DENALI_PI_753_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_1:RW:0:31:=0x001f0000
#define               DENALI_PI_754_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_2:RW:0:31:=0x001f0000
#define               DENALI_PI_755_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_3:RW:0:31:=0x001f0000
#define               DENALI_PI_756_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_4:RW:0:31:=0x001f0000
#define               DENALI_PI_757_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_5:RW:0:31:=0x001f0000
#define               DENALI_PI_758_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_6:RW:0:31:=0x001f0000
#define               DENALI_PI_759_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_7:RW:0:31:=0x001f0000
#define               DENALI_PI_760_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_8:RW:0:31:=0x001f0000
#define               DENALI_PI_761_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_9:RW:0:31:=0x001f0000
#define               DENALI_PI_762_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_10:RW:0:31:=0x001f0000
#define               DENALI_PI_763_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_11:RW:0:31:=0x001f0000
#define               DENALI_PI_764_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_12:RW:0:31:=0x001f0000
#define               DENALI_PI_765_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_13:RW:0:31:=0x001f0000
#define               DENALI_PI_766_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_14:RW:0:31:=0x001f0000
#define               DENALI_PI_767_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_15:RW:0:31:=0x001f0000
#define               DENALI_PI_768_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_16:RW:0:31:=0x001f0000
#define               DENALI_PI_769_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_17:RW:0:31:=0x001f0000
#define               DENALI_PI_770_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_18:RW:0:31:=0x001f0000
#define               DENALI_PI_771_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_19:RW:0:31:=0x001f0000
#define               DENALI_PI_772_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_20:RW:0:31:=0x001f0000
#define               DENALI_PI_773_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_21:RW:0:31:=0x001f0000
#define               DENALI_PI_774_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_22:RW:0:31:=0x001f0000
#define               DENALI_PI_775_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_ENTRY_SEQ_23:RW:0:31:=0x001f0000
#define               DENALI_PI_776_DATA 0b00001000001111100100001101000000 // PI_WDQLVL_EXIT_SEQ_0:RW:0:28:=0x083e4340
#define               DENALI_PI_777_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_1:RW:0:28:=0x003f0000
#define               DENALI_PI_778_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_2:RW:0:28:=0x003f0000
#define               DENALI_PI_779_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_3:RW:0:28:=0x003f0000
#define               DENALI_PI_780_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_4:RW:0:28:=0x003f0000
#define               DENALI_PI_781_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_5:RW:0:28:=0x003f0000
#define               DENALI_PI_782_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_6:RW:0:28:=0x003f0000
#define               DENALI_PI_783_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_7:RW:0:28:=0x003f0000
#define               DENALI_PI_784_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_EXIT_SEQ_8:RW:0:28:=0x003f0000
#define               DENALI_PI_785_DATA 0b00001000001000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_0:RW:0:31:=0x08200020
#define               DENALI_PI_786_DATA 0b00101000000100000000000000100000 // PI_WDQLVL_TRAIN_SEQ_1:RW:0:31:=0x28100020
#define               DENALI_PI_787_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_2:RW:0:31:=0x08000020
#define               DENALI_PI_788_DATA 0b00001000000000000010000000100000 // PI_WDQLVL_TRAIN_SEQ_3:RW:0:31:=0x08002020
#define               DENALI_PI_789_DATA 0b00001000000010000011000000100000 // PI_WDQLVL_TRAIN_SEQ_4:RW:0:31:=0x08083020
#define               DENALI_PI_790_DATA 0b00001000010000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_5:RW:0:31:=0x08400020
#define               DENALI_PI_791_DATA 0b00001000010000000010000000100000 // PI_WDQLVL_TRAIN_SEQ_6:RW:0:31:=0x08402020
#define               DENALI_PI_792_DATA 0b00001000010010000011000000100000 // PI_WDQLVL_TRAIN_SEQ_7:RW:0:31:=0x08483020
#define               DENALI_PI_793_DATA 0b00010000000010000000000000100000 // PI_WDQLVL_TRAIN_SEQ_8:RW:0:31:=0x10080020
#define               DENALI_PI_794_DATA 0b00100000000110000000000000100000 // PI_WDQLVL_TRAIN_SEQ_9:RW:0:31:=0x20180020
#define               DENALI_PI_795_DATA 0b00110000010010000000000000100000 // PI_WDQLVL_TRAIN_SEQ_10:RW:0:31:=0x30480020
#define               DENALI_PI_796_DATA 0b01111000100010000000000000100000 // PI_WDQLVL_TRAIN_SEQ_11:RW:0:31:=0x78880020
#define               DENALI_PI_797_DATA 0b01001000100000000001000011100000 // PI_WDQLVL_TRAIN_SEQ_12:RW:0:31:=0x488010e0
#define               DENALI_PI_798_DATA 0b01001001010010110000000000000000 // PI_WDQLVL_TRAIN_SEQ_13:RW:0:31:=0x494b0000
#define               DENALI_PI_799_DATA 0b01001001000010000000000000000000 // PI_WDQLVL_TRAIN_SEQ_14:RW:0:31:=0x49080000
#define               DENALI_PI_800_DATA 0b01001001000000000001000011000000 // PI_WDQLVL_TRAIN_SEQ_15:RW:0:31:=0x490010c0
#define               DENALI_PI_801_DATA 0b01001001010010000000000000000000 // PI_WDQLVL_TRAIN_SEQ_16:RW:0:31:=0x49480000
#define               DENALI_PI_802_DATA 0b00001010000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_17:RW:0:31:=0x0a000020
#define               DENALI_PI_803_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_18:RW:0:31:=0x08000020
#define               DENALI_PI_804_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_19:RW:0:31:=0x08000020
#define               DENALI_PI_805_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_20:RW:0:31:=0x08000020
#define               DENALI_PI_806_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_21:RW:0:31:=0x08000020
#define               DENALI_PI_807_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_22:RW:0:31:=0x08000020
#define               DENALI_PI_808_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_23:RW:0:31:=0x08000020
#define               DENALI_PI_809_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_24:RW:0:31:=0x08000020
#define               DENALI_PI_810_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_25:RW:0:31:=0x08000020
#define               DENALI_PI_811_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_26:RW:0:31:=0x08000020
#define               DENALI_PI_812_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_27:RW:0:31:=0x08000020
#define               DENALI_PI_813_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_28:RW:0:31:=0x08000020
#define               DENALI_PI_814_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_29:RW:0:31:=0x08000020
#define               DENALI_PI_815_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_30:RW:0:31:=0x08000020
#define               DENALI_PI_816_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_31:RW:0:31:=0x08000020
#define               DENALI_PI_817_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_32:RW:0:31:=0x08000020
#define               DENALI_PI_818_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_33:RW:0:31:=0x08000020
#define               DENALI_PI_819_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_34:RW:0:31:=0x08000020
#define               DENALI_PI_820_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_35:RW:0:31:=0x08000020
#define               DENALI_PI_821_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_36:RW:0:31:=0x08000020
#define               DENALI_PI_822_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_37:RW:0:31:=0x08000020
#define               DENALI_PI_823_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_38:RW:0:31:=0x08000020
#define               DENALI_PI_824_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_39:RW:0:31:=0x08000020
#define               DENALI_PI_825_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_40:RW:0:31:=0x08000020
#define               DENALI_PI_826_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_41:RW:0:31:=0x08000020
#define               DENALI_PI_827_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_42:RW:0:31:=0x08000020
#define               DENALI_PI_828_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_43:RW:0:31:=0x08000020
#define               DENALI_PI_829_DATA 0b00001000000000000000000000100000 // PI_WDQLVL_TRAIN_SEQ_44:RW:0:31:=0x08000020
#define               DENALI_PI_830_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_0:RW:0:27:=0x001f0000
#define               DENALI_PI_831_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_1:RW:0:27:=0x001f0000
#define               DENALI_PI_832_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_2:RW:0:27:=0x001f0000
#define               DENALI_PI_833_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_3:RW:0:27:=0x001f0000
#define               DENALI_PI_834_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_835_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_5:RW:0:27:=0x001f0000
#define               DENALI_PI_836_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_6:RW:0:27:=0x001f0000
#define               DENALI_PI_837_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_7:RW:0:27:=0x001f0000
#define               DENALI_PI_838_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_8:RW:0:27:=0x001f0000
#define               DENALI_PI_839_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_9:RW:0:27:=0x001f0000
#define               DENALI_PI_840_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_10:RW:0:27:=0x001f0000
#define               DENALI_PI_841_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_11:RW:0:27:=0x001f0000
#define               DENALI_PI_842_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_12:RW:0:27:=0x001f0000
#define               DENALI_PI_843_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_13:RW:0:27:=0x001f0000
#define               DENALI_PI_844_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_14:RW:0:27:=0x001f0000
#define               DENALI_PI_845_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_PREP_SEQ_15:RW:0:27:=0x001f0000
#define               DENALI_PI_846_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_0:RW:0:27:=0x001f0000
#define               DENALI_PI_847_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_1:RW:0:27:=0x001f0000
#define               DENALI_PI_848_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_2:RW:0:27:=0x001f0000
#define               DENALI_PI_849_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_3:RW:0:27:=0x001f0000
#define               DENALI_PI_850_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_4:RW:0:27:=0x001f0000
#define               DENALI_PI_851_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_5:RW:0:27:=0x001f0000
#define               DENALI_PI_852_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_6:RW:0:27:=0x001f0000
#define               DENALI_PI_853_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_RECOVERY_SEQ_7:RW:0:27:=0x001f0000
#define               DENALI_PI_854_DATA 0b00001000000110100101000011111101 // PI_WDQLVL_FTRANS_SEQ_0:RW:0:29:=0x081a50fd
#define               DENALI_PI_855_DATA 0b00000000000110100001000011111111 // PI_WDQLVL_FTRANS_SEQ_1:RW:0:29:=0x001a10ff
#define               DENALI_PI_856_DATA 0b00000000000001010001101000000000 // PI_WDQLVL_FTRANS_SEQ_2:RW:0:29:=0x00051a00
#define               DENALI_PI_857_DATA 0b00000000000110100001000111111111 // PI_WDQLVL_FTRANS_SEQ_3:RW:0:29:=0x001a11ff
#define               DENALI_PI_858_DATA 0b00000000000111110001001111111111 // PI_WDQLVL_FTRANS_SEQ_4:RW:0:29:=0x001f13ff
#define               DENALI_PI_859_DATA 0b00000000000111110001001111111111 // PI_WDQLVL_FTRANS_SEQ_5:RW:0:29:=0x001f13ff
#define               DENALI_PI_860_DATA 0b00001000000110100101000011111101 // PI_RDLVL_FTRANS_SEQ_0:RW:0:29:=0x081a50fd
#define               DENALI_PI_861_DATA 0b00000000000110100001000011111111 // PI_RDLVL_FTRANS_SEQ_1:RW:0:29:=0x001a10ff
#define               DENALI_PI_862_DATA 0b00000000000001010001101000000000 // PI_RDLVL_FTRANS_SEQ_2:RW:0:29:=0x00051a00
#define               DENALI_PI_863_DATA 0b00000000000110100001000111111111 // PI_RDLVL_FTRANS_SEQ_3:RW:0:29:=0x001a11ff
#define               DENALI_PI_864_DATA 0b00000000000111110001001111111111 // PI_RDLVL_FTRANS_SEQ_4:RW:0:29:=0x001f13ff
#define               DENALI_PI_865_DATA 0b00000000000111110001001111111111 // PI_RDLVL_FTRANS_SEQ_5:RW:0:29:=0x001f13ff
#define               DENALI_PI_866_DATA 0b00001000000110100101000011111101 // PI_WDQLVL_TRANS_SEQ_0:RW:0:29:=0x081a50fd
#define               DENALI_PI_867_DATA 0b00000000000110100001000011111111 // PI_WDQLVL_TRANS_SEQ_1:RW:0:29:=0x001a10ff
#define               DENALI_PI_868_DATA 0b00000000000001010001101000000000 // PI_WDQLVL_TRANS_SEQ_2:RW:0:29:=0x00051a00
#define               DENALI_PI_869_DATA 0b00000000000110100001000111111111 // PI_WDQLVL_TRANS_SEQ_3:RW:0:29:=0x001a11ff
#define               DENALI_PI_870_DATA 0b00000000000111110001001111111111 // PI_WDQLVL_TRANS_SEQ_4:RW:0:29:=0x001f13ff
#define               DENALI_PI_871_DATA 0b00000000000111110001001111111111 // PI_WDQLVL_TRANS_SEQ_5:RW:0:29:=0x001f13ff
#define               DENALI_PI_872_DATA 0b00000000000000110001001000000000 // PI_WDQLVL_OSC_SEQ_0:RW:0:27:=0x00031200
#define               DENALI_PI_873_DATA 0b00000000000000110001001100000000 // PI_WDQLVL_OSC_SEQ_1:RW:0:27:=0x00031300
#define               DENALI_PI_874_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_OSC_SEQ_2:RW:0:27:=0x001f0000
#define               DENALI_PI_875_DATA 0b00000000000111110000000000000000 // PI_WDQLVL_OSC_SEQ_3:RW:0:27:=0x001f0000
#define               DENALI_PI_876_DATA 0b00000000100000000000000000000000 // PI_WDQLVL_VREF0_SEQ_0:RW:0:27:=0x00800000
#define               DENALI_PI_877_DATA 0b00000000001100011111111111110111 // PI_WDQLVL_VREF0_SEQ_1:RW:0:27:=0x0031fff7
#define               DENALI_PI_878_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_VREF0_SEQ_2:RW:0:27:=0x01a10d06
#define               DENALI_PI_879_DATA 0b00000000000000001000000000111111 // PI_WDQLVL_VREF0_SEQ_3:RW:0:27:=0x0000803f
#define               DENALI_PI_880_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_VREF0_SEQ_4:RW:0:27:=0x01a01f1a
#define               DENALI_PI_881_DATA 0b00000001101000010000111000000111 // PI_WDQLVL_VREF0_SEQ_5:RW:0:27:=0x01a10e07
#define               DENALI_PI_882_DATA 0b00000000000000000100000000111111 // PI_WDQLVL_VREF0_SEQ_6:RW:0:27:=0x0000403f
#define               DENALI_PI_883_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_VREF0_SEQ_7:RW:0:27:=0x01a01f1a
#define               DENALI_PI_884_DATA 0b00000001101000000000111000000000 // PI_WDQLVL_VREF0_SEQ_8:RW:0:27:=0x01a00e00
#define               DENALI_PI_885_DATA 0b00000000001100010000000011110111 // PI_WDQLVL_VREF0_SEQ_9:RW:0:27:=0x003100f7
#define               DENALI_PI_886_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_VREF0_SEQ_10:RW:0:27:=0x01a10d06
#define               DENALI_PI_887_DATA 0b00000000000001010001100000000000 // PI_WDQLVL_VREF0_SEQ_11:RW:0:27:=0x00051800
#define               DENALI_PI_888_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF0_SEQ_12:RW:0:27:=0x003f0000
#define               DENALI_PI_889_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF0_SEQ_13:RW:0:27:=0x003f0000
#define               DENALI_PI_890_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF0_SEQ_14:RW:0:27:=0x003f0000
#define               DENALI_PI_891_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF0_SEQ_15:RW:0:27:=0x003f0000
#define               DENALI_PI_892_DATA 0b00000000100000000000000000000000 // PI_WDQLVL_VREF1_SEQ_0:RW:0:27:=0x00800000
#define               DENALI_PI_893_DATA 0b00000000001100011111111111110111 // PI_WDQLVL_VREF1_SEQ_1:RW:0:27:=0x0031fff7
#define               DENALI_PI_894_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_VREF1_SEQ_2:RW:0:27:=0x01a10d06
#define               DENALI_PI_895_DATA 0b00000000000000001000000000111111 // PI_WDQLVL_VREF1_SEQ_3:RW:0:27:=0x0000803f
#define               DENALI_PI_896_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_VREF1_SEQ_4:RW:0:27:=0x01a01f1a
#define               DENALI_PI_897_DATA 0b00000001101000010000111000000111 // PI_WDQLVL_VREF1_SEQ_5:RW:0:27:=0x01a10e07
#define               DENALI_PI_898_DATA 0b00000000000000000100000000111111 // PI_WDQLVL_VREF1_SEQ_6:RW:0:27:=0x0000403f
#define               DENALI_PI_899_DATA 0b00000001101000000001111100011010 // PI_WDQLVL_VREF1_SEQ_7:RW:0:27:=0x01a01f1a
#define               DENALI_PI_900_DATA 0b00000001101000000000111000000000 // PI_WDQLVL_VREF1_SEQ_8:RW:0:27:=0x01a00e00
#define               DENALI_PI_901_DATA 0b00000000001100010000000011110111 // PI_WDQLVL_VREF1_SEQ_9:RW:0:27:=0x003100f7
#define               DENALI_PI_902_DATA 0b00000001101000010000110100000110 // PI_WDQLVL_VREF1_SEQ_10:RW:0:27:=0x01a10d06
#define               DENALI_PI_903_DATA 0b00000000000001010001100000000000 // PI_WDQLVL_VREF1_SEQ_11:RW:0:27:=0x00051800
#define               DENALI_PI_904_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF1_SEQ_12:RW:0:27:=0x003f0000
#define               DENALI_PI_905_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF1_SEQ_13:RW:0:27:=0x003f0000
#define               DENALI_PI_906_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF1_SEQ_14:RW:0:27:=0x003f0000
#define               DENALI_PI_907_DATA 0b00000000001111110000000000000000 // PI_WDQLVL_VREF1_SEQ_15:RW:0:27:=0x003f0000
#define               DENALI_PI_908_DATA 0b00001000000100010000000011011111 // PI_MBIST_ENTRY_SEQ_0:RW:0:28:=0x081100df
#define               DENALI_PI_909_DATA 0b00001001100000010000110100000110 // PI_MBIST_ENTRY_SEQ_1:RW:0:28:=0x09810d06
#define               DENALI_PI_910_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_2:RW:0:28:=0x001f0000
#define               DENALI_PI_911_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_3:RW:0:28:=0x001f0000
#define               DENALI_PI_912_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_4:RW:0:28:=0x001f0000
#define               DENALI_PI_913_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_5:RW:0:28:=0x001f0000
#define               DENALI_PI_914_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_6:RW:0:28:=0x001f0000
#define               DENALI_PI_915_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_7:RW:0:28:=0x001f0000
#define               DENALI_PI_916_DATA 0b00000000000111110000000000000000 // PI_MBIST_ENTRY_SEQ_8:RW:0:28:=0x001f0000
#define               DENALI_PI_917_DATA 0b00000000100111000000000000000000 // PI_MBIST_EXIT_SEQ_0:RW:0:28:=0x009c0000
#define               DENALI_PI_918_DATA 0b00001001100000010000110100000110 // PI_MBIST_EXIT_SEQ_1:RW:0:28:=0x09810d06
#define               DENALI_PI_919_DATA 0b00000000000111110000000000000000 // PI_MBIST_EXIT_SEQ_2:RW:0:28:=0x001f0000
#define               DENALI_PI_920_DATA 0b00000000000111110000000000000000 // PI_MBIST_EXIT_SEQ_3:RW:0:28:=0x001f0000
#define               DENALI_PI_921_DATA 0b00000000000111110000000000000000 // PI_MBIST_EXIT_SEQ_4:RW:0:28:=0x001f0000
#define               DENALI_PI_922_DATA 0b00000000000111110000000000000000 // PI_MBIST_EXIT_SEQ_5:RW:0:28:=0x001f0000
#define               DENALI_PI_923_DATA 0b00000000000111110000000000000000 // PI_SW_SEQ_0:RW:0:27:=0x001f0000
#define               DENALI_PI_933_DATA 0b00010001100100010000000001100000 // PI_DFS_ENTRY_SEQ_0:RW:0:29:=0x11910060
#define               DENALI_PI_934_DATA 0b00001001100100010000000001100000 // PI_DFS_ENTRY_SEQ_1:RW:0:29:=0x09910060
#define               DENALI_PI_935_DATA 0b00011001101000100000110100000110 // PI_DFS_ENTRY_SEQ_2:RW:0:29:=0x19a20d06
#define               DENALI_PI_936_DATA 0b00011001101000010000000100000000 // PI_DFS_ENTRY_SEQ_3:RW:0:29:=0x19a10100
#define               DENALI_PI_937_DATA 0b00011001101000010000001000000001 // PI_DFS_ENTRY_SEQ_4:RW:0:29:=0x19a10201
#define               DENALI_PI_938_DATA 0b00011001101000010000001100000010 // PI_DFS_ENTRY_SEQ_5:RW:0:29:=0x19a10302
#define               DENALI_PI_939_DATA 0b00011001101000010000101100000100 // PI_DFS_ENTRY_SEQ_6:RW:0:29:=0x19a10b04
#define               DENALI_PI_940_DATA 0b00011001101000010001011000001110 // PI_DFS_ENTRY_SEQ_7:RW:0:29:=0x19a1160e
#define               DENALI_PI_941_DATA 0b00011000000100010000100011110111 // PI_DFS_ENTRY_SEQ_8:RW:0:29:=0x181108f7
#define               DENALI_PI_942_DATA 0b00011001101000010000110100000110 // PI_DFS_ENTRY_SEQ_9:RW:0:29:=0x19a10d06
#define               DENALI_PI_943_DATA 0b00011000000000001000000000111111 // PI_DFS_ENTRY_SEQ_10:RW:0:29:=0x1800803f
#define               DENALI_PI_944_DATA 0b00011001101000000001111100011010 // PI_DFS_ENTRY_SEQ_11:RW:0:29:=0x19a01f1a
#define               DENALI_PI_945_DATA 0b00011001101000010000110000000101 // PI_DFS_ENTRY_SEQ_12:RW:0:29:=0x19a10c05
#define               DENALI_PI_946_DATA 0b00011001101000010000111000000111 // PI_DFS_ENTRY_SEQ_13:RW:0:29:=0x19a10e07
#define               DENALI_PI_947_DATA 0b00011000000000000100000000111111 // PI_DFS_ENTRY_SEQ_14:RW:0:29:=0x1800403f
#define               DENALI_PI_948_DATA 0b00011001101000000001111100011010 // PI_DFS_ENTRY_SEQ_15:RW:0:29:=0x19a01f1a
#define               DENALI_PI_949_DATA 0b00011001101000000000110000000000 // PI_DFS_ENTRY_SEQ_16:RW:0:29:=0x19a00c00
#define               DENALI_PI_950_DATA 0b00011001101000000000111000000000 // PI_DFS_ENTRY_SEQ_17:RW:0:29:=0x19a00e00
#define               DENALI_PI_951_DATA 0b00011001100100010000001010000000 // PI_DFS_ENTRY_SEQ_18:RW:0:29:=0x19910280
#define               DENALI_PI_952_DATA 0b00011001101000100000110100000110 // PI_DFS_ENTRY_SEQ_19:RW:0:29:=0x19a20d06
#define               DENALI_PI_953_DATA 0b00011000000001010001000000000000 // PI_DFS_ENTRY_SEQ_20:RW:0:29:=0x18051000
#define               DENALI_PI_954_DATA 0b00011000100001100001000100000001 // PI_DFS_ENTRY_SEQ_21:RW:0:29:=0x18861101
#define               DENALI_PI_955_DATA 0b00011000000111110000000000000000 // PI_DFS_ENTRY_SEQ_22:RW:0:29:=0x181f0000
#define               DENALI_PI_956_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_23:RW:0:29:=0x18000000
#define               DENALI_PI_957_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_24:RW:0:29:=0x18000000
#define               DENALI_PI_958_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_25:RW:0:29:=0x18000000
#define               DENALI_PI_959_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_26:RW:0:29:=0x18000000
#define               DENALI_PI_960_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_27:RW:0:29:=0x18000000
#define               DENALI_PI_961_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_28:RW:0:29:=0x18000000
#define               DENALI_PI_962_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_29:RW:0:29:=0x18000000
#define               DENALI_PI_963_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_30:RW:0:29:=0x18000000
#define               DENALI_PI_964_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_31:RW:0:29:=0x18000000
#define               DENALI_PI_965_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_32:RW:0:29:=0x18000000
#define               DENALI_PI_966_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_33:RW:0:29:=0x18000000
#define               DENALI_PI_967_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_34:RW:0:29:=0x18000000
#define               DENALI_PI_968_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_35:RW:0:29:=0x18000000
#define               DENALI_PI_969_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_36:RW:0:29:=0x18000000
#define               DENALI_PI_970_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_37:RW:0:29:=0x18000000
#define               DENALI_PI_971_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_38:RW:0:29:=0x18000000
#define               DENALI_PI_972_DATA 0b00011000000000000000000000000000 // PI_DFS_ENTRY_SEQ_39:RW:0:29:=0x18000000
#define               DENALI_PI_973_DATA 0b00011000100001100001000100000000 // PI_DFS_INITIALIZATION_SEQ_0:RW:0:29:=0x18861100
#define               DENALI_PI_974_DATA 0b00011001101000010000110100000110 // PI_DFS_INITIALIZATION_SEQ_1:RW:0:29:=0x19a10d06
#define               DENALI_PI_975_DATA 0b00010000000110110000000000000001 // PI_DFS_INITIALIZATION_SEQ_2:RW:0:29:=0x101b0001
#define               DENALI_PI_976_DATA 0b00010000000110110000000100000000 // PI_DFS_INITIALIZATION_SEQ_3:RW:0:29:=0x101b0100
#define               DENALI_PI_977_DATA 0b00010000000110110000001000000000 // PI_DFS_INITIALIZATION_SEQ_4:RW:0:29:=0x101b0200
#define               DENALI_PI_978_DATA 0b00010000000110110000001100000000 // PI_DFS_INITIALIZATION_SEQ_5:RW:0:29:=0x101b0300
#define               DENALI_PI_979_DATA 0b00010000000110110000010000000000 // PI_DFS_INITIALIZATION_SEQ_6:RW:0:29:=0x101b0400
#define               DENALI_PI_980_DATA 0b00011000000111110000000000000000 // PI_DFS_INITIALIZATION_SEQ_7:RW:0:29:=0x181f0000
#define               DENALI_PI_981_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_8:RW:0:29:=0x18000000
#define               DENALI_PI_982_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_9:RW:0:29:=0x18000000
#define               DENALI_PI_983_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_10:RW:0:29:=0x18000000
#define               DENALI_PI_984_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_11:RW:0:29:=0x18000000
#define               DENALI_PI_985_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_12:RW:0:29:=0x18000000
#define               DENALI_PI_986_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_13:RW:0:29:=0x18000000
#define               DENALI_PI_987_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_14:RW:0:29:=0x18000000
#define               DENALI_PI_988_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_15:RW:0:29:=0x18000000
#define               DENALI_PI_989_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_16:RW:0:29:=0x18000000
#define               DENALI_PI_990_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_17:RW:0:29:=0x18000000
#define               DENALI_PI_991_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_18:RW:0:29:=0x18000000
#define               DENALI_PI_992_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_19:RW:0:29:=0x18000000
#define               DENALI_PI_993_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_20:RW:0:29:=0x18000000
#define               DENALI_PI_994_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_21:RW:0:29:=0x18000000
#define               DENALI_PI_995_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_22:RW:0:29:=0x18000000
#define               DENALI_PI_996_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_23:RW:0:29:=0x18000000
#define               DENALI_PI_997_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_24:RW:0:29:=0x18000000
#define               DENALI_PI_998_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_25:RW:0:29:=0x18000000
#define               DENALI_PI_999_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_26:RW:0:29:=0x18000000
#define              DENALI_PI_1000_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_27:RW:0:29:=0x18000000
#define              DENALI_PI_1001_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_28:RW:0:29:=0x18000000
#define              DENALI_PI_1002_DATA 0b00011000000000000000000000000000 // PI_DFS_INITIALIZATION_SEQ_29:RW:0:29:=0x18000000
#define              DENALI_PI_1003_DATA 0b00000000010010110000000000000000 // PI_RDLVL_TRAIN_SEQ_0:RW:0:27:=0x004b0000
#define              DENALI_PI_1004_DATA 0b00000000000010000000000000000000 // PI_RDLVL_TRAIN_SEQ_1:RW:0:27:=0x00080000
#define              DENALI_PI_1005_DATA 0b00000000000000000001000011000000 // PI_RDLVL_TRAIN_SEQ_2:RW:0:27:=0x000010c0
#define              DENALI_PI_1006_DATA 0b00000100010010000000000000000000 // PI_RDLVL_TRAIN_SEQ_3:RW:0:27:=0x04480000
#define              DENALI_PI_1007_DATA 0b00000010000000000000000000000000 // PI_RDLVL_TRAIN_SEQ_4:RW:0:27:=0x02000000
#define              DENALI_PI_1025_DATA 0b01011111010000000111111110101010 // PI_RDLVL_BURST_DATA1_3:RW:24:8:=0x5F PI_RDLVL_BURST_DATA1_2:RW:16:8:=0x40 PI_RDLVL_BURST_DATA1_1:RW:8:8:=0x7f PI_RDLVL_BURST_DATA1_0:RW:0:8:=0xaa
#define              DENALI_PI_1026_DATA 0b00000000011110110111011101101111 // PI_RDLVL_BURST_DATA1_7:RW:24:8:=0x00 PI_RDLVL_BURST_DATA1_6:RW:16:8:=0x7b PI_RDLVL_BURST_DATA1_5:RW:8:8:=0x77 PI_RDLVL_BURST_DATA1_4:RW:0:8:=0x6f
#define              DENALI_PI_1027_DATA 0b01001010101101010101010110101010 // PI_RDLVL_BURST_DATA1_11:RW:24:8:=0x4a PI_RDLVL_BURST_DATA1_10:RW:16:8:=0xb5 PI_RDLVL_BURST_DATA1_9:RW:8:8:=0x55 PI_RDLVL_BURST_DATA1_8:RW:0:8:=0xaa
#define              DENALI_PI_1028_DATA 0b10110101101010011010100101010110 // PI_RDLVL_BURST_DATA1_15:RW:24:8:=0xb5 PI_RDLVL_BURST_DATA1_14:RW:16:8:=0xa9 PI_RDLVL_BURST_DATA1_13:RW:8:8:=0xa9 PI_RDLVL_BURST_DATA1_12:RW:0:8:=0x56
#define              DENALI_PI_1029_DATA 0b10011111100000001011111110101010 // PI_RDLVL_BURST_DATA2_3:RW:24:8:=0x9F PI_RDLVL_BURST_DATA2_2:RW:16:8:=0x80 PI_RDLVL_BURST_DATA2_1:RW:8:8:=0xbf PI_RDLVL_BURST_DATA2_0:RW:0:8:=0xaa
#define              DENALI_PI_1030_DATA 0b00000000101110111011011110101111 // PI_RDLVL_BURST_DATA2_7:RW:24:8:=0x00 PI_RDLVL_BURST_DATA2_6:RW:16:8:=0xbb PI_RDLVL_BURST_DATA2_5:RW:8:8:=0xb7 PI_RDLVL_BURST_DATA2_4:RW:0:8:=0xaf
#define              DENALI_PI_1039_DATA 0b00000000000000000000000000001011 // PI_SEQ_WAIT_0:RW:0:24:=0x00000b
#define              DENALI_PI_1040_DATA 0b00000000000000000000000000000001 // PI_SEQ_WAIT_1:RW:0:24:=0x000001
#define              DENALI_PI_1041_DATA 0b00000000000000000000000000000110 // PI_SEQ_WAIT_2:RW:0:24:=0x000006
#define              DENALI_PI_1055_DATA 0b00000000000000000000000000001110 // PI_SEQ_WAIT_16_F0:RW:0:24:=0x00000e
#define              DENALI_PI_1056_DATA 0b00000000000000000000000001100100 // PI_SEQ_WAIT_16_F1:RW:0:24:=0x000064
#define              DENALI_PI_1057_DATA 0b00000000000000000000000100101101 // PI_SEQ_WAIT_16_F2:RW:0:24:=0x00012d
#define              DENALI_PI_1058_DATA 0b00000000000000000000000000000001 // PI_SEQ_WAIT_17_F0:RW:0:24:=0x000001
#define              DENALI_PI_1059_DATA 0b00000000000000000000000000000010 // PI_SEQ_WAIT_17_F1:RW:0:24:=0x000002
#define              DENALI_PI_1060_DATA 0b00000000000000000000000000000100 // PI_SEQ_WAIT_17_F2:RW:0:24:=0x000004
#define              DENALI_PI_1061_DATA 0b00000000000000000000000000000111 // PI_SEQ_WAIT_18_F0:RW:0:24:=0x000007
#define              DENALI_PI_1062_DATA 0b00000000000000000000000000000111 // PI_SEQ_WAIT_18_F1:RW:0:24:=0x000007
#define              DENALI_PI_1063_DATA 0b00000000000000000000000000001101 // PI_SEQ_WAIT_18_F2:RW:0:24:=0x00000d
#define              DENALI_PI_1079_DATA 0b00000000000000000000000000000111 // PI_SEQ_WAIT_24_F0:RW:0:24:=0x000007
#define              DENALI_PI_1080_DATA 0b00000000000000000000000000101001 // PI_SEQ_WAIT_24_F1:RW:0:24:=0x000029
#define              DENALI_PI_1081_DATA 0b00000000000000000000000001111010 // PI_SEQ_WAIT_24_F2:RW:0:24:=0x00007a
#define              DENALI_PI_1082_DATA 0b00000000000000000000000000001100 // PI_SEQ_WAIT_25_F0:RW:0:24:=0x00000c
#define              DENALI_PI_1083_DATA 0b00000000000000000000000001010001 // PI_SEQ_WAIT_25_F1:RW:0:24:=0x000051
#define              DENALI_PI_1084_DATA 0b00000000000000000000000011110010 // PI_SEQ_WAIT_25_F2:RW:0:24:=0x0000f2
#define              DENALI_PI_1132_DATA 0b00000000010101010000000000000000 // PI_DARRAY0_9:RW+:24:8:=0x00 PI_DARRAY0_8:RW+:16:8:=0x55 PI_DARRAY0_7:RW+:8:8:=0x00 PI_DARRAY0_6:RW+:0:8:=0x00
#define              DENALI_PI_1135_DATA 0b01011010000000000000000000000000 // PI_DARRAY0_21:RW+:24:8:=0x5a PI_DARRAY0_20:RW+:16:8:=0x00 PI_DARRAY0_19:RW+:8:8:=0x00 PI_DARRAY0_18:RW+:0:8:=0x00
#define              DENALI_PI_1136_DATA 0b00000000001111000000000000000000 // PI_DARRAY0_25:RW+:24:8:=0x00 PI_DARRAY0_24:RW+:16:8:=0x3c PI_DARRAY0_23:RW+:8:8:=0x00 PI_DARRAY0_22:RW+:0:8:=0x00
#define              DENALI_PI_1219_DATA 0b00000000001100010000000000000100 // PI_DARRAY3_3_CS0_F0:RW+:24:8:=0x00 PI_DARRAY3_2_CS0_F0:RW+:16:8:=0x31 PI_DARRAY3_1_CS0_F0:RW+:8:8:=0x00 PI_DARRAY3_0_CS0_F0:RW+:0:8:=0x04
#define              DENALI_PI_1220_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS0_F0:RW+:24:8:=0x4d PI_DARRAY3_6_CS0_F0:RW+:16:8:=0x00 PI_DARRAY3_5_CS0_F0:RW+:8:8:=0xcd PI_DARRAY3_4_CS0_F0:RW+:0:8:=0x00
#define              DENALI_PI_1223_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS0_F0:RW+:24:8:=0x00 PI_DARRAY3_18_CS0_F0:RW+:16:8:=0x00 PI_DARRAY3_17_CS0_F0:RW+:8:8:=0xcd PI_DARRAY3_16_CS0_F0:RW+:0:8:=0x00
#define              DENALI_PI_1225_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS0_F0:RW+:24:8:=0x00 PI_DARRAY3_26_CS0_F0:RW+:16:8:=0x00 PI_DARRAY3_25_CS0_F0:RW+:8:8:=0x4d PI_DARRAY3_24_CS0_F0:RW+:0:8:=0x3c
#define              DENALI_PI_1229_DATA 0b00000000001100010000100100010100 // PI_DARRAY3_3_CS0_F1:RW+:24:8:=0x00 PI_DARRAY3_2_CS0_F1:RW+:16:8:=0x31 PI_DARRAY3_1_CS0_F1:RW+:8:8:=0x09 PI_DARRAY3_0_CS0_F1:RW+:0:8:=0x14
#define              DENALI_PI_1230_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS0_F1:RW+:24:8:=0x4d PI_DARRAY3_6_CS0_F1:RW+:16:8:=0x00 PI_DARRAY3_5_CS0_F1:RW+:8:8:=0xcd PI_DARRAY3_4_CS0_F1:RW+:0:8:=0x00
#define              DENALI_PI_1233_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS0_F1:RW+:24:8:=0x00 PI_DARRAY3_18_CS0_F1:RW+:16:8:=0x00 PI_DARRAY3_17_CS0_F1:RW+:8:8:=0xcd PI_DARRAY3_16_CS0_F1:RW+:0:8:=0x00
#define              DENALI_PI_1235_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS0_F1:RW+:24:8:=0x00 PI_DARRAY3_26_CS0_F1:RW+:16:8:=0x00 PI_DARRAY3_25_CS0_F1:RW+:8:8:=0x4d PI_DARRAY3_24_CS0_F1:RW+:0:8:=0x3c
#define              DENALI_PI_1239_DATA 0b00000000001100010010010001000100 // PI_DARRAY3_3_CS0_F2:RW+:24:8:=0x00 PI_DARRAY3_2_CS0_F2:RW+:16:8:=0x31 PI_DARRAY3_1_CS0_F2:RW+:8:8:=0x24 PI_DARRAY3_0_CS0_F2:RW+:0:8:=0x44
#define              DENALI_PI_1240_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS0_F2:RW+:24:8:=0x4d PI_DARRAY3_6_CS0_F2:RW+:16:8:=0x00 PI_DARRAY3_5_CS0_F2:RW+:8:8:=0xcd PI_DARRAY3_4_CS0_F2:RW+:0:8:=0x00
#define              DENALI_PI_1243_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS0_F2:RW+:24:8:=0x00 PI_DARRAY3_18_CS0_F2:RW+:16:8:=0x00 PI_DARRAY3_17_CS0_F2:RW+:8:8:=0xcd PI_DARRAY3_16_CS0_F2:RW+:0:8:=0x00
#define              DENALI_PI_1245_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS0_F2:RW+:24:8:=0x00 PI_DARRAY3_26_CS0_F2:RW+:16:8:=0x00 PI_DARRAY3_25_CS0_F2:RW+:8:8:=0x4d PI_DARRAY3_24_CS0_F2:RW+:0:8:=0x3c
#define              DENALI_PI_1249_DATA 0b00000000001100010000000000000100 // PI_DARRAY3_3_CS1_F0:RW+:24:8:=0x00 PI_DARRAY3_2_CS1_F0:RW+:16:8:=0x31 PI_DARRAY3_1_CS1_F0:RW+:8:8:=0x00 PI_DARRAY3_0_CS1_F0:RW+:0:8:=0x04
#define              DENALI_PI_1250_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS1_F0:RW+:24:8:=0x4d PI_DARRAY3_6_CS1_F0:RW+:16:8:=0x00 PI_DARRAY3_5_CS1_F0:RW+:8:8:=0xcd PI_DARRAY3_4_CS1_F0:RW+:0:8:=0x00
#define              DENALI_PI_1253_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS1_F0:RW+:24:8:=0x00 PI_DARRAY3_18_CS1_F0:RW+:16:8:=0x00 PI_DARRAY3_17_CS1_F0:RW+:8:8:=0xcd PI_DARRAY3_16_CS1_F0:RW+:0:8:=0x00
#define              DENALI_PI_1255_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS1_F0:RW+:24:8:=0x00 PI_DARRAY3_26_CS1_F0:RW+:16:8:=0x00 PI_DARRAY3_25_CS1_F0:RW+:8:8:=0x4d PI_DARRAY3_24_CS1_F0:RW+:0:8:=0x3c
#define              DENALI_PI_1259_DATA 0b00000000001100010000100100010100 // PI_DARRAY3_3_CS1_F1:RW+:24:8:=0x00 PI_DARRAY3_2_CS1_F1:RW+:16:8:=0x31 PI_DARRAY3_1_CS1_F1:RW+:8:8:=0x09 PI_DARRAY3_0_CS1_F1:RW+:0:8:=0x14
#define              DENALI_PI_1260_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS1_F1:RW+:24:8:=0x4d PI_DARRAY3_6_CS1_F1:RW+:16:8:=0x00 PI_DARRAY3_5_CS1_F1:RW+:8:8:=0xcd PI_DARRAY3_4_CS1_F1:RW+:0:8:=0x00
#define              DENALI_PI_1263_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS1_F1:RW+:24:8:=0x00 PI_DARRAY3_18_CS1_F1:RW+:16:8:=0x00 PI_DARRAY3_17_CS1_F1:RW+:8:8:=0xcd PI_DARRAY3_16_CS1_F1:RW+:0:8:=0x00
#define              DENALI_PI_1265_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS1_F1:RW+:24:8:=0x00 PI_DARRAY3_26_CS1_F1:RW+:16:8:=0x00 PI_DARRAY3_25_CS1_F1:RW+:8:8:=0x4d PI_DARRAY3_24_CS1_F1:RW+:0:8:=0x3c
#define              DENALI_PI_1269_DATA 0b00000000001100010010010001000100 // PI_DARRAY3_3_CS1_F2:RW+:24:8:=0x00 PI_DARRAY3_2_CS1_F2:RW+:16:8:=0x31 PI_DARRAY3_1_CS1_F2:RW+:8:8:=0x24 PI_DARRAY3_0_CS1_F2:RW+:0:8:=0x44
#define              DENALI_PI_1270_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS1_F2:RW+:24:8:=0x4d PI_DARRAY3_6_CS1_F2:RW+:16:8:=0x00 PI_DARRAY3_5_CS1_F2:RW+:8:8:=0xcd PI_DARRAY3_4_CS1_F2:RW+:0:8:=0x00
#define              DENALI_PI_1273_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS1_F2:RW+:24:8:=0x00 PI_DARRAY3_18_CS1_F2:RW+:16:8:=0x00 PI_DARRAY3_17_CS1_F2:RW+:8:8:=0xcd PI_DARRAY3_16_CS1_F2:RW+:0:8:=0x00
#define              DENALI_PI_1275_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS1_F2:RW+:24:8:=0x00 PI_DARRAY3_26_CS1_F2:RW+:16:8:=0x00 PI_DARRAY3_25_CS1_F2:RW+:8:8:=0x4d PI_DARRAY3_24_CS1_F2:RW+:0:8:=0x3c
#define              DENALI_PI_1279_DATA 0b00000000001100010000000000000100 // PI_DARRAY3_3_CS2_F0:RW+:24:8:=0x00 PI_DARRAY3_2_CS2_F0:RW+:16:8:=0x31 PI_DARRAY3_1_CS2_F0:RW+:8:8:=0x00 PI_DARRAY3_0_CS2_F0:RW+:0:8:=0x04
#define              DENALI_PI_1280_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS2_F0:RW+:24:8:=0x4d PI_DARRAY3_6_CS2_F0:RW+:16:8:=0x00 PI_DARRAY3_5_CS2_F0:RW+:8:8:=0xcd PI_DARRAY3_4_CS2_F0:RW+:0:8:=0x00
#define              DENALI_PI_1283_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS2_F0:RW+:24:8:=0x00 PI_DARRAY3_18_CS2_F0:RW+:16:8:=0x00 PI_DARRAY3_17_CS2_F0:RW+:8:8:=0xcd PI_DARRAY3_16_CS2_F0:RW+:0:8:=0x00
#define              DENALI_PI_1285_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS2_F0:RW+:24:8:=0x00 PI_DARRAY3_26_CS2_F0:RW+:16:8:=0x00 PI_DARRAY3_25_CS2_F0:RW+:8:8:=0x4d PI_DARRAY3_24_CS2_F0:RW+:0:8:=0x3c
#define              DENALI_PI_1289_DATA 0b00000000001100010000100100010100 // PI_DARRAY3_3_CS2_F1:RW+:24:8:=0x00 PI_DARRAY3_2_CS2_F1:RW+:16:8:=0x31 PI_DARRAY3_1_CS2_F1:RW+:8:8:=0x09 PI_DARRAY3_0_CS2_F1:RW+:0:8:=0x14
#define              DENALI_PI_1290_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS2_F1:RW+:24:8:=0x4d PI_DARRAY3_6_CS2_F1:RW+:16:8:=0x00 PI_DARRAY3_5_CS2_F1:RW+:8:8:=0xcd PI_DARRAY3_4_CS2_F1:RW+:0:8:=0x00
#define              DENALI_PI_1293_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS2_F1:RW+:24:8:=0x00 PI_DARRAY3_18_CS2_F1:RW+:16:8:=0x00 PI_DARRAY3_17_CS2_F1:RW+:8:8:=0xcd PI_DARRAY3_16_CS2_F1:RW+:0:8:=0x00
#define              DENALI_PI_1295_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS2_F1:RW+:24:8:=0x00 PI_DARRAY3_26_CS2_F1:RW+:16:8:=0x00 PI_DARRAY3_25_CS2_F1:RW+:8:8:=0x4d PI_DARRAY3_24_CS2_F1:RW+:0:8:=0x3c
#define              DENALI_PI_1299_DATA 0b00000000001100010010010001000100 // PI_DARRAY3_3_CS2_F2:RW+:24:8:=0x00 PI_DARRAY3_2_CS2_F2:RW+:16:8:=0x31 PI_DARRAY3_1_CS2_F2:RW+:8:8:=0x24 PI_DARRAY3_0_CS2_F2:RW+:0:8:=0x44
#define              DENALI_PI_1300_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS2_F2:RW+:24:8:=0x4d PI_DARRAY3_6_CS2_F2:RW+:16:8:=0x00 PI_DARRAY3_5_CS2_F2:RW+:8:8:=0xcd PI_DARRAY3_4_CS2_F2:RW+:0:8:=0x00
#define              DENALI_PI_1303_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS2_F2:RW+:24:8:=0x00 PI_DARRAY3_18_CS2_F2:RW+:16:8:=0x00 PI_DARRAY3_17_CS2_F2:RW+:8:8:=0xcd PI_DARRAY3_16_CS2_F2:RW+:0:8:=0x00
#define              DENALI_PI_1305_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS2_F2:RW+:24:8:=0x00 PI_DARRAY3_26_CS2_F2:RW+:16:8:=0x00 PI_DARRAY3_25_CS2_F2:RW+:8:8:=0x4d PI_DARRAY3_24_CS2_F2:RW+:0:8:=0x3c
#define              DENALI_PI_1309_DATA 0b00000000001100010000000000000100 // PI_DARRAY3_3_CS3_F0:RW+:24:8:=0x00 PI_DARRAY3_2_CS3_F0:RW+:16:8:=0x31 PI_DARRAY3_1_CS3_F0:RW+:8:8:=0x00 PI_DARRAY3_0_CS3_F0:RW+:0:8:=0x04
#define              DENALI_PI_1310_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS3_F0:RW+:24:8:=0x4d PI_DARRAY3_6_CS3_F0:RW+:16:8:=0x00 PI_DARRAY3_5_CS3_F0:RW+:8:8:=0xcd PI_DARRAY3_4_CS3_F0:RW+:0:8:=0x00
#define              DENALI_PI_1313_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS3_F0:RW+:24:8:=0x00 PI_DARRAY3_18_CS3_F0:RW+:16:8:=0x00 PI_DARRAY3_17_CS3_F0:RW+:8:8:=0xcd PI_DARRAY3_16_CS3_F0:RW+:0:8:=0x00
#define              DENALI_PI_1315_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS3_F0:RW+:24:8:=0x00 PI_DARRAY3_26_CS3_F0:RW+:16:8:=0x00 PI_DARRAY3_25_CS3_F0:RW+:8:8:=0x4d PI_DARRAY3_24_CS3_F0:RW+:0:8:=0x3c
#define              DENALI_PI_1319_DATA 0b00000000001100010000100100010100 // PI_DARRAY3_3_CS3_F1:RW+:24:8:=0x00 PI_DARRAY3_2_CS3_F1:RW+:16:8:=0x31 PI_DARRAY3_1_CS3_F1:RW+:8:8:=0x09 PI_DARRAY3_0_CS3_F1:RW+:0:8:=0x14
#define              DENALI_PI_1320_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS3_F1:RW+:24:8:=0x4d PI_DARRAY3_6_CS3_F1:RW+:16:8:=0x00 PI_DARRAY3_5_CS3_F1:RW+:8:8:=0xcd PI_DARRAY3_4_CS3_F1:RW+:0:8:=0x00
#define              DENALI_PI_1323_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS3_F1:RW+:24:8:=0x00 PI_DARRAY3_18_CS3_F1:RW+:16:8:=0x00 PI_DARRAY3_17_CS3_F1:RW+:8:8:=0xcd PI_DARRAY3_16_CS3_F1:RW+:0:8:=0x00
#define              DENALI_PI_1325_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS3_F1:RW+:24:8:=0x00 PI_DARRAY3_26_CS3_F1:RW+:16:8:=0x00 PI_DARRAY3_25_CS3_F1:RW+:8:8:=0x4d PI_DARRAY3_24_CS3_F1:RW+:0:8:=0x3c
#define              DENALI_PI_1329_DATA 0b00000000001100010010010001000100 // PI_DARRAY3_3_CS3_F2:RW+:24:8:=0x00 PI_DARRAY3_2_CS3_F2:RW+:16:8:=0x31 PI_DARRAY3_1_CS3_F2:RW+:8:8:=0x24 PI_DARRAY3_0_CS3_F2:RW+:0:8:=0x44
#define              DENALI_PI_1330_DATA 0b01001101000000001100110100000000 // PI_DARRAY3_7_CS3_F2:RW+:24:8:=0x4d PI_DARRAY3_6_CS3_F2:RW+:16:8:=0x00 PI_DARRAY3_5_CS3_F2:RW+:8:8:=0xcd PI_DARRAY3_4_CS3_F2:RW+:0:8:=0x00
#define              DENALI_PI_1333_DATA 0b00000000000000001100110100000000 // PI_DARRAY3_19_CS3_F2:RW+:24:8:=0x00 PI_DARRAY3_18_CS3_F2:RW+:16:8:=0x00 PI_DARRAY3_17_CS3_F2:RW+:8:8:=0xcd PI_DARRAY3_16_CS3_F2:RW+:0:8:=0x00
#define              DENALI_PI_1335_DATA 0b00000000000000000100110100111100 // PI_DARRAY3_27_CS3_F2:RW+:24:8:=0x00 PI_DARRAY3_26_CS3_F2:RW+:16:8:=0x00 PI_DARRAY3_25_CS3_F2:RW+:8:8:=0x4d PI_DARRAY3_24_CS3_F2:RW+:0:8:=0x3c
#define              DENALI_PI_1339_DATA 0b00001010100000001000000010000000 // PI_DARRAY0_3_MAP:RW:24:8:=0x0a PI_DARRAY0_2_MAP:RW:16:8:=0x80 PI_DARRAY0_1_MAP:RW:8:8:=0x80 PI_DARRAY0_0_MAP:RW:0:8:=0x80
#define              DENALI_PI_1340_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_7_MAP:RW:24:8:=0x80 PI_DARRAY0_6_MAP:RW:16:8:=0x80 PI_DARRAY0_5_MAP:RW:8:8:=0x80 PI_DARRAY0_4_MAP:RW:0:8:=0x80
#define              DENALI_PI_1341_DATA 0b00010010000100010001000000001111 // PI_DARRAY0_11_MAP:RW:24:8:=0x12 PI_DARRAY0_10_MAP:RW:16:8:=0x11 PI_DARRAY0_9_MAP:RW:8:8:=0x10 PI_DARRAY0_8_MAP:RW:0:8:=0x0f
#define              DENALI_PI_1342_DATA 0b00010111100000000001010000010011 // PI_DARRAY0_15_MAP:RW:24:8:=0x17 PI_DARRAY0_14_MAP:RW:16:8:=0x80 PI_DARRAY0_13_MAP:RW:8:8:=0x14 PI_DARRAY0_12_MAP:RW:0:8:=0x13
#define              DENALI_PI_1343_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_19_MAP:RW:24:8:=0x80 PI_DARRAY0_18_MAP:RW:16:8:=0x80 PI_DARRAY0_17_MAP:RW:8:8:=0x80 PI_DARRAY0_16_MAP:RW:0:8:=0x80
#define              DENALI_PI_1344_DATA 0b10000000100000000010000010000000 // PI_DARRAY0_23_MAP:RW:24:8:=0x80 PI_DARRAY0_22_MAP:RW:16:8:=0x80 PI_DARRAY0_21_MAP:RW:8:8:=0x20 PI_DARRAY0_20_MAP:RW:0:8:=0x80
#define              DENALI_PI_1345_DATA 0b10000000100000001000000000101000 // PI_DARRAY0_27_MAP:RW:24:8:=0x80 PI_DARRAY0_26_MAP:RW:16:8:=0x80 PI_DARRAY0_25_MAP:RW:8:8:=0x80 PI_DARRAY0_24_MAP:RW:0:8:=0x28
#define              DENALI_PI_1346_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_31_MAP:RW:24:8:=0x80 PI_DARRAY0_30_MAP:RW:16:8:=0x80 PI_DARRAY0_29_MAP:RW:8:8:=0x80 PI_DARRAY0_28_MAP:RW:0:8:=0x80
#define              DENALI_PI_1347_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_35_MAP:RW:24:8:=0x80 PI_DARRAY0_34_MAP:RW:16:8:=0x80 PI_DARRAY0_33_MAP:RW:8:8:=0x80 PI_DARRAY0_32_MAP:RW:0:8:=0x80
#define              DENALI_PI_1348_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_39_MAP:RW:24:8:=0x80 PI_DARRAY0_38_MAP:RW:16:8:=0x80 PI_DARRAY0_37_MAP:RW:8:8:=0x80 PI_DARRAY0_36_MAP:RW:0:8:=0x80
#define              DENALI_PI_1349_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_43_MAP:RW:24:8:=0x80 PI_DARRAY0_42_MAP:RW:16:8:=0x80 PI_DARRAY0_41_MAP:RW:8:8:=0x80 PI_DARRAY0_40_MAP:RW:0:8:=0x80
#define              DENALI_PI_1350_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_47_MAP:RW:24:8:=0x80 PI_DARRAY0_46_MAP:RW:16:8:=0x80 PI_DARRAY0_45_MAP:RW:8:8:=0x80 PI_DARRAY0_44_MAP:RW:0:8:=0x80
#define              DENALI_PI_1351_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_51_MAP:RW:24:8:=0x80 PI_DARRAY0_50_MAP:RW:16:8:=0x80 PI_DARRAY0_49_MAP:RW:8:8:=0x80 PI_DARRAY0_48_MAP:RW:0:8:=0x80
#define              DENALI_PI_1352_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_55_MAP:RW:24:8:=0x80 PI_DARRAY0_54_MAP:RW:16:8:=0x80 PI_DARRAY0_53_MAP:RW:8:8:=0x80 PI_DARRAY0_52_MAP:RW:0:8:=0x80
#define              DENALI_PI_1353_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_59_MAP:RW:24:8:=0x80 PI_DARRAY0_58_MAP:RW:16:8:=0x80 PI_DARRAY0_57_MAP:RW:8:8:=0x80 PI_DARRAY0_56_MAP:RW:0:8:=0x80
#define              DENALI_PI_1354_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_63_MAP:RW:24:8:=0x80 PI_DARRAY0_62_MAP:RW:16:8:=0x80 PI_DARRAY0_61_MAP:RW:8:8:=0x80 PI_DARRAY0_60_MAP:RW:0:8:=0x80
#define              DENALI_PI_1355_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_67_MAP:RW:24:8:=0x80 PI_DARRAY0_66_MAP:RW:16:8:=0x80 PI_DARRAY0_65_MAP:RW:8:8:=0x80 PI_DARRAY0_64_MAP:RW:0:8:=0x80
#define              DENALI_PI_1356_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_71_MAP:RW:24:8:=0x80 PI_DARRAY0_70_MAP:RW:16:8:=0x80 PI_DARRAY0_69_MAP:RW:8:8:=0x80 PI_DARRAY0_68_MAP:RW:0:8:=0x80
#define              DENALI_PI_1357_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_75_MAP:RW:24:8:=0x80 PI_DARRAY0_74_MAP:RW:16:8:=0x80 PI_DARRAY0_73_MAP:RW:8:8:=0x80 PI_DARRAY0_72_MAP:RW:0:8:=0x80
#define              DENALI_PI_1358_DATA 0b10000000100000001000000010000000 // PI_DARRAY0_79_MAP:RW:24:8:=0x80 PI_DARRAY0_78_MAP:RW:16:8:=0x80 PI_DARRAY0_77_MAP:RW:8:8:=0x80 PI_DARRAY0_76_MAP:RW:0:8:=0x80
#define              DENALI_PI_1359_DATA 0b10000000000000110000001000000001 // PI_DARRAY3_3_MAP:RW:24:8:=0x80 PI_DARRAY3_2_MAP:RW:16:8:=0x03 PI_DARRAY3_1_MAP:RW:8:8:=0x02 PI_DARRAY3_0_MAP:RW:0:8:=0x01
#define              DENALI_PI_1360_DATA 0b00001110000011010000110000001011 // PI_DARRAY3_7_MAP:RW:24:8:=0x0e PI_DARRAY3_6_MAP:RW:16:8:=0x0d PI_DARRAY3_5_MAP:RW:8:8:=0x0c PI_DARRAY3_4_MAP:RW:0:8:=0x0b
#define              DENALI_PI_1361_DATA 0b10000000100000001000000010000000 // PI_DARRAY3_11_MAP:RW:24:8:=0x80 PI_DARRAY3_10_MAP:RW:16:8:=0x80 PI_DARRAY3_9_MAP:RW:8:8:=0x80 PI_DARRAY3_8_MAP:RW:0:8:=0x80
#define              DENALI_PI_1362_DATA 0b10000000000101101000000010000000 // PI_DARRAY3_15_MAP:RW:24:8:=0x80 PI_DARRAY3_14_MAP:RW:16:8:=0x16 PI_DARRAY3_13_MAP:RW:8:8:=0x80 PI_DARRAY3_12_MAP:RW:0:8:=0x80
#define              DENALI_PI_1363_DATA 0b00001000000000000100110010000000 // PI_DARRAY3_19_MAP:RW:24:8:=0x08 PI_DARRAY3_18_MAP:RW:16:8:=0x00 PI_DARRAY3_17_MAP:RW:8:8:=0x4c PI_DARRAY3_16_MAP:RW:0:8:=0x80
#define              DENALI_PI_1364_DATA 0b10000000100000001000000010000000 // PI_DARRAY3_23_MAP:RW:24:8:=0x80 PI_DARRAY3_22_MAP:RW:16:8:=0x80 PI_DARRAY3_21_MAP:RW:8:8:=0x80 PI_DARRAY3_20_MAP:RW:0:8:=0x80
#define              DENALI_PI_1365_DATA 0b10000000000111110100111010000000 // PI_DARRAY3_27_MAP:RW:24:8:=0x80 PI_DARRAY3_26_MAP:RW:16:8:=0x1f PI_DARRAY3_25_MAP:RW:8:8:=0x4e PI_DARRAY3_24_MAP:RW:0:8:=0x80
#define              DENALI_PI_1366_DATA 0b10000000100000001000000010000000 // PI_DARRAY3_31_MAP:RW:24:8:=0x80 PI_DARRAY3_30_MAP:RW:16:8:=0x80 PI_DARRAY3_29_MAP:RW:8:8:=0x80 PI_DARRAY3_28_MAP:RW:0:8:=0x80
#define              DENALI_PI_1367_DATA 0b10000000100000001000000010000000 // PI_DARRAY3_35_MAP:RW:24:8:=0x80 PI_DARRAY3_34_MAP:RW:16:8:=0x80 PI_DARRAY3_33_MAP:RW:8:8:=0x80 PI_DARRAY3_32_MAP:RW:0:8:=0x80
#define              DENALI_PI_1368_DATA 0b10000000100000001000000010000000 // PI_DARRAY3_39_MAP:RW:24:8:=0x80 PI_DARRAY3_38_MAP:RW:16:8:=0x80 PI_DARRAY3_37_MAP:RW:8:8:=0x80 PI_DARRAY3_36_MAP:RW:0:8:=0x80
//* ********************************************************
//* The below are used only for simulation phy purposes.
//* Please ignore if using integrated Cadence PHY.
//* SimulationValues {{{
//* ********************************************************
//#define SIM_PHY_VALS_DEFINED 1 // Global define for simulation
//#define                        SMALL_TREF_ENABLE 8'h0 // CTL
//#define                                  MR8_VAL 8'h18 // CTL
//#define                                  MR0_VAL 8'h0 // CTL
//#define                            ODT_RD_TIMING 6'h0 // CTL
//#define                                  TAC_MIN 6'h0 // CTL
//#define                                  TAC_MAX 6'h0 // CTL
//#define               LPDDR1_PD_CLK_GATE_DISABLE 1'h0 // CTL
//#define                          LPDDR1_ATTACHED 1'h0 // CTL
//* ********************************************************
//* SimulationValues }}}
//* ********************************************************
