


.. index::
   single: Supported Commands

Supported Commands 
==================

+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**Command option** |U13b|                  |**Represented for (One with * supports only for qlf_k4n8)** |U13b|                                                                             |**Options** |U13b|                                                  |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-synth** |U13b|                          |Synthesis using yosys |U13b|                                                                                                                   |**-** |U13b|                                                        |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-compile** |U13b|                        |Run pack, place, route and generate fasm file |U13b|                                                                                           |**-** |U13b|                                                        |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-src <source path>** |U13b|              |Source file folder |U13b|                                                                                                                      |**-** |U13b|                                                        |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-d <device>** |U13b|                     |Device supported |U13b|                                                                                                                        |qlf_k4n8/qlf_k6n10 |U13b|                                           |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-P <package>** |U13b|                    |*Package csv file |U13r|                                                                                                                       |qlf_k4n8 csv file |U13b|                                            |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-p <pcf file>** |U13b|                   |*Fix Placement constraints of IO |U8217b| s  |U13r|                                                                                            |**-** |U13b|                                                        |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-s <sdc file>** |U13b|                   |*Timing Constraint File (SDC) |U13b|                                                                                                           |Refer online documents section for SDC constraints supported |U13b| |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-r <router flag>** |U13b|                |Timing: means no attention is paid to delay. Congestion: means nets on the critical path pay no attention to congestion |U13b|                 |timing, congestion |U13b|                                           |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-t <top module>** |U13b|                 |Top module of the Verilog design |U13b|                                                                                                        |**-** |U13b|                                                        |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-v <Verilog list files>** |U13b|         |Verilog source files |U13b|                                                                                                                    |Only Verilog supported |U13b|                                       |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-pnr_corner** |U13b|                     |*Timing corner for the place and route tool |U13b|                                                                                             |fast/slow |U13b|                                                    |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-analysis_corner** |U13b|                |*SDF corner for the verilog post layout |U13b|                                                                                                 |fast/slow |U13b|                                                    |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-dump** |U13b|                           |Dump post layout verilog file  |U13b|                                                                                                          |post_verilog |U13b|                                                 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+



   Below commands are supported only for synthesis(-synth option):

+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**Command option** |U13b|    |**Represented for** |U13b|                                                                                                                                                                                   |**Usage** |U13b|                                                    |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-y** |U13b|                |Specifies a verilog library directory to search for module definition. Multiple directories can be specified with space |U13b|                                                                               |**-y <directory_path>** |U13b|                                      |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**-f** |U13b|                |Specifies a file that contains a list of commands to run |U13b|                                                                                                                                              |**-f <filename>** |U13b|                                            |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+
|**+incdir+** |U13b|          |Specifies the directories that contains the files declared with the `include compiler directive. Multiple directories can be specified with the + character |U13b|                                           |**+incdir+<directory>** |U13b|                                      |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**+libext+** |U13b|          |Specify files with particular extension in the directory. You can specify more than one extension, separating each extension with the + character. Use this option when you enter the -y option |U13b|       |**+libext+<extension>** |U13b|                                      |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
|**+define+** |U13b|          |Defines a text macro. Use `ifdef compiler directive in your Verilog source code  |U13b|                                                                                                                      |**+define+<macro_name>=<value>** |U13b|                             |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


.. |BR| raw:: html

   <BR/>


.. |U13b| unicode:: U+0000D
   :trim:
.. |U13r| unicode:: U+0000D
   :rtrim:
.. |U8217b| unicode:: U+02019
   :trim:
.. |U13l| unicode:: U+0000D
   :ltrim:
