# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do DE1_SoC_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:52 on Oct 08,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 21:56:52 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:52 on Oct 08,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 21:56:52 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:52 on Oct 08,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 21:56:52 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:52 on Oct 08,2023
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 21:56:52 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb 
# Start time: 21:56:52 on Oct 08,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.seg7
# ** Error: Cannot open macro file: DE1_SoC_wave.do
# Error in macro ./DE1_SoC_runlab.do line 20
# Cannot open macro file: DE1_SoC_wave.do
#     while executing
# "do DE1_SoC_wave.do"
add wave -position end  sim:/DE1_SoC_tb/dut/HEX0
add wave -position end  sim:/DE1_SoC_tb/dut/HEX1
add wave -position end  sim:/DE1_SoC_tb/dut/HEX4
add wave -position end  sim:/DE1_SoC_tb/dut/HEX5
add wave -position 0  sim:/DE1_SoC_tb/dut/SW[9]
add wave -position 1  sim:/DE1_SoC_tb/dut/SW[8]
add wave -position 2  sim:/DE1_SoC_tb/dut/SW[7]
add wave -position 3  sim:/DE1_SoC_tb/dut/SW[6]
add wave -position 4  sim:/DE1_SoC_tb/dut/SW[5]
add wave -position 5  sim:/DE1_SoC_tb/dut/SW[4]
add wave -position 6  sim:/DE1_SoC_tb/dut/SW[3]
add wave -position 7  sim:/DE1_SoC_tb/dut/SW[2]
add wave -position 8  sim:/DE1_SoC_tb/dut/SW[1]
add wave -position 9  sim:/DE1_SoC_tb/dut/SW[0]
add wave -position 1  sim:/DE1_SoC_tb/dut2/address
add wave -position 7  sim:/DE1_SoC_tb/dut2/data
add wave -position 11  sim:/DE1_SoC_tb/dut2/wren
add wave -position 16  sim:/DE1_SoC_tb/dut2/q
run -all
# Break key hit
# Break in Module DE1_SoC_tb at ./DE1_SoC_tb.sv line 20
# End time: 21:58:49 on Oct 08,2023, Elapsed time: 0:01:57
# Errors: 3, Warnings: 0
