{
  "design": {
    "design_info": {
      "boundary_crc": "0xFC1B434BFB333B17",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ProcessorSystem.gen/sources_1/bd/system_test",
      "name": "system_test",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1.1",
      "validated": "true"
    },
    "design_tree": {
      "axilite_uart": "",
      "data_memory": "",
      "program_memory": "",
      "memory_selector": "",
      "cpu_core": "",
      "controller_system": ""
    },
    "ports": {
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_test_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "tx": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "rx": {
        "direction": "O"
      }
    },
    "components": {
      "axilite_uart": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_test_axi_uartlite_0_0",
        "xci_path": "ip\\system_test_axi_uartlite_0_0\\system_test_axi_uartlite_0_0.xci",
        "inst_hier_path": "axilite_uart",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "C_S_AXI_ACLK_FREQ_HZ_d": {
            "value": "100"
          }
        }
      },
      "data_memory": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_test_data_memory_0",
        "xci_path": "ip\\system_test_data_memory_0\\system_test_data_memory_0.xci",
        "inst_hier_path": "data_memory",
        "parameters": {
          "Additional_Inputs_for_Power_Estimation": {
            "value": "false"
          },
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Operating_Mode_B": {
            "value": "NO_CHANGE"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Remaining_Memory_Locations": {
            "value": "DEADBEEF"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_B": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "program_memory": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_test_program_memory_0",
        "xci_path": "ip\\system_test_program_memory_0\\system_test_program_memory_0.xci",
        "inst_hier_path": "program_memory",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Operating_Mode_B": {
            "value": "NO_CHANGE"
          },
          "Read_Width_B": {
            "value": "16"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Remaining_Memory_Locations": {
            "value": "FFFF"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "Write_Width_B": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "memory_selector": {
        "vlnv": "xilinx.com:module_ref:memory_select:1.0",
        "xci_name": "system_test_memory_selector_0",
        "xci_path": "ip\\system_test_memory_selector_0\\system_test_memory_selector_0.xci",
        "inst_hier_path": "memory_selector",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory_select",
          "boundary_crc": "0x0"
        },
        "ports": {
          "select": {
            "direction": "I"
          },
          "address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "memory_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "memory_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "write_enable": {
            "direction": "I"
          },
          "data_address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "data_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_write_enable": {
            "direction": "O"
          },
          "program_address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "program_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "program_out": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "program_write_enable": {
            "direction": "O"
          }
        }
      },
      "cpu_core": {
        "vlnv": "xilinx.com:module_ref:core:1.0",
        "xci_name": "system_test_cpu_core_0",
        "xci_path": "ip\\system_test_cpu_core_0\\system_test_cpu_core_0.xci",
        "inst_hier_path": "cpu_core",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "system_test_controller_system_0_0_cpu_clock",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "read": {
            "direction": "O"
          },
          "write": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "controller_system": {
        "vlnv": "xilinx.com:module_ref:controller_system:1.0",
        "xci_name": "system_test_controller_system_0_0",
        "xci_path": "ip\\system_test_controller_system_0_0\\system_test_controller_system_0_0.xci",
        "inst_hier_path": "controller_system",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller_system",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "system_test_clock",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_test_clock",
                "value_src": "default_prop"
              }
            }
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cpu_clock": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "cpu_reset",
                "value_src": "constant"
              }
            }
          },
          "cpu_reset": {
            "type": "rst",
            "direction": "O"
          },
          "select": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "memory_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "memory_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_enable": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "controller_system_0_axi": {
        "interface_ports": [
          "controller_system/axi",
          "axilite_uart/S_AXI"
        ]
      }
    },
    "nets": {
      "clock_1": {
        "ports": [
          "clock",
          "axilite_uart/s_axi_aclk",
          "program_memory/clka",
          "program_memory/clkb",
          "data_memory/clka",
          "data_memory/clkb",
          "controller_system/axi_aclk"
        ]
      },
      "controller_system_address": {
        "ports": [
          "controller_system/address",
          "memory_selector/address"
        ]
      },
      "controller_system_cpu_clock": {
        "ports": [
          "controller_system/cpu_clock",
          "cpu_core/clock"
        ]
      },
      "controller_system_cpu_reset": {
        "ports": [
          "controller_system/cpu_reset",
          "cpu_core/reset"
        ]
      },
      "controller_system_memory_in": {
        "ports": [
          "controller_system/memory_in",
          "memory_selector/memory_in"
        ]
      },
      "controller_system_select": {
        "ports": [
          "controller_system/select",
          "memory_selector/select"
        ]
      },
      "controller_system_write_enable": {
        "ports": [
          "controller_system/write_enable",
          "memory_selector/write_enable"
        ]
      },
      "cpu_core_address": {
        "ports": [
          "cpu_core/address",
          "data_memory/addra"
        ]
      },
      "cpu_core_data_out": {
        "ports": [
          "cpu_core/data_out",
          "data_memory/dina"
        ]
      },
      "cpu_core_pc": {
        "ports": [
          "cpu_core/pc",
          "program_memory/addra"
        ]
      },
      "cpu_core_write": {
        "ports": [
          "cpu_core/write",
          "data_memory/wea"
        ]
      },
      "data_memory_douta": {
        "ports": [
          "data_memory/douta",
          "cpu_core/data_in"
        ]
      },
      "data_memory_doutb": {
        "ports": [
          "data_memory/doutb",
          "memory_selector/data_out"
        ]
      },
      "memory_selector_data_address": {
        "ports": [
          "memory_selector/data_address",
          "data_memory/addrb"
        ]
      },
      "memory_selector_data_in": {
        "ports": [
          "memory_selector/data_in",
          "data_memory/dinb"
        ]
      },
      "memory_selector_data_write_enable": {
        "ports": [
          "memory_selector/data_write_enable",
          "data_memory/web"
        ]
      },
      "memory_selector_memory_out": {
        "ports": [
          "memory_selector/memory_out",
          "controller_system/memory_out"
        ]
      },
      "memory_selector_program_address": {
        "ports": [
          "memory_selector/program_address",
          "program_memory/addrb"
        ]
      },
      "memory_selector_program_in": {
        "ports": [
          "memory_selector/program_in",
          "program_memory/dinb"
        ]
      },
      "memory_selector_program_write_enable": {
        "ports": [
          "memory_selector/program_write_enable",
          "program_memory/web"
        ]
      },
      "program_memory_douta": {
        "ports": [
          "program_memory/douta",
          "cpu_core/instruction"
        ]
      },
      "program_memory_doutb": {
        "ports": [
          "program_memory/doutb",
          "memory_selector/program_out"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "axilite_uart/s_axi_aresetn",
          "controller_system/axi_aresetn"
        ]
      },
      "tx_1": {
        "ports": [
          "tx",
          "axilite_uart/rx"
        ]
      },
      "uart_axilite_tx": {
        "ports": [
          "axilite_uart/tx",
          "rx"
        ]
      }
    },
    "addressing": {
      "/controller_system": {
        "address_spaces": {
          "axi": {
            "segments": {
              "SEG_uart_axilite_Reg": {
                "address_block": "/axilite_uart/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}