

================================================================
== Vivado HLS Report for 'memcpyHW'
================================================================
* Date:           Tue May 24 13:10:24 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        custDMA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|        33|         32|         32|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      7|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     64|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     71|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_116_p2        |     +    |      0|  0|   2|           2|           1|
    |exitcond8_fu_110_p2  |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_121       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_137       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_94        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   7|           7|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  60|         35|    1|         35|
    |i_phi_fu_103_p4  |   2|          2|    2|          4|
    |i_reg_99         |   2|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  64|         39|    5|         43|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  34|   0|   34|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond8_reg_137      |   1|   0|    1|          0|
    |i_1_reg_141            |   2|   0|    2|          0|
    |i_reg_99               |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+------------------------+-----+-----+--------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none |    memcpyHW    | return value |
|ap_rst                  |  in |    1| ap_ctrl_none |    memcpyHW    | return value |
|dataStream_V_dout       |  in |   32|    ap_fifo   |  dataStream_V  |    pointer   |
|dataStream_V_empty_n    |  in |    1|    ap_fifo   |  dataStream_V  |    pointer   |
|dataStream_V_read       | out |    1|    ap_fifo   |  dataStream_V  |    pointer   |
|offsetStream_V_dout     |  in |   32|    ap_fifo   | offsetStream_V |    pointer   |
|offsetStream_V_empty_n  |  in |    1|    ap_fifo   | offsetStream_V |    pointer   |
|offsetStream_V_read     | out |    1|    ap_fifo   | offsetStream_V |    pointer   |
|m_req_din               | out |    1|    ap_bus    |        m       |    pointer   |
|m_req_full_n            |  in |    1|    ap_bus    |        m       |    pointer   |
|m_req_write             | out |    1|    ap_bus    |        m       |    pointer   |
|m_rsp_empty_n           |  in |    1|    ap_bus    |        m       |    pointer   |
|m_rsp_read              | out |    1|    ap_bus    |        m       |    pointer   |
|m_address               | out |   32|    ap_bus    |        m       |    pointer   |
|m_datain                |  in |   32|    ap_bus    |        m       |    pointer   |
|m_dataout               | out |   32|    ap_bus    |        m       |    pointer   |
|m_size                  | out |   32|    ap_bus    |        m       |    pointer   |
|wr                      |  in |    1|    ap_none   |       wr       |    scalar    |
+------------------------+-----+-----+--------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 1
  Pipeline-0: II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	35  / (exitcond8)
	3  / (!exitcond8)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	2  / true
35 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dataStream_V), !map !0

ST_1: stg_37 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %offsetStream_V), !map !6

ST_1: stg_38 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %m), !map !10

ST_1: stg_39 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %wr), !map !16

ST_1: stg_40 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @memcpyHW_str) nounwind

ST_1: wr_read [1/1] 0.00ns
:5  %wr_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %wr)

ST_1: stg_42 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %m, [1 x i8]* @p_str, [6 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_43 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %m, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_44 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecIFCore(i32* %offsetStream_V, [1 x i8]* @p_str, [11 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [21 x i8]* @p_str4)

ST_1: stg_45 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %offsetStream_V, [8 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_46 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecIFCore(i32* %dataStream_V, [1 x i8]* @p_str, [11 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [19 x i8]* @p_str6)

ST_1: stg_47 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %dataStream_V, [8 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_48 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_49 [1/1] 1.57ns
:13  br label %1


 <State 2>: 1.36ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %burst.wr.end ]

ST_2: exitcond8 [1/1] 1.36ns
:1  %exitcond8 = icmp eq i2 %i, -2

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i2 %i, 1

ST_2: stg_54 [1/1] 0.00ns
:4  br i1 %exitcond8, label %3, label %2

ST_2: stg_55 [1/1] 0.00ns
:35  br i1 %wr_read, label %.preheader9.0, label %burst.wr.end


 <State 3>: 8.75ns
ST_3: tmp [1/1] 0.00ns
:2  %tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_3: tmp_34 [1/1] 0.00ns
:34  %tmp_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %offsetStream_V)

ST_3: tmp_9 [1/1] 0.00ns
.preheader9.0:0  %tmp_9 = sext i32 %tmp_34 to i64

ST_3: m_addr [1/1] 0.00ns
.preheader9.0:1  %m_addr = getelementptr i32* %m, i64 %tmp_9

ST_3: m_addr_req [1/1] 8.75ns
.preheader9.0:2  %m_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %m_addr, i32 32)

ST_3: stg_61 [1/1] 8.75ns
.preheader9.0:3  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp)


 <State 4>: 8.75ns
ST_4: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_4: stg_63 [1/1] 8.75ns
.preheader9.0:4  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_1)


 <State 5>: 8.75ns
ST_5: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_5: stg_65 [1/1] 8.75ns
.preheader9.0:5  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_3)


 <State 6>: 8.75ns
ST_6: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_6: stg_67 [1/1] 8.75ns
.preheader9.0:6  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_4)


 <State 7>: 8.75ns
ST_7: tmp_5 [1/1] 0.00ns
:6  %tmp_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_7: stg_69 [1/1] 8.75ns
.preheader9.0:7  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_5)


 <State 8>: 8.75ns
ST_8: tmp_6 [1/1] 0.00ns
:7  %tmp_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_8: stg_71 [1/1] 8.75ns
.preheader9.0:8  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_6)


 <State 9>: 8.75ns
ST_9: tmp_7 [1/1] 0.00ns
:8  %tmp_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_9: stg_73 [1/1] 8.75ns
.preheader9.0:9  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_7)


 <State 10>: 8.75ns
ST_10: tmp_8 [1/1] 0.00ns
:9  %tmp_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_10: stg_75 [1/1] 8.75ns
.preheader9.0:10  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_8)


 <State 11>: 8.75ns
ST_11: tmp_10 [1/1] 0.00ns
:10  %tmp_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_11: stg_77 [1/1] 8.75ns
.preheader9.0:11  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_10)


 <State 12>: 8.75ns
ST_12: tmp_11 [1/1] 0.00ns
:11  %tmp_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_12: stg_79 [1/1] 8.75ns
.preheader9.0:12  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_11)


 <State 13>: 8.75ns
ST_13: tmp_12 [1/1] 0.00ns
:12  %tmp_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_13: stg_81 [1/1] 8.75ns
.preheader9.0:13  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_12)


 <State 14>: 8.75ns
ST_14: tmp_13 [1/1] 0.00ns
:13  %tmp_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_14: stg_83 [1/1] 8.75ns
.preheader9.0:14  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_13)


 <State 15>: 8.75ns
ST_15: tmp_14 [1/1] 0.00ns
:14  %tmp_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_15: stg_85 [1/1] 8.75ns
.preheader9.0:15  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_14)


 <State 16>: 8.75ns
ST_16: tmp_15 [1/1] 0.00ns
:15  %tmp_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_16: stg_87 [1/1] 8.75ns
.preheader9.0:16  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_15)


 <State 17>: 8.75ns
ST_17: tmp_16 [1/1] 0.00ns
:16  %tmp_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_17: stg_89 [1/1] 8.75ns
.preheader9.0:17  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_16)


 <State 18>: 8.75ns
ST_18: tmp_17 [1/1] 0.00ns
:17  %tmp_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_18: stg_91 [1/1] 8.75ns
.preheader9.0:18  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_17)


 <State 19>: 8.75ns
ST_19: tmp_18 [1/1] 0.00ns
:18  %tmp_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_19: stg_93 [1/1] 8.75ns
.preheader9.0:19  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_18)


 <State 20>: 8.75ns
ST_20: tmp_19 [1/1] 0.00ns
:19  %tmp_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_20: stg_95 [1/1] 8.75ns
.preheader9.0:20  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_19)


 <State 21>: 8.75ns
ST_21: tmp_20 [1/1] 0.00ns
:20  %tmp_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_21: stg_97 [1/1] 8.75ns
.preheader9.0:21  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_20)


 <State 22>: 8.75ns
ST_22: tmp_21 [1/1] 0.00ns
:21  %tmp_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_22: stg_99 [1/1] 8.75ns
.preheader9.0:22  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_21)


 <State 23>: 8.75ns
ST_23: tmp_22 [1/1] 0.00ns
:22  %tmp_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_23: stg_101 [1/1] 8.75ns
.preheader9.0:23  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_22)


 <State 24>: 8.75ns
ST_24: tmp_23 [1/1] 0.00ns
:23  %tmp_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_24: stg_103 [1/1] 8.75ns
.preheader9.0:24  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_23)


 <State 25>: 8.75ns
ST_25: tmp_24 [1/1] 0.00ns
:24  %tmp_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_25: stg_105 [1/1] 8.75ns
.preheader9.0:25  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_24)


 <State 26>: 8.75ns
ST_26: tmp_25 [1/1] 0.00ns
:25  %tmp_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_26: stg_107 [1/1] 8.75ns
.preheader9.0:26  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_25)


 <State 27>: 8.75ns
ST_27: tmp_26 [1/1] 0.00ns
:26  %tmp_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_27: stg_109 [1/1] 8.75ns
.preheader9.0:27  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_26)


 <State 28>: 8.75ns
ST_28: tmp_27 [1/1] 0.00ns
:27  %tmp_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_28: stg_111 [1/1] 8.75ns
.preheader9.0:28  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_27)


 <State 29>: 8.75ns
ST_29: tmp_28 [1/1] 0.00ns
:28  %tmp_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_29: stg_113 [1/1] 8.75ns
.preheader9.0:29  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_28)


 <State 30>: 8.75ns
ST_30: tmp_29 [1/1] 0.00ns
:29  %tmp_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_30: stg_115 [1/1] 8.75ns
.preheader9.0:30  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_29)


 <State 31>: 8.75ns
ST_31: tmp_30 [1/1] 0.00ns
:30  %tmp_30 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_31: stg_117 [1/1] 8.75ns
.preheader9.0:31  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_30)


 <State 32>: 8.75ns
ST_32: tmp_31 [1/1] 0.00ns
:31  %tmp_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_32: stg_119 [1/1] 8.75ns
.preheader9.0:32  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_31)


 <State 33>: 8.75ns
ST_33: tmp_32 [1/1] 0.00ns
:32  %tmp_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_33: stg_121 [1/1] 8.75ns
.preheader9.0:33  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_32)


 <State 34>: 8.75ns
ST_34: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_34: stg_123 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 32, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_34: tmp_33 [1/1] 0.00ns
:33  %tmp_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %dataStream_V)

ST_34: stg_125 [1/1] 8.75ns
.preheader9.0:34  call void @_ssdm_op_Write.ap_bus.i32P(i32* %m_addr, i32 %tmp_33)

ST_34: stg_126 [1/1] 0.00ns
.preheader9.0:35  br label %burst.wr.end

ST_34: empty_2 [1/1] 0.00ns
burst.wr.end:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2)

ST_34: stg_128 [1/1] 0.00ns
burst.wr.end:1  br label %1


 <State 35>: 0.00ns
ST_35: stg_129 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ dataStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7fbbb2e32c80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ offsetStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7fbbb2e61d50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7fbbb2c68020; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ wr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fbbb285f7b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_36     (specbitsmap      ) [ 000000000000000000000000000000000000]
stg_37     (specbitsmap      ) [ 000000000000000000000000000000000000]
stg_38     (specbitsmap      ) [ 000000000000000000000000000000000000]
stg_39     (specbitsmap      ) [ 000000000000000000000000000000000000]
stg_40     (spectopmodule    ) [ 000000000000000000000000000000000000]
wr_read    (read             ) [ 001111111111111111111111111111111110]
stg_42     (specifcore       ) [ 000000000000000000000000000000000000]
stg_43     (specinterface    ) [ 000000000000000000000000000000000000]
stg_44     (specifcore       ) [ 000000000000000000000000000000000000]
stg_45     (specinterface    ) [ 000000000000000000000000000000000000]
stg_46     (specifcore       ) [ 000000000000000000000000000000000000]
stg_47     (specinterface    ) [ 000000000000000000000000000000000000]
stg_48     (specinterface    ) [ 000000000000000000000000000000000000]
stg_49     (br               ) [ 011111111111111111111111111111111110]
i          (phi              ) [ 001000000000000000000000000000000000]
exitcond8  (icmp             ) [ 001111111111111111111111111111111110]
empty      (speclooptripcount) [ 000000000000000000000000000000000000]
i_1        (add              ) [ 011111111111111111111111111111111110]
stg_54     (br               ) [ 000000000000000000000000000000000000]
stg_55     (br               ) [ 000000000000000000000000000000000000]
tmp        (read             ) [ 000000000000000000000000000000000000]
tmp_34     (read             ) [ 000000000000000000000000000000000000]
tmp_9      (sext             ) [ 000000000000000000000000000000000000]
m_addr     (getelementptr    ) [ 001011111111111111111111111111111110]
m_addr_req (writereq         ) [ 000000000000000000000000000000000000]
stg_61     (write            ) [ 000000000000000000000000000000000000]
tmp_1      (read             ) [ 000000000000000000000000000000000000]
stg_63     (write            ) [ 000000000000000000000000000000000000]
tmp_3      (read             ) [ 000000000000000000000000000000000000]
stg_65     (write            ) [ 000000000000000000000000000000000000]
tmp_4      (read             ) [ 000000000000000000000000000000000000]
stg_67     (write            ) [ 000000000000000000000000000000000000]
tmp_5      (read             ) [ 000000000000000000000000000000000000]
stg_69     (write            ) [ 000000000000000000000000000000000000]
tmp_6      (read             ) [ 000000000000000000000000000000000000]
stg_71     (write            ) [ 000000000000000000000000000000000000]
tmp_7      (read             ) [ 000000000000000000000000000000000000]
stg_73     (write            ) [ 000000000000000000000000000000000000]
tmp_8      (read             ) [ 000000000000000000000000000000000000]
stg_75     (write            ) [ 000000000000000000000000000000000000]
tmp_10     (read             ) [ 000000000000000000000000000000000000]
stg_77     (write            ) [ 000000000000000000000000000000000000]
tmp_11     (read             ) [ 000000000000000000000000000000000000]
stg_79     (write            ) [ 000000000000000000000000000000000000]
tmp_12     (read             ) [ 000000000000000000000000000000000000]
stg_81     (write            ) [ 000000000000000000000000000000000000]
tmp_13     (read             ) [ 000000000000000000000000000000000000]
stg_83     (write            ) [ 000000000000000000000000000000000000]
tmp_14     (read             ) [ 000000000000000000000000000000000000]
stg_85     (write            ) [ 000000000000000000000000000000000000]
tmp_15     (read             ) [ 000000000000000000000000000000000000]
stg_87     (write            ) [ 000000000000000000000000000000000000]
tmp_16     (read             ) [ 000000000000000000000000000000000000]
stg_89     (write            ) [ 000000000000000000000000000000000000]
tmp_17     (read             ) [ 000000000000000000000000000000000000]
stg_91     (write            ) [ 000000000000000000000000000000000000]
tmp_18     (read             ) [ 000000000000000000000000000000000000]
stg_93     (write            ) [ 000000000000000000000000000000000000]
tmp_19     (read             ) [ 000000000000000000000000000000000000]
stg_95     (write            ) [ 000000000000000000000000000000000000]
tmp_20     (read             ) [ 000000000000000000000000000000000000]
stg_97     (write            ) [ 000000000000000000000000000000000000]
tmp_21     (read             ) [ 000000000000000000000000000000000000]
stg_99     (write            ) [ 000000000000000000000000000000000000]
tmp_22     (read             ) [ 000000000000000000000000000000000000]
stg_101    (write            ) [ 000000000000000000000000000000000000]
tmp_23     (read             ) [ 000000000000000000000000000000000000]
stg_103    (write            ) [ 000000000000000000000000000000000000]
tmp_24     (read             ) [ 000000000000000000000000000000000000]
stg_105    (write            ) [ 000000000000000000000000000000000000]
tmp_25     (read             ) [ 000000000000000000000000000000000000]
stg_107    (write            ) [ 000000000000000000000000000000000000]
tmp_26     (read             ) [ 000000000000000000000000000000000000]
stg_109    (write            ) [ 000000000000000000000000000000000000]
tmp_27     (read             ) [ 000000000000000000000000000000000000]
stg_111    (write            ) [ 000000000000000000000000000000000000]
tmp_28     (read             ) [ 000000000000000000000000000000000000]
stg_113    (write            ) [ 000000000000000000000000000000000000]
tmp_29     (read             ) [ 000000000000000000000000000000000000]
stg_115    (write            ) [ 000000000000000000000000000000000000]
tmp_30     (read             ) [ 000000000000000000000000000000000000]
stg_117    (write            ) [ 000000000000000000000000000000000000]
tmp_31     (read             ) [ 000000000000000000000000000000000000]
stg_119    (write            ) [ 000000000000000000000000000000000000]
tmp_32     (read             ) [ 000000000000000000000000000000000000]
stg_121    (write            ) [ 000000000000000000000000000000000000]
tmp_2      (specregionbegin  ) [ 000000000000000000000000000000000000]
stg_123    (specpipeline     ) [ 000000000000000000000000000000000000]
tmp_33     (read             ) [ 000000000000000000000000000000000000]
stg_125    (write            ) [ 000000000000000000000000000000000000]
stg_126    (br               ) [ 000000000000000000000000000000000000]
empty_2    (specregionend    ) [ 000000000000000000000000000000000000]
stg_128    (br               ) [ 011111111111111111111111111111111110]
stg_129    (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="offsetStream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offsetStream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpyHW_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="wr_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 tmp_1/4 tmp_3/5 tmp_4/6 tmp_5/7 tmp_6/8 tmp_7/9 tmp_8/10 tmp_10/11 tmp_11/12 tmp_12/13 tmp_13/14 tmp_14/15 tmp_15/16 tmp_16/17 tmp_17/18 tmp_18/19 tmp_19/20 tmp_20/21 tmp_21/22 tmp_22/23 tmp_23/24 tmp_24/25 tmp_25/26 tmp_26/27 tmp_27/28 tmp_28/29 tmp_29/30 tmp_30/31 tmp_31/32 tmp_32/33 tmp_33/34 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_34_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="m_addr_req/3 stg_61/3 stg_63/4 stg_65/5 stg_67/6 stg_69/7 stg_71/8 stg_73/9 stg_75/10 stg_77/11 stg_79/12 stg_81/13 stg_83/14 stg_85/15 stg_87/16 stg_89/17 stg_91/18 stg_93/19 stg_95/20 stg_97/21 stg_99/22 stg_101/23 stg_103/24 stg_105/25 stg_107/26 stg_109/27 stg_111/28 stg_113/29 stg_115/30 stg_117/31 stg_119/32 stg_121/33 stg_125/34 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="1"/>
<pin id="101" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="exitcond8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_9_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="m_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="wr_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wr_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="exitcond8_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_1_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="m_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="78" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="103" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="103" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="136"><net_src comp="72" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="110" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="116" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="149"><net_src comp="126" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		i_1 : 1
		stg_54 : 2
	State 3
		m_addr : 1
		m_addr_req : 2
		stg_61 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		empty_2 : 1
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_1_fu_116     |    0    |    2    |
|----------|--------------------|---------|---------|
|   icmp   |  exitcond8_fu_110  |    0    |    1    |
|----------|--------------------|---------|---------|
|          | wr_read_read_fu_72 |    0    |    0    |
|   read   |   grp_read_fu_78   |    0    |    0    |
|          |  tmp_34_read_fu_84 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_90  |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |    tmp_9_fu_122    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    3    |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond8_reg_137|    1   |
|   i_1_reg_141   |    2   |
|     i_reg_99    |    2   |
|  m_addr_reg_146 |   32   |
| wr_read_reg_133 |    1   |
+-----------------+--------+
|      Total      |   38   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p0  |   2  |   1  |    2   |
| grp_write_fu_90 |  p1  |   2  |  32  |   64   ||    32   |
| grp_write_fu_90 |  p2  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   130  ||  4.713  ||    64   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    3   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   64   |
|  Register |    -   |   38   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   38   |   67   |
+-----------+--------+--------+--------+
