
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000066                       # Number of seconds simulated (Second)
simTicks                                     66332601                       # Number of ticks simulated (Tick)
finalTick                                    66332601                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.66                       # Real time elapsed on the host (Second)
hostTickRate                                  9962041                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8913752                       # Number of bytes of host memory used (Byte)
simInsts                                       605477                       # Number of instructions simulated (Count)
simOps                                        1037398                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    90930                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     155794                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l2cache.prefetcher            9                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.data           12                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::total           32                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l2cache.prefetcher            9                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.data           12                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::total           32                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l2cache.prefetcher          112                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.inst          955                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.data          464                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.inst           19                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::total         1674                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher           69                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l2cache.prefetcher          112                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.inst          955                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.data          464                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.inst           19                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::total         1674                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6193141                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l2cache.prefetcher      8424200                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.inst     54286326                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.data     29146491                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.inst      1110888                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.data       397935                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.inst       346986                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.data       432900                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.inst       119880                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.data       316017                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.inst        73593                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.data       305361                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.inst        50283                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.data       293373                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores6.core.data       325341                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.inst       133533                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.data       282717                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::total    102312558                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6193141                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l2cache.prefetcher      8424200                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.inst     54286326                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.data     29146491                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.inst      1110888                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.data       397935                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.inst       346986                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.data       432900                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.inst       119880                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.data       316017                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.inst        73593                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.data       305361                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.inst        50283                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.data       293373                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores6.core.data       325341                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.inst       133533                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.data       282717                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::total    102312558                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher           80                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l2cache.prefetcher          121                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.inst          955                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.data          476                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.inst           19                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.inst            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.data            7                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.inst            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.inst            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::total         1706                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher           80                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l2cache.prefetcher          121                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.inst          955                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.data          476                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.inst           19                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.inst            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.data            7                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.inst            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.inst            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::total         1706                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.862500                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.data     0.974790                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::total     0.981243                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.862500                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.data     0.974790                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::total     0.981243                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 89755.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l2cache.prefetcher 75216.071429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.inst 56844.320419                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.data 62815.713362                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.inst 58467.789474                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.data 66322.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.inst 69397.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.data 61842.857143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.inst        59940                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.data 52669.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.inst        73593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.data 50893.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.inst        50283                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.data 48895.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores6.core.data 54223.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.inst 66766.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.data 47119.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::total 61118.612903                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 89755.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l2cache.prefetcher 75216.071429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.inst 56844.320419                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.data 62815.713362                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.inst 58467.789474                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.data 66322.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.inst 69397.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.data 61842.857143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.inst        59940                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.data 52669.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.inst        73593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.data 50893.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.inst        50283                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.data 48895.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores6.core.data 54223.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.inst 66766.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.data 47119.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::total 61118.612903                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.inst          955                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.data          464                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::total         1660                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.cc_l3cache.prefetcher           66                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.inst          955                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.data          464                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::total         1726                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6053611                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l2cache.prefetcher      7831154                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.inst     53968644                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.data     28991979                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.inst      1104561                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.data       395937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.inst       345321                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.data       430569                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.inst       119214                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.data       314019                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.inst        73260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.data       303363                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.inst        49950                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.data       291375                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores6.core.data       323343                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.inst       132867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.data       280719                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::total    101083146                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      4530735                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6053611                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      7831154                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.inst     53968644                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.data     28991979                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.inst      1104561                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.data       395937                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.inst       345321                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.data       430569                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.inst       119214                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.data       314019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.inst        73260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.data       303363                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.inst        49950                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.data       291375                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores6.core.data       323343                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.inst       132867                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.data       280719                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::total    105613881                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.837500                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.data     0.974790                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::total     0.973036                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.837500                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.data     0.974790                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::total     1.011723                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 90352.402985                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 78311.540000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 56511.669110                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 62482.713362                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 58134.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.data 65989.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.inst 69064.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.data 61509.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.data 52336.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.inst        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.data 50560.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.inst        49950                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.data 48562.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores6.core.data 53890.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.data 46786.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::total 60893.461446                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 68647.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 90352.402985                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 78311.540000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 56511.669110                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 62482.713362                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 58134.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.data 65989.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.inst 69064.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.data 61509.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.data 52336.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.inst        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.data 50560.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.inst        49950                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.data 48562.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores6.core.data 53890.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.data 46786.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::total 61189.965817                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l3cache.prefetcher           66                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::total           66                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      4530735                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::total      4530735                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 68647.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::total 68647.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores0.core.data            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::total            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores0.core.data          289                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores4.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores6.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores7.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::total          324                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores0.core.data     17125857                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores1.core.data       280719                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores2.core.data       313020                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores3.core.data       269730                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores4.core.data       259074                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores5.core.data       247086                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores6.core.data       279054                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores7.core.data       236430                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::total     19010970                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores0.core.data          296                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores4.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores6.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores7.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::total          331                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores0.core.data     0.976351                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::total     0.978852                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 59259.020761                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 56143.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores2.core.data        62604                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores3.core.data        53946                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores4.core.data 51814.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores5.core.data 49417.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores6.core.data 55810.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores7.core.data        47286                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::total 58675.833333                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores0.core.data          289                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores4.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores6.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores7.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::total          324                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     17029620                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       279054                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       311355                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       268065                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       257409                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       245421                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       277389                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       234765                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::total     18903078                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.976351                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::total     0.978852                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 58926.020761                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 55810.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        62271                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        53613                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 51481.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 49084.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 55477.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data        46953                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::total 58342.833333                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l2cache.prefetcher            9                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::processor.cores0.core.data            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::total           25                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher           69                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l2cache.prefetcher          112                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.inst          955                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.data          175                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.inst           19                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores6.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::total         1350                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      6193141                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2cache.prefetcher      8424200                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     54286326                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     12020634                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1110888                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.data       117216                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.inst       346986                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.inst       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.inst        73593                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.inst        50283                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores6.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.inst       133533                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::total     83301588                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           80                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l2cache.prefetcher          121                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.inst          955                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.data          180                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.inst           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.inst            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores6.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::total         1375                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.862500                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.972222                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::total     0.981818                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 89755.666667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2cache.prefetcher 75216.071429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 56844.320419                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 68689.337143                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 58467.789474                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data       117216                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 69397.200000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst        73593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst        50283                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 66766.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::total 61704.880000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::total           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          955                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          175                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::total         1336                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6053611                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      7831154                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     53968644                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     11962359                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1104561                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       116883                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       345321                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        73260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst        49950                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       132867                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::total     82180068                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.837500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.972222                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::total     0.971636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 90352.402985                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 78311.540000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 56511.669110                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 68356.337143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 58134.789474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data       116883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 69064.200000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        73260                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst        49950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::total 61512.026946                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.prefetcher.demandMshrMisses         1660                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIssued          105                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUseful           32                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.accuracy     0.304762                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.coverage     0.018913                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInCache           10                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInMSHR           29                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfLate           39                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIdentified          152                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedDemand           11                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfSpanPage           24                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.tags.tagsInUse   910.990087                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l3cache.tags.totalRefs         1757                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.sampledRefs         1725                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.avgRefs     1.018551                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l3cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.cc_l3cache.prefetcher    45.843482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    35.354263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.099494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    61.750795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.inst   526.163397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.data   228.254059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.inst     4.607088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.data     1.333308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.inst     1.081648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.data     1.417908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.inst     0.383414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.data     1.079590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.inst     0.095408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.data     0.949452                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.inst     0.099379                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.data     0.853467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores6.core.data     0.754118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.inst     0.212729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.data     0.657088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.cc_l3cache.prefetcher     0.001399                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.001079                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.001884                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.inst     0.016057                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.data     0.006966                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.inst     0.000141                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.data     0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.inst     0.000033                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.data     0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.inst     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.data     0.000033                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.inst     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.data     0.000029                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.inst     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.data     0.000026                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores6.core.data     0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.inst     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.data     0.000020                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::total     0.027801                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1022          234                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1024         1491                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::0           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::1          217                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::0          232                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::1         1259                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1022     0.007141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1024     0.045502                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.tagAccesses        29021                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.dataAccesses        29021                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data        22568                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total        22568                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data        22568                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total        22568                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data          918                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total          918                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data          918                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total          918                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data     53363916                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total     53363916                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data     53363916                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total     53363916                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data        23486                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total        23486                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data        23486                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total        23486                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.039087                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.039087                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.039087                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.039087                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 58130.627451                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 58130.627451                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 58130.627451                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 58130.627451                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks           79                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total           79                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data          358                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total          358                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data          358                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total          358                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data          560                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total          560                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          130                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data          560                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total          690                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data     31927707                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total     31927707                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      8735772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data     31927707                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total     40663479                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.023844                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.023844                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.023844                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.029379                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 57013.762500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 57013.762500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67198.246154                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 57013.762500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 58932.578261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements          119                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          130                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total          130                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      8735772                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total      8735772                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67198.246154                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 67198.246154                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data         7992                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total         7992                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.030000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.030000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data       256077                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total       256077                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.030000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.030000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data        85359                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total        85359                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data        13639                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total        13639                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data          554                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total          554                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data     34158474                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total     34158474                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data        14193                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total        14193                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.039033                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.039033                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 61657.895307                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 61657.895307                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data          347                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total          347                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data          207                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total          207                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     13052268                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     13052268                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.014585                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.014585                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 63054.434783                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 63054.434783                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data         8929                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total         8929                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          364                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          364                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data     19205442                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total     19205442                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data         9293                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total         9293                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.039169                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.039169                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 52762.203297                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 52762.203297                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data          353                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total          353                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data     18875439                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total     18875439                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.037986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.037986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 53471.498584                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 53471.498584                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses          560                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued          255                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful           94                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.368627                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.143731                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache           29                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR           96                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate          125                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified          279                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage          233                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   298.788242                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs        23459                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs          679                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    34.549337                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    64.324779                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   234.463463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.125634                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.457936                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.583571                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           72                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          380                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1           60                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          317                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.140625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.742188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses       190167                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses       190167                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data        16419                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total        16419                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data        16419                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total        16419                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data           77                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total           77                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data           77                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total           77                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data       815517                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total       815517                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data       815517                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total       815517                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data        16496                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total        16496                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data        16496                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total        16496                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.004668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.004668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.004668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.004668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 10591.129870                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 10591.129870                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 10591.129870                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 10591.129870                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data           52                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data           52                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data       527139                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total       527139                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        27291                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data       527139                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total       554430                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.003152                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.003152                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.003152                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.003698                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data 10137.288462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total 10137.288462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  3032.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data 10137.288462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total  9089.016393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        27291                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total        27291                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  3032.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total  3032.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::processor.cores1.core.data        19980                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::total        19980                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data         4995                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::total         4995                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::processor.cores1.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data        47952                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::total        47952                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data        11988                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::total        11988                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data        16125                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total        16125                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data       474858                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total       474858                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data        16181                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total        16181                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.003461                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.003461                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  8479.607143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  8479.607143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data           31                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total           31                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data       193473                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total       193473                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.001916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.001916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data  6241.064516                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total  6241.064516                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data       340659                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total       340659                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 16221.857143                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 16221.857143                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data       333666                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total       333666                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 15888.857143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 15888.857143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses           52                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            8                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.333333                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.133333                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache           13                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            2                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate           15                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            8                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse     8.077075                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs        16494                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs           56                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs   294.535714                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick     49717233                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     0.918654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data     7.158421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.001794                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.013981                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.015776                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024           36                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.070312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses       132088                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses       132088                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data        15043                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total        15043                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data        15043                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total        15043                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data           86                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total           86                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data           86                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total           86                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data       723609                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total       723609                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data       723609                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total       723609                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data        15129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total        15129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data        15129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total        15129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.005684                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.005684                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.005684                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.005684                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data  8414.058140                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total  8414.058140                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data  8414.058140                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total  8414.058140                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.demandMshrHits::processor.cores2.core.data           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::processor.cores2.core.data           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data       580752                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total       580752                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        13304                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data       580752                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total       594056                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.004032                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.004032                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.004032                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.004495                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data  9520.524590                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total  9520.524590                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  1900.571429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data  9520.524590                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total  8736.117647                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher            7                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::total            7                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        13304                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::total        13304                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  1900.571429                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::total  1900.571429                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::processor.cores2.core.data        11322                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::total        11322                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data  2830.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::total  2830.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::processor.cores2.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data        30636                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::total        30636                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data         7659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::total         7659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data        14749                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total        14749                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data           65                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total           65                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data       348984                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total       348984                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data        14814                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total        14814                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.004388                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.004388                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data  5368.984615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total  5368.984615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::processor.cores2.core.data           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data       213120                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total       213120                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.002700                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.002700                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data         5328                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total         5328                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data       374625                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total       374625                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data 17839.285714                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total 17839.285714                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data       367632                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total       367632                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data 17506.285714                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total 17506.285714                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses           61                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued           16                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            3                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy     0.187500                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage     0.046875                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache            9                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate            9                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified           16                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse     8.243408                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs        15127                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs   243.983871                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick     51655293                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher     0.705909                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data     7.537499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.001379                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.014722                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.016100                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1022            7                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1022     0.013672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.083984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses       121158                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses       121158                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data        13461                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total        13461                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data        13461                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total        13461                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data           78                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total           78                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data           78                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total           78                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data       524475                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total       524475                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data       524475                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total       524475                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data        13539                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total        13539                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data        13539                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total        13539                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.005761                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.005761                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.005761                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.005761                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data  6724.038462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total  6724.038462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data  6724.038462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total  6724.038462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.demandMshrHits::processor.cores3.core.data           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::processor.cores3.core.data           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data           59                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data       452547                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total       452547                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        27282                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data       452547                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total       479829                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.004358                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.004358                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.004358                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.005244                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data  7670.288136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total  7670.288136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  2273.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data  7670.288136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total  6758.154930                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        27282                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::total        27282                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  2273.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::total  2273.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::processor.cores3.core.data        17316                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::total        17316                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data         4329                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::total         4329                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::processor.cores3.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data        42624                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::total        42624                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data        10656                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::total        10656                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data        13168                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total        13168                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data       192141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total       192141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data        13224                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total        13224                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.004235                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.004235                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data  3431.089286                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total  3431.089286                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::processor.cores3.core.data           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data       127539                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total       127539                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.002798                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.002798                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data         3447                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total         3447                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data       332334                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total       332334                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data 15106.090909                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total 15106.090909                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data       325008                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total       325008                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data 14773.090909                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total 14773.090909                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses           59                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy     0.291667                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage     0.106061                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse     8.073857                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs        13544                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs           64                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs   211.625000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick     53264349                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher     1.219215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data     6.854642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.002381                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.013388                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.015769                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses       108440                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses       108440                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data        11738                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total        11738                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data        11738                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total        11738                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data           80                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total           80                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data           80                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total           80                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandMissLatency::processor.cores4.core.data       508158                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMissLatency::total       508158                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::processor.cores4.core.data       508158                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::total       508158                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data        11818                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total        11818                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data        11818                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total        11818                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.006769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.006769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.006769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.006769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::processor.cores4.core.data  6351.975000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::total  6351.975000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::processor.cores4.core.data  6351.975000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::total  6351.975000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.demandMshrHits::processor.cores4.core.data           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::processor.cores4.core.data           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::processor.cores4.core.data           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::total           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::processor.cores4.core.data           59                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::processor.cores4.core.data       439560                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::total       439560                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        35607                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::processor.cores4.core.data       439560                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::total       475167                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::processor.cores4.core.data     0.004992                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::total     0.004992                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::processor.cores4.core.data     0.004992                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::total     0.006008                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::processor.cores4.core.data  7450.169492                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::total  7450.169492                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  2967.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::processor.cores4.core.data  7450.169492                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::total  6692.492958                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        35607                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::total        35607                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  2967.250000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::total  2967.250000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::processor.cores4.core.data        16983                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::total        16983                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data  4245.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::total  4245.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::processor.cores4.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data        41958                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::total        41958                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data 10489.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::total 10489.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data        11445                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total        11445                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::processor.cores4.core.data       190143                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::total       190143                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data        11503                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total        11503                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.005042                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.005042                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::processor.cores4.core.data  3278.327586                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::total  3278.327586                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::processor.cores4.core.data           21                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::processor.cores4.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::processor.cores4.core.data       128871                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::total       128871                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::processor.cores4.core.data     0.003217                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::total     0.003217                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.data         3483                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::total         3483                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::processor.cores4.core.data       318015                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::total       318015                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::processor.cores4.core.data 14455.227273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::total 14455.227273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::processor.cores4.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::processor.cores4.core.data       310689                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::total       310689                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::processor.cores4.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::processor.cores4.core.data 14122.227273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::total 14122.227273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses           59                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy     0.291667                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage     0.106061                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse     7.311321                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs        11823                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs           64                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs   184.734375                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick     54993285                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher     1.218347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data     6.092974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.002380                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.011900                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.014280                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses        94672                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses        94672                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data        10474                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total        10474                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data        10474                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total        10474                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data           77                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total           77                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data           77                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total           77                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandMissLatency::processor.cores5.core.data       494505                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMissLatency::total       494505                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::processor.cores5.core.data       494505                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::total       494505                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data        10551                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total        10551                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data        10551                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total        10551                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.007298                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.007298                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.007298                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.007298                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::processor.cores5.core.data  6422.142857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::total  6422.142857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::processor.cores5.core.data  6422.142857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::total  6422.142857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.demandMshrHits::processor.cores5.core.data           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::processor.cores5.core.data           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::processor.cores5.core.data           56                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::total           56                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::processor.cores5.core.data           56                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::processor.cores5.core.data       422244                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::total       422244                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        33950                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::processor.cores5.core.data       422244                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::total       456194                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::processor.cores5.core.data     0.005308                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::total     0.005308                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::processor.cores5.core.data     0.005308                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::total     0.006445                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::processor.cores5.core.data  7540.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::total  7540.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2829.166667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::processor.cores5.core.data  7540.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::total  6708.735294                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        33950                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::total        33950                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2829.166667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::total  2829.166667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::processor.cores5.core.data        11655                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::total        11655                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data  2913.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::total  2913.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::processor.cores5.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data        31302                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::total        31302                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data  7825.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::total  7825.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data        10179                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total        10179                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::processor.cores5.core.data       192807                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::total       192807                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data        10236                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total        10236                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.005569                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.005569                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::processor.cores5.core.data  3382.578947                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::total  3382.578947                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::processor.cores5.core.data           21                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::processor.cores5.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::processor.cores5.core.data       127206                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::total       127206                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::processor.cores5.core.data     0.003517                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::total     0.003517                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.data  3533.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::total  3533.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::processor.cores5.core.data       301698                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::total       301698                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::processor.cores5.core.data 15084.900000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::total 15084.900000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::processor.cores5.core.data           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::processor.cores5.core.data       295038                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::total       295038                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::processor.cores5.core.data     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::total     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::processor.cores5.core.data 14751.900000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::total 14751.900000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses           56                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued           16                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            6                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy     0.375000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage     0.096774                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            4                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified           16                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse     6.475921                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs        10554                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs   167.523810                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick     56269674                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher     1.118993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data     5.356929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.002186                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.010463                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.012648                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1022           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024           38                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1022     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.074219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses        84535                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses        84535                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data         9157                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total         9157                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data         9157                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total         9157                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data           81                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total           81                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data           81                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total           81                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandMissLatency::processor.cores6.core.data       532800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMissLatency::total       532800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::processor.cores6.core.data       532800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::total       532800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data         9238                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total         9238                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data         9238                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total         9238                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.008768                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.008768                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.008768                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.008768                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::processor.cores6.core.data  6577.777778                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::total  6577.777778                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::processor.cores6.core.data  6577.777778                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::total  6577.777778                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.demandMshrHits::processor.cores6.core.data           23                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::processor.cores6.core.data           23                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::processor.cores6.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::processor.cores6.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::processor.cores6.core.data       458541                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::total       458541                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        17292                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::processor.cores6.core.data       458541                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::total       475833                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::processor.cores6.core.data     0.006278                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::total     0.006278                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::processor.cores6.core.data     0.006278                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::total     0.007253                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::processor.cores6.core.data  7905.879310                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::total  7905.879310                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  1921.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::processor.cores6.core.data  7905.879310                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::total  7101.985075                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::total            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        17292                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::total        17292                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  1921.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::total  1921.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::processor.cores6.core.data         6660                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::total         6660                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::processor.cores6.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data        21312                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::total        21312                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data         5328                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::total         5328                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data         8863                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total         8863                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data           60                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total           60                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::processor.cores6.core.data       193473                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::total       193473                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data         8923                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total         8923                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.006724                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.006724                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::processor.cores6.core.data  3224.550000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::total  3224.550000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::processor.cores6.core.data           23                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::processor.cores6.core.data           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::processor.cores6.core.data       126207                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::total       126207                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::processor.cores6.core.data     0.004147                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::total     0.004147                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.data         3411                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::total         3411                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::processor.cores6.core.data       339327                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::total       339327                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::processor.cores6.core.data 16158.428571                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::total 16158.428571                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::processor.cores6.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::processor.cores6.core.data       332334                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::total       332334                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::processor.cores6.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::processor.cores6.core.data 15825.428571                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::total 15825.428571                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued           28                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            5                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy     0.178571                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage     0.079365                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache           18                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate           19                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse     5.780821                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs         9239                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs           61                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs   151.459016                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick     57580029                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher     0.916209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data     4.864612                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.001789                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.009501                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.011291                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024           38                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.074219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses        74029                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses        74029                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data         7769                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total         7769                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data         7769                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total         7769                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data           81                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total           81                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data           81                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total           81                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandMissLatency::processor.cores7.core.data       502497                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMissLatency::total       502497                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::processor.cores7.core.data       502497                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::total       502497                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data         7850                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total         7850                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data         7850                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total         7850                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.010318                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.010318                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.010318                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.010318                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::processor.cores7.core.data  6203.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::total  6203.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::processor.cores7.core.data  6203.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::total  6203.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.demandMshrHits::processor.cores7.core.data           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::processor.cores7.core.data           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::processor.cores7.core.data           62                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::total           62                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::processor.cores7.core.data           62                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::processor.cores7.core.data       426906                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::total       426906                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        96562                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::processor.cores7.core.data       426906                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::total       523468                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::processor.cores7.core.data     0.007898                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::total     0.007898                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::processor.cores7.core.data     0.007898                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::total     0.008917                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::processor.cores7.core.data  6885.580645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::total  6885.580645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 12070.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::processor.cores7.core.data  6885.580645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::total  7478.114286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::total            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        96562                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::total        96562                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 12070.250000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::total 12070.250000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::processor.cores7.core.data        10656                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::total        10656                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::total         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::processor.cores7.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data        29304                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::total        29304                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data         7326                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::total         7326                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data         7474                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total         7474                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data           59                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total           59                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::processor.cores7.core.data       206127                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::total       206127                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data         7533                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total         7533                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.007832                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.007832                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::processor.cores7.core.data  3493.677966                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::total  3493.677966                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::processor.cores7.core.data           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::processor.cores7.core.data           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::processor.cores7.core.data       137862                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::total       137862                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::processor.cores7.core.data     0.005310                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::total     0.005310                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.data  3446.550000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::total  3446.550000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::processor.cores7.core.data       296370                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::total       296370                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::processor.cores7.core.data 13471.363636                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::total 13471.363636                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::processor.cores7.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::processor.cores7.core.data       289044                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::total       289044                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::processor.cores7.core.data     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::total     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::processor.cores7.core.data 13138.363636                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::total 13138.363636                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses           62                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued           12                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            4                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy     0.333333                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage     0.060606                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified           12                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse     5.590080                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs         7852                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs   124.634921                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick     58878396                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.726567                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data     4.863513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.001419                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.009499                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.010918                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1022            6                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1022     0.011719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.083984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses        62927                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses        62927                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst        10923                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total        10923                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst        10923                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total        10923                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         1303                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         1303                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         1303                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         1303                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     73525401                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     73525401                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     73525401                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     73525401                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst        12226                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total        12226                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst        12226                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total        12226                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.106576                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.106576                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.106576                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.106576                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 56427.782809                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 56427.782809                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 56427.782809                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 56427.782809                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          303                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          303                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          303                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          303                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         1000                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         1000                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         1000                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         1000                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     59284323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     59284323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     59284323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     59284323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.081793                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.081793                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.081793                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.081793                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 59284.323000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 59284.323000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 59284.323000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 59284.323000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          489                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst        10923                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total        10923                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         1303                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         1303                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     73525401                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     73525401                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst        12226                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total        12226                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.106576                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.106576                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 56427.782809                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 56427.782809                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          303                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          303                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         1000                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         1000                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     59284323                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     59284323                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.081793                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.081793                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 59284.323000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 59284.323000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         1000                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   394.195040                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs        11922                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          999                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    11.933934                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70929                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   394.195040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.769912                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.769912                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          186                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          324                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses        98807                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses        98807                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst        30749                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total        30749                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst        30749                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total        30749                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst           56                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total           56                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst           56                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total           56                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst      2118213                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total      2118213                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst      2118213                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total      2118213                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst        30805                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total        30805                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst        30805                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total        30805                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.001818                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.001818                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.001818                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.001818                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 37825.232143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 37825.232143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 37825.232143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 37825.232143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      1432566                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      1432566                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      1432566                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      1432566                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.001298                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.001298                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.001298                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.001298                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 35814.150000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 35814.150000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 35814.150000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 35814.150000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst        30749                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total        30749                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst      2118213                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total      2118213                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst        30805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total        30805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.001818                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.001818                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 37825.232143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 37825.232143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      1432566                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      1432566                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.001298                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.001298                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 35814.150000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 35814.150000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse     8.060418                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs        30789                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   769.725000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick     49713903                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst     8.060418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.015743                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.015743                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses       246480                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses       246480                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst        28045                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total        28045                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst        28045                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total        28045                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst           53                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total           53                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst           53                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total           53                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst      1106559                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total      1106559                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst      1106559                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total      1106559                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst        28098                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total        28098                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst        28098                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total        28098                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.001886                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.001886                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.001886                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.001886                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst 20878.471698                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total 20878.471698                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst 20878.471698                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total 20878.471698                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.demandMshrHits::processor.cores2.core.inst           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::processor.cores2.core.inst           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst       591741                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total       591741                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst       591741                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total       591741                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.001424                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.001424                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.001424                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.001424                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst 14793.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total 14793.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst 14793.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total 14793.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst        28045                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total        28045                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst      1106559                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total      1106559                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst        28098                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total        28098                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.001886                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.001886                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst 20878.471698                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total 20878.471698                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::processor.cores2.core.inst           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst       591741                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total       591741                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.001424                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.001424                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 14793.525000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total 14793.525000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse     7.944372                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs        28085                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   702.125000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick     51651963                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst     7.944372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.015516                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.015516                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses       224824                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses       224824                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst        24883                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total        24883                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst        24883                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total        24883                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst           55                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total           55                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst      1080585                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total      1080585                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst      1080585                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total      1080585                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst        24938                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total        24938                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst        24938                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total        24938                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.002205                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.002205                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.002205                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.002205                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst        19647                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total        19647                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst        19647                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total        19647                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.demandMshrHits::processor.cores3.core.inst           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::processor.cores3.core.inst           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst       481851                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total       481851                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst       481851                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total       481851                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.001644                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.001644                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.001644                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.001644                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst 11752.463415                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total 11752.463415                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst 11752.463415                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total 11752.463415                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst        24883                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total        24883                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst           55                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total           55                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst      1080585                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total      1080585                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst        24938                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total        24938                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.002205                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.002205                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst        19647                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total        19647                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::processor.cores3.core.inst           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst       481851                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total       481851                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.001644                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.001644                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst 11752.463415                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total 11752.463415                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse     7.416874                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs        24924                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   607.902439                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick     53261019                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst     7.416874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.014486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.014486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses       199545                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses       199545                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst        21424                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total        21424                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst        21424                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total        21424                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst           47                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total           47                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst           47                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total           47                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandMissLatency::processor.cores4.core.inst       515151                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMissLatency::total       515151                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::processor.cores4.core.inst       515151                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::total       515151                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst        21471                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total        21471                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst        21471                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total        21471                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.002189                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.002189                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.002189                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.002189                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::processor.cores4.core.inst 10960.659574                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::total 10960.659574                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::processor.cores4.core.inst 10960.659574                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::total 10960.659574                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.demandMshrHits::processor.cores4.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::processor.cores4.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::processor.cores4.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::processor.cores4.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::processor.cores4.core.inst       365634                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::total       365634                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::processor.cores4.core.inst       365634                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::total       365634                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::processor.cores4.core.inst     0.001910                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::total     0.001910                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::processor.cores4.core.inst     0.001910                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::total     0.001910                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::processor.cores4.core.inst  8917.902439                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::total  8917.902439                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::processor.cores4.core.inst  8917.902439                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::total  8917.902439                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst        21424                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total        21424                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::processor.cores4.core.inst       515151                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::total       515151                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst        21471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total        21471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.002189                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.002189                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::processor.cores4.core.inst 10960.659574                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::total 10960.659574                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::processor.cores4.core.inst            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::processor.cores4.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::processor.cores4.core.inst       365634                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::total       365634                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::processor.cores4.core.inst     0.001910                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::total     0.001910                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.inst  8917.902439                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::total  8917.902439                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse     6.506313                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs        21465                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   523.536585                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick     54989955                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst     6.506313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.012708                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.012708                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses       171809                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses       171809                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst        18871                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total        18871                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst        18871                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total        18871                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandMissLatency::processor.cores5.core.inst       454878                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMissLatency::total       454878                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::processor.cores5.core.inst       454878                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::total       454878                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst        18917                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total        18917                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst        18917                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total        18917                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.002432                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.002432                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.002432                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.002432                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::processor.cores5.core.inst  9888.652174                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::total  9888.652174                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::processor.cores5.core.inst  9888.652174                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::total  9888.652174                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.demandMshrHits::processor.cores5.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::processor.cores5.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::processor.cores5.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::processor.cores5.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::processor.cores5.core.inst       292707                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::total       292707                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::processor.cores5.core.inst       292707                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::total       292707                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::processor.cores5.core.inst     0.002115                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::total     0.002115                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::processor.cores5.core.inst     0.002115                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::total     0.002115                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::processor.cores5.core.inst  7317.675000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::total  7317.675000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::processor.cores5.core.inst  7317.675000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::total  7317.675000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst        18871                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total        18871                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::processor.cores5.core.inst       454878                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::total       454878                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst        18917                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total        18917                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.002432                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.002432                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::processor.cores5.core.inst  9888.652174                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::total  9888.652174                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::processor.cores5.core.inst            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::processor.cores5.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::processor.cores5.core.inst       292707                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::total       292707                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::processor.cores5.core.inst     0.002115                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::total     0.002115                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.inst  7317.675000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::total  7317.675000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse     5.737672                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs        18911                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs   472.775000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick     56266344                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst     5.737672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.011206                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.011206                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses       151376                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses       151376                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst        16268                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total        16268                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst        16268                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total        16268                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandMissLatency::processor.cores6.core.inst       377955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMissLatency::total       377955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::processor.cores6.core.inst       377955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::total       377955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst        16314                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total        16314                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst        16314                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total        16314                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.002820                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.002820                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.002820                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.002820                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::processor.cores6.core.inst  8216.413043                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::total  8216.413043                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::processor.cores6.core.inst  8216.413043                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::total  8216.413043                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.demandMshrHits::processor.cores6.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::processor.cores6.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::processor.cores6.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::processor.cores6.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::processor.cores6.core.inst       266733                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::total       266733                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::processor.cores6.core.inst       266733                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::total       266733                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::processor.cores6.core.inst     0.002452                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::total     0.002452                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::processor.cores6.core.inst     0.002452                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::total     0.002452                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::processor.cores6.core.inst  6668.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::total  6668.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::processor.cores6.core.inst  6668.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::total  6668.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst        16268                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total        16268                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::processor.cores6.core.inst       377955                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::total       377955                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst        16314                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total        16314                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.002820                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.002820                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::processor.cores6.core.inst  8216.413043                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::total  8216.413043                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::processor.cores6.core.inst            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::processor.cores6.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::processor.cores6.core.inst       266733                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::total       266733                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::processor.cores6.core.inst     0.002452                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::total     0.002452                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.inst  6668.325000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::total  6668.325000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse     5.046065                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs        16308                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs   407.700000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick     57576699                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst     5.046065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.009856                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.009856                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses       130552                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses       130552                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst        13505                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total        13505                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst        13505                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total        13505                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst           48                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total           48                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst           48                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total           48                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandMissLatency::processor.cores7.core.inst       497502                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMissLatency::total       497502                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::processor.cores7.core.inst       497502                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::total       497502                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst        13553                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total        13553                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst        13553                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total        13553                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.003542                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.003542                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.003542                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.003542                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::processor.cores7.core.inst 10364.625000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::total 10364.625000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::processor.cores7.core.inst 10364.625000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::total 10364.625000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.demandMshrHits::processor.cores7.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::processor.cores7.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::processor.cores7.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::processor.cores7.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::processor.cores7.core.inst       360639                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::total       360639                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::processor.cores7.core.inst       360639                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::total       360639                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::processor.cores7.core.inst     0.003025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::total     0.003025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::processor.cores7.core.inst     0.003025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::total     0.003025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::processor.cores7.core.inst  8796.073171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::total  8796.073171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::processor.cores7.core.inst  8796.073171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::total  8796.073171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst        13505                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total        13505                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::processor.cores7.core.inst       497502                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::total       497502                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst        13553                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total        13553                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.003542                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.003542                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::processor.cores7.core.inst 10364.625000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::total 10364.625000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::processor.cores7.core.inst            7                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::processor.cores7.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::processor.cores7.core.inst       360639                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::total       360639                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::processor.cores7.core.inst     0.003025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::total     0.003025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.inst  8796.073171                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::total  8796.073171                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse     4.462397                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs        13546                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs   330.390244                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick     58875066                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst     4.462397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.008716                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.008716                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses       108465                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses       108465                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp         1946                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty           79                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict          529                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq          212                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq           85                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp           85                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq          448                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp          448                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq         1947                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2488                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1492                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           75                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           84                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           85                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           85                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           86                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           88                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total         5131                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        63936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        47936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total       135168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops                648                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic        23104                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples         2692                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.703938                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     1.558358                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0         1948     72.36%     72.36% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1          395     14.67%     87.04% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2           74      2.75%     89.78% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3           58      2.15%     91.94% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4           57      2.12%     94.06% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5           57      2.12%     96.17% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6           56      2.08%     98.25% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7           47      1.75%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total         2692                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy      1084550                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy       998659                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy       682983                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer12.occupancy        41952                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer13.occupancy        68263                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer16.occupancy        41622                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer17.occupancy        68262                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer17.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer20.occupancy        40292                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer21.occupancy        66266                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer24.occupancy        40618                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer24.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer25.occupancy        64601                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer28.occupancy        41289                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer28.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer29.occupancy        67927                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer29.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy        40946                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy        59937                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer8.occupancy        40615                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer9.occupancy        66927                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests         3088                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests          914                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst           44                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data           64                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.inst           18                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.inst           33                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.data            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.inst           36                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.data            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.data            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.data            7                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total          406                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst           44                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data           64                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.inst           18                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.inst           33                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.data            5                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.inst           36                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.data            6                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.data            5                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.data            7                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total          406                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher          107                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst          956                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data          477                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.inst           22                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total         1628                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher          107                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst          956                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data          477                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.inst           22                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total         1628                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      8559407                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst     58441167                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data     31255380                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.inst      1326672                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.data       423909                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.inst       426906                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.data       463203                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.inst       302364                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.data       341991                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.inst       179154                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.data       331335                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.inst       109557                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.data       319347                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.inst        78921                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.data       351315                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.inst       177489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.data       308691                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total    103474730                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      8559407                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst     58441167                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data     31255380                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.inst      1326672                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.data       423909                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.inst       426906                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.data       463203                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.inst       302364                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.data       341991                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.inst       179154                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.data       331335                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.inst       109557                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.data       319347                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.inst        78921                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.data       351315                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.inst       177489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.data       308691                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total    103474730                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher          129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst         1000                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data          541                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.data           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.data           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.data           11                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.data           13                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total         2034                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher          129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst         1000                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data          541                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.data           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.data           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.data           11                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.data           13                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total         2034                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.829457                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.956000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.881701                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.inst     0.550000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.inst     0.175000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.data     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.inst     0.121951                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.inst     0.073171                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.inst     0.050000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.data     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.inst     0.050000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.data     0.545455                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.inst     0.073171                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.data     0.461538                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.800393                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.829457                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.956000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.881701                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.inst     0.550000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.inst     0.175000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.data     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.inst     0.121951                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.inst     0.073171                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.inst     0.050000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.data     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.inst     0.050000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.data     0.545455                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.inst     0.073171                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.data     0.461538                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.800393                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 79994.457944                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 61130.927824                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 65524.905660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.inst 60303.272727                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.data 70651.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.inst 60986.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.data 66171.857143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.inst 60472.800000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.data 56998.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.inst        59718                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.data 55222.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.inst 54778.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.data 53224.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.inst 39460.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.data 58552.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.inst        59163                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.data 51448.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 63559.416462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 79994.457944                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 61130.927824                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 65524.905660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.inst 60303.272727                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.data 70651.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.inst 60986.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.data 66171.857143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.inst 60472.800000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.data 56998.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.inst        59718                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.data 55222.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.inst 54778.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.data 53224.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.inst 39460.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.data 58552.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.inst        59163                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.data 51448.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 63559.416462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.inst            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores3.core.inst            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores4.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores5.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores6.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores7.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total           44                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.inst            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores3.core.inst            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores4.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores5.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores6.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores7.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total           44                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           79                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst          955                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data          476                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total         1584                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           79                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          122                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst          955                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data          476                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total         1706                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6555761                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst     58098843                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data     31093209                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.inst      1186812                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.data       421911                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.inst       366966                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.data       460872                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.inst       127872                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.data       339993                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.inst        77589                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.data       329337                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.inst        54279                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.data       317349                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores6.core.data       349317                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.inst       141525                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.data       306693                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total    100305917                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6555761                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      8528983                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst     58098843                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data     31093209                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.inst      1186812                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.data       421911                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.inst       366966                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.data       460872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.inst       127872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.data       339993                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.inst        77589                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.data       329337                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.inst        54279                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.data       317349                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores6.core.data       349317                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.inst       141525                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.data       306693                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total    108834900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.612403                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.955000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.879852                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.data     0.583333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.inst     0.025000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.data     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores6.core.data     0.545455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.inst     0.048780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.data     0.461538                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.778761                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.612403                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.955000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.879852                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.data     0.583333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.inst     0.025000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.data     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores6.core.data     0.545455                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.inst     0.048780                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.data     0.461538                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.838741                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 82984.316456                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 60836.484817                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 65321.867647                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 62463.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.data 70318.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.inst 73393.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.data 65838.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.inst        63936                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.data 56665.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.inst        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.data 54889.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.inst        54279                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.data 52891.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores6.core.data 58219.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.data 51115.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 63324.442551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 82984.316456                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 69909.696721                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 60836.484817                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 65321.867647                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 62463.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.data 70318.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.inst 73393.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.data 65838.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.inst        63936                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.data 56665.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.inst        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.data 54889.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.inst        54279                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.data 52891.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores6.core.data 58219.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.data 51115.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 63795.369285                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          122                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total          122                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      8528983                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total      8528983                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 69909.696721                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 69909.696721                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data          296                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores4.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores6.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores7.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total          331                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data     18433215                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores1.core.data       302364                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores2.core.data       334665                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores3.core.data       291375                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores4.core.data       280719                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores5.core.data       268731                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores6.core.data       300699                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores7.core.data       258075                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total     20469843                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data          339                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores4.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores6.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores7.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total          374                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.873156                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.885027                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 62274.375000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 60472.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores2.core.data        66933                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores3.core.data        58275                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores4.core.data 56143.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores5.core.data 53746.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores6.core.data 60139.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores7.core.data        51615                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 61842.425982                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data          296                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores4.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores6.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores7.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total          331                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     18334647                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       300699                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       333000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       289710                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       279054                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       267066                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       299034                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       256410                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total     20359620                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.873156                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.885027                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 61941.375000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 60139.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        66600                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        57942                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 55810.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 53413.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 59806.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data        51282                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 61509.425982                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst           44                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data           21                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.inst           18                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.inst           33                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.data            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.inst           36                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.data            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.data            7                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total          363                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher          107                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst          956                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data          181                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.inst           22                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total         1297                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      8559407                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst     58441167                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data     12822165                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1326672                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.data       121545                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.inst       426906                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.inst       302364                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.inst       179154                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.inst       109557                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.inst        78921                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.inst       177489                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total     83004887                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          129                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst         1000                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data          202                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.data            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total         1660                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.829457                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.956000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.896040                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.550000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.175000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.data     0.285714                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.121951                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.073171                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.data     0.166667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.073171                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.data     0.125000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.781325                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 79994.457944                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 61130.927824                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 70840.690608                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 60303.272727                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data       121545                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 60986.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 60472.800000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst        59718                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 54778.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 39460.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst        59163                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 63997.599846                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores7.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total           44                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           79                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          955                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          180                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total         1253                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6555761                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     58098843                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     12758562                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1186812                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       121212                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       366966                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        77589                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst        54279                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       141525                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total     79946297                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.612403                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.955000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.891089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.285714                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst     0.025000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.166667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst     0.048780                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.125000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.754819                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 82984.316456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 60836.484817                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 70880.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 62463.789474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data       121212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 73393.200000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        77589                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst        54279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 63803.908220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks           79                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total           79                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks           79                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total           79                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses         1584                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued          180                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful           70                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.388889                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.042322                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache           34                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR           24                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate           58                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified          272                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand           22                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse   892.917561                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs         2726                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs         1705                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     1.598827                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    44.475319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.099484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    73.736362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst   526.153819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data   234.928712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.inst     4.606897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.data     1.333248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.inst     1.081598                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.data     1.417838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.inst     0.383394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.data     1.079529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.inst     0.095398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.data     0.949392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.inst     0.099369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.data     0.853407                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores6.core.data     0.754058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.inst     0.212709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.data     0.657028                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.000170                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.000281                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.002007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.000896                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.inst     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.data     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.inst     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.data     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores6.core.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.003406                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022          202                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         1503                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::0           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::1          185                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0          234                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1         1269                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.000771                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.005733                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses        44089                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses        44089                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp         1374                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          118                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq           75                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq          332                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp          331                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq         1375                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port         3487                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port       109120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                194                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples         1900                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000526                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.022942                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0         1899     99.95%     99.95% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            1      0.05%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total         1900                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy       572069                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy      1703295                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests         1782                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp         1401                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq           75                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          325                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          324                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1401                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port         3526                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::total         3526                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3526                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port       110400                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::total       110400                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       110400                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                76                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         1801                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         1801    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         1801                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       575763                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy      1434434                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         1801                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l3cache.prefetcher::samples        65.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples        67.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches7.prefetcher::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples       101.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       954.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples       464.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000578618                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           3236                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1725                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1725                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.35                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1725                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                890                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                435                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                166                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 67                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 35                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 24                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 20                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             110400                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1664339982.68815064                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                 66270330                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 38417.58                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l3cache.prefetcher         4160                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher         4288                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches7.prefetcher           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher         6464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        61056                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data        29696                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         1216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l3cache.prefetcher 62714260.217234663665                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 64643929.762380339205                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches7.prefetcher 964834.772572840913                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 97448312.029856935143                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 920452373.034490227699                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 447683334.473798215389                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 18331860.678883977234                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 4824173.862864204682                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 6753843.408009886742                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 1929669.545145681826                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.inst 964834.772572840913                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.inst 964834.772572840913                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 1929669.545145681826                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 5789008.635437045246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l3cache.prefetcher           65                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher           67                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher          101                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          954                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data          464                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst           19                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l3cache.prefetcher      2984040                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher      4232563                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches7.prefetcher        46250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher      5074754                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     28054736                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     16395821                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst       588959                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       232955                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst       210256                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       240716                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        65000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       150927                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.inst        46250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data       140092                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.inst        22781                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       128089                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data       160291                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst        78750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       117669                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l3cache.prefetcher     45908.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     63172.58                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches7.prefetcher     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     50245.09                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29407.48                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     35335.82                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     30997.84                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     38825.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     42051.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     34388.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     25154.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.inst     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     23348.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.inst     22781.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     21348.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     26715.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     39375.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     19611.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l3cache.prefetcher         4160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher         4288                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches7.prefetcher           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher         6464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        61056                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        29696                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         1216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       110400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        61056                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         1216                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst          320                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores4.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores5.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        62976                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l3cache.prefetcher           65                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher           67                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches7.prefetcher            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher          101                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          954                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data          464                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst           19                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1725                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l3cache.prefetcher     62714260                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     64643930                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches7.prefetcher       964835                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher     97448312                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    920452373                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    447683334                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst     18331861                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst      4824174                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data      6753843                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst      1929670                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.inst       964835                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.inst       964835                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst      1929670                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data      5789009                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1664339983                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    920452373                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst     18331861                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst      4824174                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst      1929670                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores4.core.inst       964835                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores5.core.inst       964835                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst      1929670                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    949397416                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l3cache.prefetcher     62714260                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     64643930                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches7.prefetcher       964835                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher     97448312                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    920452373                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    447683334                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst     18331861                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst      4824174                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data      6753843                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst      1929670                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.inst       964835                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.inst       964835                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst      1929670                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data      5789009                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1664339983                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1725                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          243                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          112                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           57                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           80                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           40                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           83                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          150                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           67                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          156                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           26627149                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          8625000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      58970899                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           15436.03                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      34186.03                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1328                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        76.99                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          386                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   279.378238                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   173.457734                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   291.364951                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          145     37.56%     37.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           88     22.80%     60.36% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           52     13.47%     73.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           31      8.03%     81.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           20      5.18%     87.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            7      1.81%     88.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            8      2.07%     90.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            5      1.30%     92.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           30      7.77%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          386                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       110400                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1664.339983                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              13.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          13.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          76.99                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      1606500                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       838695                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      6840120                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     28764480                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy      1249440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy     44216355                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   666.585575                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE      2949235                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF      2080000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     61303366                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      1228080                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       626175                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      5476380                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     27066450                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy      2679360                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy     41993565                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   633.075808                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE      6755371                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF      2080000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     57497230                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          199198                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.484066                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.287021                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         136235                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          463                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        135767                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          418                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        35292                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        48162                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       117077                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.159639                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     2.167919                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        83364     71.20%     71.20% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1         4292      3.67%     74.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2         6586      5.63%     80.50% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         5096      4.35%     84.85% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         4127      3.53%     88.37% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         3617      3.09%     91.46% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         4058      3.47%     94.93% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         3422      2.92%     97.85% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         2515      2.15%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       117077                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu         2488     40.37%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     40.37% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           29      0.47%     40.84% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     40.84% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            1      0.02%     40.86% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            9      0.15%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     41.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         2257     36.62%     77.62% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite          233      3.78%     81.41% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead         1066     17.30%     98.70% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite           80      1.30%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         1706      1.26%      1.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        89198     65.70%     66.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult          127      0.09%     67.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           56      0.04%     67.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          776      0.57%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          369      0.27%     67.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt          156      0.11%     68.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          491      0.36%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd         1127      0.83%     69.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt         2000      1.47%     70.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult          127      0.09%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        17689     13.03%     83.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite         7746      5.71%     89.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        10769      7.93%     97.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         3430      2.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       135767                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.681568                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               6163                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.045394                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       354581                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       159507                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       112939                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        40611                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites        12527                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        11589                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       119333                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses        20891                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         2166                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            602                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          82121                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        21469                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        12237                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         3503                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores         1120                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         1062      6.83%      6.83% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         1168      7.52%     14.35% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          213      1.37%     15.72% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond        11616     74.75%     90.48% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          980      6.31%     96.78% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.78% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          500      3.22%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        15539                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          491      7.40%      7.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          684     10.30%     17.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          122      1.84%     19.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         4402     66.32%     85.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          550      8.29%     94.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          389      5.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         6638                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          297     20.93%     21.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           63      4.44%     25.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          767     54.05%     79.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          199     14.02%     93.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     93.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           92      6.48%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         1419                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          571      6.42%      6.42% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          484      5.44%     11.86% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           91      1.02%     12.88% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         7212     81.04%     93.92% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          430      4.83%     98.75% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     98.75% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          111      1.25%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         8899                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          163     15.11%     15.11% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           60      5.56%     20.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          680     63.02%     83.69% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          102      9.45%     93.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           74      6.86%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         1079                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         9039     58.17%     58.17% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         5352     34.44%     92.61% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         1062      6.83%     99.45% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           86      0.55%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        15539                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         1325     94.04%     94.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           80      5.68%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.07%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            3      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         1409                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted        11616                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         4857                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         1419                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          641                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         1343                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           76                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        15539                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         1187                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         6747                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.434198                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          926                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          713                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           86                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          627                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         1062      6.83%      6.83% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         1168      7.52%     14.35% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          213      1.37%     15.72% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond        11616     74.75%     90.48% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          980      6.31%     96.78% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.78% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          500      3.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        15539                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         1033     11.75%     11.75% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          452      5.14%     16.89% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          213      2.42%     19.31% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         6284     71.47%     90.79% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          310      3.53%     94.31% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     94.31% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          500      5.69%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         8792                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          297     25.02%     25.02% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     25.02% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          691     58.21%     83.24% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          199     16.76%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         1187                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          297     25.02%     25.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          691     58.21%     83.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          199     16.76%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         1187                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          713                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           86                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          627                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          155                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          868                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         1872                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         1868                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         1297                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          571                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          571                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts        33143                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         1006                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       112097                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.904574                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.236950                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        89144     79.52%     79.52% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         6429      5.74%     85.26% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         2179      1.94%     87.20% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         3106      2.77%     89.97% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1153      1.03%     91.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5          746      0.67%     91.67% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          597      0.53%     92.20% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          573      0.51%     92.71% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         8170      7.29%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       112097                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          200                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          575                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          739      0.73%      0.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        69234     68.28%     69.01% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult          101      0.10%     69.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           49      0.05%     69.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          693      0.68%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu          302      0.30%     70.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     70.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt          156      0.15%     70.29% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          456      0.45%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     70.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd         1125      1.11%     71.85% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.85% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.85% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt         2000      1.97%     73.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult          125      0.12%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        14368     14.17%     88.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite         6122      6.04%     94.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead         2659      2.62%     96.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         3271      3.23%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       101400                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         8170                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        57174                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       101400                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        57174                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       101400                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.484066                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.287021                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        26420                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts        11213                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        95068                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        17027                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         9393                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          739      0.73%      0.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        69234     68.28%     69.01% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          101      0.10%     69.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           49      0.05%     69.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          693      0.68%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          302      0.30%     70.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     70.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          156      0.15%     70.29% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          456      0.45%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd         1125      1.11%     71.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt         2000      1.97%     73.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult          125      0.12%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        14368     14.17%     88.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         6122      6.04%     94.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead         2659      2.62%     96.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         3271      3.23%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       101400                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         8899                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         8126                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          773                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         7212                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         1687                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          575                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          571                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        39268                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        55288                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        16950                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         4461                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1110                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         5535                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          507                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       147929                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2500                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       133601                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        10970                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        28044                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        10899                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.670694                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        53222                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        35724                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads        13948                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         8069                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       150060                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        84633                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        38943                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        63290                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         6500                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        75558                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3214                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles           91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles          561                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines        12226                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          636                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       117077                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.383312                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.806011                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        90847     77.60%     77.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1588      1.36%     78.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         1293      1.10%     80.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         2024      1.73%     81.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2158      1.84%     83.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1730      1.48%     85.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         1591      1.36%     86.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1888      1.61%     88.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        13958     11.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       117077                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        89107                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.447329                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        15539                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.078008                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        39260                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1110                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        14356                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles         6199                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       136698                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts          134                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        21469                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        12237                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          155                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents           62                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents         6098                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           46                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         1182                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         1284                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       125416                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       124528                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        90749                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       138619                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.625147                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.654665                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         5695                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         4442                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           46                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         2844                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads         7992                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        17027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    12.738709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    42.450054                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        14639     85.98%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           27      0.16%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           10      0.06%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39            2      0.01%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49         1635      9.60%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59          233      1.37%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            8      0.05%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            2      0.01%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99            2      0.01%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            1      0.01%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129            4      0.02%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139           15      0.09%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149           34      0.20%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159          127      0.75%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           12      0.07%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179            9      0.05%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           11      0.06%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           90      0.53%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           13      0.08%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           15      0.09%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           10      0.06%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           39      0.23%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           11      0.06%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259            7      0.04%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            8      0.05%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            1      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289            3      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows           59      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          992                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        17027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        28076                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        10899                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          128                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          166                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        12324                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          212                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1110                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        41095                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        27070                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles          500                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        19472                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        27830                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       143931                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         1190                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents        10203                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        15804                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       222403                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       457180                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       168932                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups        14311                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       159383                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        63011                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           22                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           22                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        14954                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          237625                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         274093                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        57174                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       101400                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           47                       # Number of system calls (Count)
board.processor.cores1.core.numCycles           49923                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              0.457409                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              2.186227                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         188290                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded           48                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        187847                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            8                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined         1781                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined         2399                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples        48069                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     3.907862                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     2.499234                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0         1382      2.88%      2.88% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        15223     31.67%     34.54% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2          128      0.27%     34.81% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3          129      0.27%     35.08% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        15277     31.78%     66.86% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5          241      0.50%     67.36% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6          266      0.55%     67.91% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7        15312     31.85%     99.77% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8          111      0.23%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total        48069                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           22     12.36%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%     12.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead          139     78.09%     90.45% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            5      2.81%     93.26% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead           12      6.74%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass           43      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       169808     90.40%     90.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            1      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv           14      0.01%     90.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          534      0.28%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     90.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd          126      0.07%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult          125      0.07%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        16423      8.74%     99.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite          237      0.13%     99.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead          398      0.21%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          136      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       187847                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        3.762735                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                178                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.000948                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       420774                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       188407                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       186012                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         3168                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites         1722                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses         1569                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       186392                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses         1590                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts          175                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled             15                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           1854                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       149274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        16893                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores          444                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads          620                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores          156                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return           45      0.15%      0.15% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect           52      0.17%      0.32% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           24      0.08%      0.39% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        30547     99.39%     99.79% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           66      0.21%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        30734                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return           38     12.26%     12.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect           45     14.52%     26.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           21      6.77%     33.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond          150     48.39%     81.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           56     18.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total          310                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            9     12.68%     12.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      4.23%     16.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           39     54.93%     71.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           20     28.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total           71                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            7      0.02%      0.02% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            7      0.02%      0.05% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.01%      0.06% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond        30390     99.91%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           10      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        30417                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            5     10.42%     10.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      6.25%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           37     77.08%     93.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            3      6.25%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total           48                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget        15345     49.93%     49.93% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        15347     49.93%     99.86% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS           42      0.14%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        30734                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch           56     78.87%     78.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return           15     21.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total           71                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        30547                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken        15262                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect           71                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted           68                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        30734                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates           65                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        15379                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.500390                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           24                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           24                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return           45      0.15%      0.15% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect           52      0.17%      0.32% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           24      0.08%      0.39% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        30547     99.39%     99.79% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           66      0.21%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        30734                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return           45      0.29%      0.29% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect           17      0.11%      0.40% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           24      0.16%      0.56% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond        15253     99.34%     99.90% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           16      0.10%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        15355                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            9     13.85%     13.85% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.85% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           36     55.38%     69.23% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           20     30.77%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total           65                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            9     13.85%     13.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           36     55.38%     69.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           20     30.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total           65                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           24                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           24                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           27                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes          114                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops          111                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes          104                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts         1653                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           42                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples        47837                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     3.899471                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.969863                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0         1497      3.13%      3.13% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        15120     31.61%     34.74% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2           95      0.20%     34.94% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3        15240     31.86%     66.79% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4          180      0.38%     67.17% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5          226      0.47%     67.64% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           35      0.07%     67.72% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7          103      0.22%     67.93% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8        15341     32.07%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total        47837                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass           20      0.01%      0.01% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       168850     90.52%     90.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            1      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv           14      0.01%     90.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          502      0.27%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.81% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd          125      0.07%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult          125      0.07%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        16197      8.68%     99.62% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite          183      0.10%     99.72% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead          384      0.21%     99.93% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          136      0.07%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       186539                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples        15341                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts       109143                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       186539                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP       109143                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       186539                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     0.457409                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     2.186227                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        16900                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       170384                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        16581                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           20      0.01%      0.01% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       168850     90.52%     90.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            1      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           14      0.01%     90.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          502      0.27%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.81% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd          125      0.07%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult          125      0.07%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        16197      8.68%     99.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite          183      0.10%     99.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead          384      0.21%     99.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          136      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       186539                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        30419                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        30409                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl        30392                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles         1183                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles          429                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        46238                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles          163                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles           56                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        15357                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       188985                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          199                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       187665                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        30541                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        16798                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts          343                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     3.759089                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads       152368                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        92317                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads         1407                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites         1434                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       172431                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       109719                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        17141                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        78263                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        15389                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles        46914                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles          170                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.cacheLines        30805                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           31                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples        48069                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     3.951237                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.994780                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0         1444      3.00%      3.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1        15170     31.56%     34.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            7      0.01%     34.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3        15204     31.63%     66.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4          162      0.34%     66.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5           29      0.06%     66.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6           23      0.05%     66.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7           35      0.07%     66.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        15995     33.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total        48069                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       111056                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     2.224546                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        30734                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.615628                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles         1069                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles           56                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles          200                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            2                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       188338                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        16893                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts          444                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts           16                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            1                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents           10                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts           81                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       187653                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       187581                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       140828                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       172417                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       3.757406                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.816787                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads          608                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads          310                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation           10                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores          125                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        16580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     2.079071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev     2.997992                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        16559     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           17      0.10%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49            1      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        16580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        16798                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses          343                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           13                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        30806                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles           56                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles         1285                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles          275                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        46289                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles          164                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       188784                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents           16                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents          115                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.renamedOperands       373958                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       656334                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       173793                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups         1528                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       370927                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps         2974                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts          518                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          220649                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         376635                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts       109143                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       186539                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles           44103                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              0.442881                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              2.257942                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         172091                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded           51                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        171602                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined         1976                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined         2595                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples        44098                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     3.891378                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     2.506782                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0         1463      3.32%      3.32% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        13858     31.43%     34.74% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2          152      0.34%     35.09% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3          137      0.31%     35.40% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        13920     31.57%     66.96% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5          248      0.56%     67.53% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6          269      0.61%     68.14% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7        13913     31.55%     99.69% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8          138      0.31%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total        44098                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           28     14.66%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%     14.66% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead          134     70.16%     84.82% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite           10      5.24%     90.05% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead           17      8.90%     98.95% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            2      1.05%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass           59      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       154876     90.25%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            1      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv           14      0.01%     90.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd          534      0.31%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            6      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     90.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd          126      0.07%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult          126      0.07%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        15071      8.78%     99.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite          249      0.15%     99.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead          399      0.23%     99.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite          141      0.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       171602                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        3.890937                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy                191                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.001113                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       384314                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       172399                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       169762                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads         3197                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites         1728                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses         1576                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       170126                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses         1608                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          172                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       155094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        15559                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores          464                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads          632                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores          178                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return           49      0.17%      0.17% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect           56      0.20%      0.37% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           26      0.09%      0.47% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        27843     99.26%     99.73% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond           76      0.27%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        28050                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return           42     11.76%     11.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect           49     13.73%     25.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           23      6.44%     31.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond          177     49.58%     81.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           66     18.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total          357                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           10     13.51%     13.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            4      5.41%     18.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           39     52.70%     71.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           21     28.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total           74                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            7      0.03%      0.03% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            7      0.03%      0.05% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.01%      0.06% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond        27660     99.90%     99.96% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           10      0.04%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        27687                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            4      8.51%      8.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      6.38%     14.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           37     78.72%     93.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            3      6.38%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total           47                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget        14004     49.93%     49.93% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        14001     49.91%     99.84% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS           45      0.16%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        28050                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch           58     78.38%     78.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return           16     21.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total           74                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        27843                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken        13898                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect           74                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted           71                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        28050                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates           67                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        14035                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.500357                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return           49      0.17%      0.17% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect           56      0.20%      0.37% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           26      0.09%      0.47% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        27843     99.26%     99.73% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond           76      0.27%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        28050                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return           49      0.35%      0.35% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           16      0.11%      0.46% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           26      0.19%      0.65% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond        13913     99.27%     99.92% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           11      0.08%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total        14015                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           10     14.93%     14.93% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.93% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           36     53.73%     68.66% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           21     31.34%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total           67                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           10     14.93%     14.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           36     53.73%     68.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           21     31.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total           67                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes          124                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops          121                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes          114                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts         1815                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts           44                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples        43836                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     3.881467                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     2.975172                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0         1590      3.63%      3.63% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        13773     31.42%     35.05% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2           88      0.20%     35.25% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3        13870     31.64%     66.89% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4          175      0.40%     67.29% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5          214      0.49%     67.78% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           51      0.12%     67.89% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           87      0.20%     68.09% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8        13988     31.91%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total        43836                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass           20      0.01%      0.01% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu       153825     90.41%     90.42% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            1      0.00%     90.42% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv           14      0.01%     90.43% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd          502      0.30%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.72% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd          125      0.07%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult          125      0.07%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        14831      8.72%     99.59% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite          183      0.11%     99.69% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead          384      0.23%     99.92% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite          136      0.08%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       170148                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples        13988                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        99582                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       170148                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        99582                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       170148                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     0.442881                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     2.257942                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        15534                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       155359                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        15215                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           20      0.01%      0.01% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       153825     90.41%     90.42% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            1      0.00%     90.42% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           14      0.01%     90.43% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd          502      0.30%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.72% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd          125      0.07%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult          125      0.07%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        14831      8.72%     99.59% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite          183      0.11%     99.69% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead          384      0.23%     99.92% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          136      0.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       170148                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        27687                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl        27677                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl        27660                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles          981                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles          720                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        42178                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles          162                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        14006                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       172952                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          201                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       171429                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        27825                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        15447                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     3.887014                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads       138741                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        84135                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads         1422                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites         1436                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       157531                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       100254                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        15808                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        71514                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        14046                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles        43084                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles          176                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        28098                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           28                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples        44098                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     3.945168                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     3.001060                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0         1503      3.41%      3.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1        13804     31.30%     34.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            7      0.02%     34.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3        13843     31.39%     66.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4          177      0.40%     66.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5           35      0.08%     66.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6           24      0.05%     66.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7           40      0.09%     66.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        14665     33.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total        44098                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       101683                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     2.305580                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        28050                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.636011                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles          903                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles          393                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles            4                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       172142                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        15559                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts          464                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts           17                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            3                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts           85                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       171406                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       171338                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       128609                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       157548                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       3.884951                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.816316                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads          624                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads          342                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores          145                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        15215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     2.067105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev     2.467063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        15195     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           17      0.11%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::110-119            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::270-279            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        15215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        15447                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        28103                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles         1085                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles          505                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        42228                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles          223                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       172766                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents           27                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents          142                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents           28                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       341629                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       599928                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       159129                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups         1519                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       338153                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps         3413                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts          550                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          201772                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         344208                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        99582                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       170148                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles           39271                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              0.443705                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              2.253750                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         153064                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded           48                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        152584                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined         1931                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined         2553                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples        39203                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     3.892151                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     2.509438                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0         1343      3.43%      3.43% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        12279     31.32%     34.75% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2          132      0.34%     35.08% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3          125      0.32%     35.40% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        12333     31.46%     66.86% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5          243      0.62%     67.48% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6          257      0.66%     68.14% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7        12351     31.51%     99.64% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8          140      0.36%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total        39203                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           18      9.28%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      9.28% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead          140     72.16%     81.44% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite           11      5.67%     87.11% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead           23     11.86%     98.97% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            2      1.03%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass           60      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       137458     90.09%     90.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            1      0.00%     90.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv           14      0.01%     90.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd          528      0.35%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     90.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd          126      0.08%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult          125      0.08%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        13481      8.84%     99.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite          248      0.16%     99.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead          396      0.26%     99.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite          141      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       152584                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        3.885412                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy                194                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.001271                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       341393                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       153354                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       150752                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads         3183                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites         1698                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses         1568                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       151114                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses         1604                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          167                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled              3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles             68                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       159926                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        13960                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores          459                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads          629                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores          176                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return           50      0.20%      0.20% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect           56      0.22%      0.43% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           26      0.10%      0.53% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        24685     99.17%     99.70% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond           75      0.30%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        24892                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return           43     11.81%     11.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect           49     13.46%     25.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           23      6.32%     31.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond          184     50.55%     82.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           65     17.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total          364                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           10     13.70%     13.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            4      5.48%     19.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           39     53.42%     72.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           20     27.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total           73                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            7      0.03%      0.03% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            7      0.03%      0.06% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.01%      0.07% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond        24494     99.89%     99.96% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           10      0.04%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total        24521                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget        12432     49.94%     49.94% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        12414     49.87%     99.82% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS           46      0.18%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        24892                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch           58     79.45%     79.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return           15     20.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total           73                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        24685                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken        12310                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect           73                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted           70                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        24892                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates           66                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        12447                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.500040                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return           50      0.20%      0.20% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect           56      0.22%      0.43% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           26      0.10%      0.53% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        24685     99.17%     99.70% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond           75      0.30%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        24892                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return           50      0.40%      0.40% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           16      0.13%      0.53% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           26      0.21%      0.74% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond        12342     99.17%     99.91% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           11      0.09%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total        12445                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           10     15.15%     15.15% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.15% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           36     54.55%     69.70% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           20     30.30%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total           66                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           10     15.15%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           36     54.55%     69.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           20     30.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total           66                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes          125                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops          122                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes          115                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts         1770                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts           44                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples        38950                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     3.880950                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     2.975319                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0         1479      3.80%      3.80% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        12155     31.21%     35.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2           84      0.22%     35.22% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3        12291     31.56%     66.78% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4          177      0.45%     67.23% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5          218      0.56%     67.79% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           51      0.13%     67.92% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           97      0.25%     68.17% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8        12398     31.83%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total        38950                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass           20      0.01%      0.01% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu       136422     90.25%     90.26% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            1      0.00%     90.26% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv           14      0.01%     90.27% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd          502      0.33%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd          125      0.08%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.69% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult          125      0.08%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        13249      8.76%     99.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite          183      0.12%     99.66% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead          384      0.25%     99.91% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite          136      0.09%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       151163                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples        12398                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        88507                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       151163                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        88507                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       151163                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     0.443705                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     2.253750                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        13952                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       137956                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        13633                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           20      0.01%      0.01% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       136422     90.25%     90.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            1      0.00%     90.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           14      0.01%     90.27% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd          502      0.33%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd          125      0.08%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult          125      0.08%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        13249      8.76%     99.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite          183      0.12%     99.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead          384      0.25%     99.91% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          136      0.09%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       151163                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl        24523                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl        24513                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl        24496                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles          768                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles          775                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        37460                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles          143                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        12420                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           30                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       153970                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          185                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       152410                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        24662                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        13855                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts          360                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     3.880981                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads       122922                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        74636                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads         1415                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites         1428                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       140098                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites        89154                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        14215                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        63590                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        12460                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles        38430                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles          174                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        24938                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           29                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples        39203                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     3.955616                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     3.003547                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0         1341      3.42%      3.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1        12222     31.18%     34.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2            8      0.02%     34.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3        12266     31.29%     65.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4          177      0.45%     66.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5           32      0.08%     66.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6           25      0.06%     66.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7           38      0.10%     66.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        13094     33.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total        39203                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts        90629                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     2.307784                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        24892                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.633852                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles          663                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles          518                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles            9                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       153112                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        13960                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts          459                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts           16                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            7                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts           84                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       152389                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       152320                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       114354                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       140145                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       3.878689                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.815969                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads          622                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads          325                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores          140                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        13632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     2.069469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev     2.256646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        13614     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19           14      0.10%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29            1      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        13632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        13855                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses          360                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        24943                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles          871                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles          595                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        37493                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles          187                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       153716                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents           38                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents          137                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.renamedOperands       303553                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       533314                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       141690                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups         1500                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       300175                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps         3321                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts          529                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          179446                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         306137                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        88507                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       151163                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles           34079                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              0.446276                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              2.240764                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         132311                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded           51                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        131823                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined         2000                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined         2590                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples        34001                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     3.877033                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     2.517111                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0         1330      3.91%      3.91% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        10544     31.01%     34.92% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2          136      0.40%     35.32% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3          125      0.37%     35.69% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        10614     31.22%     66.91% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5          241      0.71%     67.62% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6          245      0.72%     68.34% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7        10627     31.25%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8          139      0.41%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total        34001                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           21     11.54%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%     11.54% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead          133     73.08%     84.62% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite           11      6.04%     90.66% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead           15      8.24%     98.90% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            2      1.10%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass           61      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       118412     89.83%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            1      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv           14      0.01%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd          532      0.40%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     90.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd          126      0.10%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult          126      0.10%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        11756      8.92%     99.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite          250      0.19%     99.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead          398      0.30%     99.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite          141      0.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       131823                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        3.868159                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy                182                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.001381                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       294657                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       132656                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       129989                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads         3189                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites         1714                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses         1574                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       130341                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses         1603                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          167                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles             78                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       165118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        12240                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores          464                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads          619                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores          187                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return           51      0.24%      0.24% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect           57      0.27%      0.50% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           26      0.12%      0.63% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        21220     99.02%     99.65% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond           75      0.35%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        21429                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return           44     11.89%     11.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect           50     13.51%     25.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           23      6.22%     31.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond          188     50.81%     82.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           65     17.57%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total          370                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           10     13.33%     13.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            4      5.33%     18.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           40     53.33%     72.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           21     28.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total           75                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            7      0.03%      0.03% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            7      0.03%      0.07% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.01%      0.08% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond        21026     99.87%     99.95% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           10      0.05%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total        21053                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget        10699     49.93%     49.93% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        10683     49.85%     99.78% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS           47      0.22%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        21429                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch           59     78.67%     78.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return           16     21.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total           75                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        21220                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken        10578                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect           75                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted           72                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        21429                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates           68                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        10716                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.500070                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return           51      0.24%      0.24% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect           57      0.27%      0.50% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           26      0.12%      0.63% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        21220     99.02%     99.65% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond           75      0.35%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        21429                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return           51      0.48%      0.48% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           16      0.15%      0.63% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           26      0.24%      0.87% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond        10609     99.03%     99.90% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           11      0.10%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total        10713                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           10     14.71%     14.71% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.71% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           37     54.41%     69.12% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           21     30.88%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total           68                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           10     14.71%     14.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           37     54.41%     69.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           21     30.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total           68                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes          127                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops          124                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes          117                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts         1839                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           45                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples        33736                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     3.863647                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     2.979057                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0         1446      4.29%      4.29% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        10455     30.99%     35.28% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2           82      0.24%     35.52% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3        10547     31.26%     66.78% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4          181      0.54%     67.32% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5          218      0.65%     67.97% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           42      0.12%     68.09% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7          102      0.30%     68.39% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8        10663     31.61%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total        33736                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass           20      0.02%      0.02% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu       117338     90.02%     90.04% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            1      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv           14      0.01%     90.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd          502      0.39%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.43% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd          125      0.10%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult          125      0.10%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.63% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        11514      8.83%     99.46% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite          183      0.14%     99.60% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead          384      0.29%     99.90% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite          136      0.10%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       130344                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples        10663                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        76363                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       130344                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        76363                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       130344                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     0.446276                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     2.240764                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        12217                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       118872                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        11898                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           20      0.02%      0.02% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       117338     90.02%     90.04% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            1      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           14      0.01%     90.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd          502      0.39%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.43% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd          125      0.10%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult          125      0.10%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.63% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        11514      8.83%     99.46% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite          183      0.14%     99.60% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead          384      0.29%     99.90% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          136      0.10%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       130344                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl        21053                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl        21043                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl        21026                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles          785                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles          754                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        32236                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles          169                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        10689                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       133246                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          201                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       131655                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        21198                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        12135                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     3.863230                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads       105592                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        64240                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads         1422                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites         1434                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       121078                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites        77056                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        12496                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        54943                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        10730                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles        33225                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles          176                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        21471                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           21                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples        34001                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     3.952707                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     3.012103                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0         1323      3.89%      3.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1        10486     30.84%     34.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2            8      0.02%     34.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3        10534     30.98%     65.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4          178      0.52%     66.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5           35      0.10%     66.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6           26      0.08%     66.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7           39      0.11%     66.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        11372     33.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total        34001                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts        78570                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     2.305525                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        21429                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.628804                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles          665                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles          536                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles            9                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       132362                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        12240                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts          464                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts           17                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            7                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts           87                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       131633                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       131563                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst        98783                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       121110                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       3.860530                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.815647                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads          623                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads          340                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores          145                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        11898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     2.072869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev     2.005746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        11883     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19           12      0.10%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::30-39            2      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        11898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        12135                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        21476                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles          899                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles          577                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        32282                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles          186                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       132996                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents           38                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents          113                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.renamedOperands       262060                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       460714                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       122710                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups         1508                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       258545                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps         3452                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts          554                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads          155217                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         264651                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        76363                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       130344                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles           30246                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              0.448122                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              2.231535                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         117063                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded           48                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        116550                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           21                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined         1950                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined         2701                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples        30153                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     3.865287                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     2.523167                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0         1304      4.32%      4.32% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1         9275     30.76%     35.08% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2          129      0.43%     35.51% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3          125      0.41%     35.93% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4         9328     30.94%     66.86% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5          227      0.75%     67.62% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6          267      0.89%     68.50% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7         9391     31.14%     99.65% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8          107      0.35%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total        30153                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           18      8.74%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      8.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead          154     74.76%     83.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite           11      5.34%     88.83% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead           21     10.19%     99.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            2      0.97%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass           60      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       104415     89.59%     89.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            1      0.00%     89.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv           14      0.01%     89.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd          532      0.46%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.01%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     90.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd          126      0.11%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult          125      0.11%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        10487      9.00%     99.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite          249      0.21%     99.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead          395      0.34%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite          140      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       116550                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        3.853402                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy                206                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.001767                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads       260291                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       117348                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       114719                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads         3185                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites         1722                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses         1575                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       115092                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses         1604                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          158                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled              3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles             93                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       168951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        10973                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores          466                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads          662                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores          159                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return           49      0.26%      0.26% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect           55      0.29%      0.55% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           26      0.14%      0.69% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        18671     98.93%     99.62% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond           71      0.38%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        18872                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return           42     12.14%     12.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect           48     13.87%     26.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           23      6.65%     32.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond          172     49.71%     82.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           61     17.63%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total          346                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           10     14.08%     14.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            4      5.63%     19.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           38     53.52%     73.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           19     26.76%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total           71                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            7      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            7      0.04%      0.08% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.02%      0.09% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond        18492     99.85%     99.95% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           10      0.05%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total        18519                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget         9421     49.92%     49.92% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB         9406     49.84%     99.76% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS           45      0.24%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        18872                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch           57     80.28%     80.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return           14     19.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total           71                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        18671                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken         9307                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect           71                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted           68                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        18872                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates           64                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits         9436                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.500000                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return           49      0.26%      0.26% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect           55      0.29%      0.55% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           26      0.14%      0.69% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        18671     98.93%     99.62% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond           71      0.38%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        18872                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return           49      0.52%      0.52% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           16      0.17%      0.69% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           26      0.28%      0.96% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond         9334     98.92%     99.88% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           11      0.12%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total         9436                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           10     15.62%     15.62% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.62% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           35     54.69%     70.31% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           19     29.69%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total           64                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           10     15.62%     15.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           35     54.69%     70.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           19     29.69%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total           64                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes          123                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops          120                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes          113                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts         1840                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts           43                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples        29894                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     3.851709                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     2.979741                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0         1405      4.70%      4.70% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1         9163     30.65%     35.35% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2           93      0.31%     35.66% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         9296     31.10%     66.76% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4          179      0.60%     67.36% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5          225      0.75%     68.11% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           49      0.16%     68.27% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7          101      0.34%     68.61% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         9383     31.39%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total        29894                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass           20      0.02%      0.02% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu       103404     89.80%     89.82% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            1      0.00%     89.82% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv           14      0.01%     89.84% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd          502      0.44%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.27% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd          125      0.11%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult          125      0.11%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        10247      8.90%     99.39% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite          183      0.16%     99.55% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead          384      0.33%     99.88% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite          136      0.12%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       115143                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         9383                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        67495                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       115143                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        67495                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       115143                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     0.448122                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     2.231535                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        10950                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       104938                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        10631                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           20      0.02%      0.02% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       103404     89.80%     89.82% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            1      0.00%     89.82% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           14      0.01%     89.84% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd          502      0.44%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.27% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd          125      0.11%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult          125      0.11%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        10247      8.90%     99.39% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite          183      0.16%     99.55% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead          384      0.33%     99.88% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          136      0.12%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       115143                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl        18519                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl        18509                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl        18492                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles          774                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles          730                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        28459                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles          135                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles           55                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved         9416                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           29                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       117966                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          185                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       116388                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        18655                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        10859                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     3.848046                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        92887                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        56610                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads         1419                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites         1435                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       107076                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites        68146                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        11220                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        48581                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches         9451                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles        29378                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles          168                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        18917                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           20                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples        30153                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     3.947733                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     3.020403                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0         1310      4.34%      4.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         9213     30.55%     34.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2            8      0.03%     34.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         9256     30.70%     65.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4          176      0.58%     66.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5           32      0.11%     66.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6           26      0.09%     66.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7           37      0.12%     66.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        10095     33.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total        30153                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts        69628                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     2.302056                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        18872                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.623950                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles          668                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles           55                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles          521                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles            8                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       117111                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        10973                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts          466                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts           16                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            7                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts           80                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       116368                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       116294                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst        87328                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       107107                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       3.844938                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.815334                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads          616                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads          340                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores          147                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        10631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean     2.067350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev     1.665763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        10613     99.83%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           16      0.15%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::160-169            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        10631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        10859                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        18922                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles           55                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles          875                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles          551                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        28486                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles          186                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       117725                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.IQFullEvents           39                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents          135                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.renamedOperands       231545                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       407312                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       108706                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups         1527                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       228143                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps         3339                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts          518                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads          137468                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         234250                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        67495                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       115143                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles           26311                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              0.450956                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              2.217514                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         101353                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded           51                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        100868                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined         1930                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined         2592                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples        26288                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     3.837036                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     2.537458                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0         1364      5.19%      5.19% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1         7958     30.27%     35.46% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2          136      0.52%     35.98% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3          117      0.45%     36.42% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4         8027     30.53%     66.96% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5          251      0.95%     67.91% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6          263      1.00%     68.91% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7         8030     30.55%     99.46% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8          142      0.54%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total        26288                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           19     10.05%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%     10.05% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead          133     70.37%     80.42% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite           11      5.82%     86.24% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead           24     12.70%     98.94% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            2      1.06%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass           61      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu        90040     89.27%     89.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            1      0.00%     89.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv           14      0.01%     89.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd          530      0.53%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.01%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     89.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd          126      0.12%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult          126      0.12%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead         9176      9.10%     99.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite          249      0.25%     99.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead          398      0.39%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite          141      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       100868                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        3.833682                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy                189                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.001874                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads       225036                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       101639                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses        99037                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads         3194                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites         1704                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses         1574                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses        99386                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses         1610                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          164                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles             23                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       172886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads         9657                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores          464                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads          623                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores          183                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return           51      0.31%      0.31% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect           57      0.35%      0.66% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           26      0.16%      0.82% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        16059     98.70%     99.53% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond           77      0.47%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        16270                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return           44     12.26%     12.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect           50     13.93%     26.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           23      6.41%     32.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond          175     48.75%     81.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           67     18.66%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total          359                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           10     13.33%     13.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            4      5.33%     18.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           40     53.33%     72.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           21     28.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total           75                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            7      0.04%      0.04% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            7      0.04%      0.09% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.02%      0.11% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond        15878     99.83%     99.94% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           10      0.06%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total        15905                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget         8120     49.91%     49.91% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB         8103     49.80%     99.71% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS           47      0.29%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        16270                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch           59     78.67%     78.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return           16     21.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total           75                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        16059                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken         7996                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect           75                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted           72                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        16270                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates           68                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits         8138                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.500184                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return           51      0.31%      0.31% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect           57      0.35%      0.66% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           26      0.16%      0.82% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        16059     98.70%     99.53% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond           77      0.47%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        16270                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return           51      0.63%      0.63% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           16      0.20%      0.82% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           26      0.32%      1.14% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond         8028     98.72%     99.86% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           11      0.14%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total         8132                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           10     14.71%     14.71% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.71% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           37     54.41%     69.12% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           21     30.88%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total           68                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           10     14.71%     14.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           37     54.41%     69.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           21     30.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total           68                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes          127                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops          124                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes          117                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts         1820                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts           45                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples        26022                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     3.821997                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     2.988760                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0         1470      5.65%      5.65% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1         7861     30.21%     35.86% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2           79      0.30%     36.16% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         7975     30.65%     66.81% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4          181      0.70%     67.50% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5          220      0.85%     68.35% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           53      0.20%     68.55% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           94      0.36%     68.91% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         8089     31.09%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total        26022                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass           20      0.02%      0.02% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        89024     89.51%     89.53% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            1      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv           14      0.01%     89.55% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd          502      0.50%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     90.05% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd          125      0.13%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.18% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult          125      0.13%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead         8940      8.99%     99.29% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite          183      0.18%     99.48% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead          384      0.39%     99.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite          136      0.14%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total        99456                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         8089                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        58345                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps        99456                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        58345                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP        99456                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     0.450956                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     2.217514                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs         9643                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts        90558                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts         9324                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           20      0.02%      0.02% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        89024     89.51%     89.53% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            1      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           14      0.01%     89.55% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd          502      0.50%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd          125      0.13%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult          125      0.13%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.30% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead         8940      8.99%     99.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite          183      0.18%     99.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead          384      0.39%     99.86% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          136      0.14%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total        99456                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl        15905                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl        15895                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl        15878                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles          774                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles          795                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        24503                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles          159                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved         8107                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       102250                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          193                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       100703                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        16041                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts         9552                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     3.827411                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        79807                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        48766                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads         1422                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites         1434                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads        92706                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites        58996                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs         9913                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        42045                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches         8150                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles        25521                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles          176                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        16314                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           20                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples        26288                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     3.936169                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     3.032702                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0         1344      5.11%      5.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1         7907     30.08%     35.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2            8      0.03%     35.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         7953     30.25%     65.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4          181      0.69%     66.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5           32      0.12%     66.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6           28      0.11%     66.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7           40      0.15%     66.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8         8795     33.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total        26288                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts        60535                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     2.300749                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        16270                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.618373                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles          656                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles          534                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles            8                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       101404                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts         9657                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts          464                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts           17                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            7                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts           82                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       100680                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       100611                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst        75570                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst        92743                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       3.823914                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.814832                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads          620                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads          331                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores          145                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples         9324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean     2.101137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev     2.859310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9         9308     99.83%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19           14      0.15%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::250-259            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          259                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total         9324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses         9552                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        16319                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles          881                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles          620                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        24547                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles          183                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       102012                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents           30                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents          130                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.renamedOperands       200097                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       352289                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups        94308                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups         1504                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       196769                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps         3265                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts          557                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads          119183                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         202838                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        58345                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps        99456                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles           22412                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              0.458623                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              2.180439                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded          85070                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded           60                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued         84446                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued            6                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined         1907                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined         3088                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples        22161                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     3.810568                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     2.544236                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0         1305      5.89%      5.89% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1         6609     29.82%     35.71% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2          130      0.59%     36.30% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3          139      0.63%     36.93% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4         6702     30.24%     67.17% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5          220      0.99%     68.16% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6          238      1.07%     69.23% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7         6720     30.32%     99.56% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           98      0.44%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total        22161                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            5      2.78%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      2.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead          149     82.78%     85.56% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            5      2.78%     88.33% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead           19     10.56%     98.89% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            2      1.11%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass           56      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu        75034     88.85%     88.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            1      0.00%     88.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv           14      0.02%     88.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd          534      0.63%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            6      0.01%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd          127      0.15%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult          126      0.15%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead         7771      9.20%     99.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite          236      0.28%     99.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead          399      0.47%     99.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite          142      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total        84446                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        3.767892                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy                180                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.002132                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads       188027                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites        85312                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses        82693                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads         3205                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites         1734                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses         1583                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses        82957                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses         1613                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts          101                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled              4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            251                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       176785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads         8300                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores          453                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads          661                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores          176                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return           50      0.37%      0.37% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect           55      0.41%      0.78% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           13      0.10%      0.87% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        13346     98.73%     99.61% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond           53      0.39%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        13517                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return           43     13.56%     13.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect           48     15.14%     28.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           10      3.15%     31.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond          172     54.26%     86.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           44     13.88%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total          317                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           10     14.29%     14.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            4      5.71%     20.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           35     50.00%     70.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           21     30.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total           70                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            7      0.05%      0.05% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            7      0.05%      0.11% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.02%      0.13% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond        13167     99.80%     99.93% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            9      0.07%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total        13193                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            3      7.32%      7.32% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            2      4.88%     12.20% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           34     82.93%     95.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            2      4.88%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total           41                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget         6755     49.97%     49.97% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB         6715     49.68%     99.65% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS           46      0.34%     99.99% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            1      0.01%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        13517                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch           54     77.14%     77.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return           16     22.86%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total           70                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        13346                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken         6642                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect           70                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted           67                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        13517                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates           63                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits         6754                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.499667                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted           25                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           12                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return           50      0.37%      0.37% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect           55      0.41%      0.78% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           13      0.10%      0.87% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        13346     98.73%     99.61% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond           53      0.39%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        13517                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return           50      0.74%      0.74% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           16      0.24%      0.98% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           13      0.19%      1.17% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond         6673     98.67%     99.84% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           11      0.16%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total         6763                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           10     15.87%     15.87% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.87% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           32     50.79%     66.67% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           21     33.33%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total           63                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           10     15.87%     15.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           32     50.79%     66.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           21     33.33%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total           63                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           13                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           12                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           17                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes          111                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops          108                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes          101                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts         1749                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts           40                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples        21915                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     3.796715                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     3.000330                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0         1393      6.36%      6.36% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1         6580     30.03%     36.38% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2           89      0.41%     36.79% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         6632     30.26%     67.05% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4          126      0.57%     67.62% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5          177      0.81%     68.43% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           44      0.20%     68.63% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           94      0.43%     69.06% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         6780     30.94%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total        21915                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass           19      0.02%      0.02% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        74127     89.09%     89.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            1      0.00%     89.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv           14      0.02%     89.13% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd          502      0.60%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     89.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     89.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd          125      0.15%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.89% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult          125      0.15%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     90.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead         7585      9.12%     99.15% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite          185      0.22%     99.38% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead          384      0.46%     99.84% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite          136      0.16%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total        83205                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         6780                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        48868                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps        83205                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        48868                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP        83205                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     0.458623                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     2.180439                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs         8290                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts        75661                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts         7969                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts          321                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           19      0.02%      0.02% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        74127     89.09%     89.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            1      0.00%     89.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           14      0.02%     89.13% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd          502      0.60%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     89.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     89.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd          125      0.15%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.89% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult          125      0.15%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     90.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead         7585      9.12%     99.15% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite          185      0.22%     99.38% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead          384      0.46%     99.84% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          136      0.16%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total        83205                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl        13195                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl        13185                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl        13169                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles          801                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles          716                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        20462                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles          130                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles           52                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved         6721                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           31                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts        85898                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          191                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts        84338                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        13278                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts         8152                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts          362                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     3.763073                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        66155                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        40624                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads         1426                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites         1442                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads        77697                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites        49463                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs         8514                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        35141                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches         6762                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles        21352                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles          166                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        13553                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           21                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples        22161                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     3.927666                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     3.052393                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0         1343      6.06%      6.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1         6536     29.49%     35.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2           20      0.09%     35.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         6565     29.62%     65.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4          163      0.74%     66.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5           16      0.07%     66.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6           32      0.14%     66.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7           42      0.19%     66.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8         7444     33.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total        22161                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts        50929                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     2.272399                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        13517                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.603114                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles          703                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles           52                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles          508                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles            6                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts        85130                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts         8300                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts          453                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts           20                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            5                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect           44                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts           49                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit        84324                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount        84276                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst        63302                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst        77758                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       3.760307                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.814090                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads          612                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads          329                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores          132                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples         7968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean     2.087600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev     1.594788                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9         7950     99.77%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           17      0.21%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::130-139            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total         7968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses         8152                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses          362                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        13558                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON     66332601                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles           52                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles          902                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles          527                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        20487                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles          193                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts        85662                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.IQFullEvents           33                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents          150                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.renamedOperands       167622                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       295358                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups        79547                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups         1520                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       164261                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps         3304                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts          498                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads          100063                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         170172                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        48868                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps        83205                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 99 (Unspecified)
board.processor.cores0.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores0.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores1.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores1.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores2.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores2.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores3.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores3.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores4.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores4.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores5.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores5.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores6.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores6.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores7.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles        49799                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0        49799    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total        49799                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores7.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)

---------- End Simulation Statistics   ----------
