// Seed: 3748107349
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = 1;
  assign id_2 = id_1;
  type_7(
      (id_0), 'h0, id_0
  );
  logic id_3 = id_3, id_4;
  assign id_4 = id_0;
  assign id_4 = id_0;
endmodule
