ARM GAS  /tmp/ccY0FcLw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB123:
  28              		.file 1 "Core/Src/stm32f3xx_it.c"
   1:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_it.c **** /**
   3:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   5:Core/Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f3xx_it.c ****   * @attention
   8:Core/Src/stm32f3xx_it.c ****   *
   9:Core/Src/stm32f3xx_it.c ****   * Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f3xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f3xx_it.c ****   *
  12:Core/Src/stm32f3xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f3xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f3xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f3xx_it.c ****   *
  16:Core/Src/stm32f3xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f3xx_it.c ****   */
  18:Core/Src/stm32f3xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f3xx_it.c **** 
  20:Core/Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f3xx_it.c **** #include "main.h"
  22:Core/Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  23:Core/Src/stm32f3xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_it.c **** 
  27:Core/Src/stm32f3xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_it.c **** 
  30:Core/Src/stm32f3xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccY0FcLw.s 			page 2


  31:Core/Src/stm32f3xx_it.c **** 
  32:Core/Src/stm32f3xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f3xx_it.c **** 
  35:Core/Src/stm32f3xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f3xx_it.c **** 
  37:Core/Src/stm32f3xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f3xx_it.c **** 
  40:Core/Src/stm32f3xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f3xx_it.c **** 
  42:Core/Src/stm32f3xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_it.c **** 
  45:Core/Src/stm32f3xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_it.c **** 
  47:Core/Src/stm32f3xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_it.c **** 
  50:Core/Src/stm32f3xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_it.c **** 
  52:Core/Src/stm32f3xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f3xx_it.c **** 
  55:Core/Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f3xx_it.c **** 
  57:Core/Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  59:Core/Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim1;
  60:Core/Src/stm32f3xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f3xx_it.c **** extern uint32_t adc_value;
  62:Core/Src/stm32f3xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f3xx_it.c **** 
  64:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f3xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f3xx_it.c **** /**
  68:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f3xx_it.c ****   */
  70:Core/Src/stm32f3xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f3xx_it.c **** {
  29              		.loc 1 71 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  72:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f3xx_it.c **** 
  74:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32f3xx_it.c ****   while (1)
  36              		.loc 1 76 3 discriminator 1 view .LVU1
  77:Core/Src/stm32f3xx_it.c ****   {
  78:Core/Src/stm32f3xx_it.c ****   }
  37              		.loc 1 78 3 discriminator 1 view .LVU2
ARM GAS  /tmp/ccY0FcLw.s 			page 3


  76:Core/Src/stm32f3xx_it.c ****   {
  38              		.loc 1 76 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE123:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB124:
  79:Core/Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f3xx_it.c **** }
  81:Core/Src/stm32f3xx_it.c **** 
  82:Core/Src/stm32f3xx_it.c **** /**
  83:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32f3xx_it.c ****   */
  85:Core/Src/stm32f3xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32f3xx_it.c **** {
  53              		.loc 1 86 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  87:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32f3xx_it.c **** 
  89:Core/Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32f3xx_it.c ****   while (1)
  60              		.loc 1 90 3 discriminator 1 view .LVU5
  91:Core/Src/stm32f3xx_it.c ****   {
  92:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f3xx_it.c ****   }
  61              		.loc 1 94 3 discriminator 1 view .LVU6
  90:Core/Src/stm32f3xx_it.c ****   {
  62              		.loc 1 90 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE124:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB125:
  95:Core/Src/stm32f3xx_it.c **** }
  96:Core/Src/stm32f3xx_it.c **** 
  97:Core/Src/stm32f3xx_it.c **** /**
  98:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Memory management fault.
ARM GAS  /tmp/ccY0FcLw.s 			page 4


  99:Core/Src/stm32f3xx_it.c ****   */
 100:Core/Src/stm32f3xx_it.c **** void MemManage_Handler(void)
 101:Core/Src/stm32f3xx_it.c **** {
  77              		.loc 1 101 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 102:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:Core/Src/stm32f3xx_it.c **** 
 104:Core/Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f3xx_it.c ****   while (1)
  84              		.loc 1 105 3 discriminator 1 view .LVU9
 106:Core/Src/stm32f3xx_it.c ****   {
 107:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f3xx_it.c ****   }
  85              		.loc 1 109 3 discriminator 1 view .LVU10
 105:Core/Src/stm32f3xx_it.c ****   {
  86              		.loc 1 105 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE125:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB126:
 110:Core/Src/stm32f3xx_it.c **** }
 111:Core/Src/stm32f3xx_it.c **** 
 112:Core/Src/stm32f3xx_it.c **** /**
 113:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 114:Core/Src/stm32f3xx_it.c ****   */
 115:Core/Src/stm32f3xx_it.c **** void BusFault_Handler(void)
 116:Core/Src/stm32f3xx_it.c **** {
 101              		.loc 1 116 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 117:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 118:Core/Src/stm32f3xx_it.c **** 
 119:Core/Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 120:Core/Src/stm32f3xx_it.c ****   while (1)
 108              		.loc 1 120 3 discriminator 1 view .LVU13
 121:Core/Src/stm32f3xx_it.c ****   {
 122:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f3xx_it.c ****   }
ARM GAS  /tmp/ccY0FcLw.s 			page 5


 109              		.loc 1 124 3 discriminator 1 view .LVU14
 120:Core/Src/stm32f3xx_it.c ****   {
 110              		.loc 1 120 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE126:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB127:
 125:Core/Src/stm32f3xx_it.c **** }
 126:Core/Src/stm32f3xx_it.c **** 
 127:Core/Src/stm32f3xx_it.c **** /**
 128:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:Core/Src/stm32f3xx_it.c ****   */
 130:Core/Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 131:Core/Src/stm32f3xx_it.c **** {
 125              		.loc 1 131 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 132:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:Core/Src/stm32f3xx_it.c **** 
 134:Core/Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 135:Core/Src/stm32f3xx_it.c ****   while (1)
 132              		.loc 1 135 3 discriminator 1 view .LVU17
 136:Core/Src/stm32f3xx_it.c ****   {
 137:Core/Src/stm32f3xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f3xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f3xx_it.c ****   }
 133              		.loc 1 139 3 discriminator 1 view .LVU18
 135:Core/Src/stm32f3xx_it.c ****   {
 134              		.loc 1 135 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE127:
 139              		.section	.text.SVC_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	SVC_Handler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	SVC_Handler:
 148              	.LFB128:
 140:Core/Src/stm32f3xx_it.c **** }
 141:Core/Src/stm32f3xx_it.c **** 
 142:Core/Src/stm32f3xx_it.c **** /**
 143:Core/Src/stm32f3xx_it.c ****   * @brief This function handles System service call via SWI instruction.
ARM GAS  /tmp/ccY0FcLw.s 			page 6


 144:Core/Src/stm32f3xx_it.c ****   */
 145:Core/Src/stm32f3xx_it.c **** void SVC_Handler(void)
 146:Core/Src/stm32f3xx_it.c **** {
 149              		.loc 1 146 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 147:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 148:Core/Src/stm32f3xx_it.c **** 
 149:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 150:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 151:Core/Src/stm32f3xx_it.c **** 
 152:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 153:Core/Src/stm32f3xx_it.c **** }
 154              		.loc 1 153 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE128:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB129:
 154:Core/Src/stm32f3xx_it.c **** 
 155:Core/Src/stm32f3xx_it.c **** /**
 156:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Debug monitor.
 157:Core/Src/stm32f3xx_it.c ****   */
 158:Core/Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 159:Core/Src/stm32f3xx_it.c **** {
 169              		.loc 1 159 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 160:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 161:Core/Src/stm32f3xx_it.c **** 
 162:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 163:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 164:Core/Src/stm32f3xx_it.c **** 
 165:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 166:Core/Src/stm32f3xx_it.c **** }
 174              		.loc 1 166 1 view .LVU23
 175 0000 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE129:
 179              		.section	.text.PendSV_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	PendSV_Handler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccY0FcLw.s 			page 7


 187              	PendSV_Handler:
 188              	.LFB130:
 167:Core/Src/stm32f3xx_it.c **** 
 168:Core/Src/stm32f3xx_it.c **** /**
 169:Core/Src/stm32f3xx_it.c ****   * @brief This function handles Pendable request for system service.
 170:Core/Src/stm32f3xx_it.c ****   */
 171:Core/Src/stm32f3xx_it.c **** void PendSV_Handler(void)
 172:Core/Src/stm32f3xx_it.c **** {
 189              		.loc 1 172 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 173:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 174:Core/Src/stm32f3xx_it.c **** 
 175:Core/Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 176:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 177:Core/Src/stm32f3xx_it.c **** 
 178:Core/Src/stm32f3xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 179:Core/Src/stm32f3xx_it.c **** }
 194              		.loc 1 179 1 view .LVU25
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE130:
 199              		.section	.text.SysTick_Handler,"ax",%progbits
 200              		.align	1
 201              		.global	SysTick_Handler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	SysTick_Handler:
 208              	.LFB131:
 180:Core/Src/stm32f3xx_it.c **** 
 181:Core/Src/stm32f3xx_it.c **** /**
 182:Core/Src/stm32f3xx_it.c ****   * @brief This function handles System tick timer.
 183:Core/Src/stm32f3xx_it.c ****   */
 184:Core/Src/stm32f3xx_it.c **** void SysTick_Handler(void)
 185:Core/Src/stm32f3xx_it.c **** {
 209              		.loc 1 185 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI0:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 186:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 187:Core/Src/stm32f3xx_it.c **** 
 188:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 189:Core/Src/stm32f3xx_it.c ****   HAL_IncTick();
 218              		.loc 1 189 3 view .LVU27
 219 0002 FFF7FEFF 		bl	HAL_IncTick
 220              	.LVL0:
 190:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 191:Core/Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/ccY0FcLw.s 			page 8


 192:Core/Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 193:Core/Src/stm32f3xx_it.c **** }
 221              		.loc 1 193 1 is_stmt 0 view .LVU28
 222 0006 08BD     		pop	{r3, pc}
 223              		.cfi_endproc
 224              	.LFE131:
 226              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 227              		.align	1
 228              		.global	DMA1_Channel1_IRQHandler
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	DMA1_Channel1_IRQHandler:
 235              	.LFB132:
 194:Core/Src/stm32f3xx_it.c **** 
 195:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 196:Core/Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 197:Core/Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 198:Core/Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 199:Core/Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 200:Core/Src/stm32f3xx_it.c **** /******************************************************************************/
 201:Core/Src/stm32f3xx_it.c **** 
 202:Core/Src/stm32f3xx_it.c **** /**
 203:Core/Src/stm32f3xx_it.c ****   * @brief This function handles DMA1 channel1 global interrupt.
 204:Core/Src/stm32f3xx_it.c ****   */
 205:Core/Src/stm32f3xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 206:Core/Src/stm32f3xx_it.c **** {
 236              		.loc 1 206 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240 0000 08B5     		push	{r3, lr}
 241              	.LCFI1:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 3, -8
 244              		.cfi_offset 14, -4
 207:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 208:Core/Src/stm32f3xx_it.c **** 
 209:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 210:Core/Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 245              		.loc 1 210 3 view .LVU30
 246 0002 0348     		ldr	r0, .L18
 247 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 248              	.LVL1:
 211:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 212:Core/Src/stm32f3xx_it.c **** 
 213:Core/Src/stm32f3xx_it.c ****   HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
 249              		.loc 1 213 3 view .LVU31
 250 0008 0B20     		movs	r0, #11
 251 000a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 252              	.LVL2:
 214:Core/Src/stm32f3xx_it.c **** 
 215:Core/Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 216:Core/Src/stm32f3xx_it.c **** }
 253              		.loc 1 216 1 is_stmt 0 view .LVU32
 254 000e 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccY0FcLw.s 			page 9


 255              	.L19:
 256              		.align	2
 257              	.L18:
 258 0010 00000000 		.word	hdma_adc1
 259              		.cfi_endproc
 260              	.LFE132:
 262              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
 263              		.align	1
 264              		.global	TIM1_UP_TIM16_IRQHandler
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv4-sp-d16
 270              	TIM1_UP_TIM16_IRQHandler:
 271              	.LFB133:
 217:Core/Src/stm32f3xx_it.c **** 
 218:Core/Src/stm32f3xx_it.c **** /**
 219:Core/Src/stm32f3xx_it.c ****   * @brief This function handles TIM1 update and TIM16 interrupts.
 220:Core/Src/stm32f3xx_it.c ****   */
 221:Core/Src/stm32f3xx_it.c **** void TIM1_UP_TIM16_IRQHandler(void)
 222:Core/Src/stm32f3xx_it.c **** {
 272              		.loc 1 222 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 10B5     		push	{r4, lr}
 277              	.LCFI2:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 4, -8
 280              		.cfi_offset 14, -4
 223:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
 224:Core/Src/stm32f3xx_it.c **** 	TIM1->CCR1 = (adc_value * 16 / 3) + 0x5555;
 281              		.loc 1 224 2 view .LVU34
 282              		.loc 1 224 26 is_stmt 0 view .LVU35
 283 0002 0E4B     		ldr	r3, .L22
 284 0004 1B68     		ldr	r3, [r3]
 285 0006 1901     		lsls	r1, r3, #4
 286              		.loc 1 224 31 view .LVU36
 287 0008 0D4C     		ldr	r4, .L22+4
 288 000a A4FB0121 		umull	r2, r1, r4, r1
 289              		.loc 1 224 36 view .LVU37
 290 000e 45F25552 		movw	r2, #21845
 291 0012 02EB5101 		add	r1, r2, r1, lsr #1
 292              		.loc 1 224 13 view .LVU38
 293 0016 0B48     		ldr	r0, .L22+8
 294 0018 4163     		str	r1, [r0, #52]
 225:Core/Src/stm32f3xx_it.c **** 	TIM1->CCR2 = (adc_value * 8 / 3) + 0x5555;
 295              		.loc 1 225 2 is_stmt 1 view .LVU39
 296              		.loc 1 225 26 is_stmt 0 view .LVU40
 297 001a D900     		lsls	r1, r3, #3
 298              		.loc 1 225 30 view .LVU41
 299 001c A4FB01C1 		umull	ip, r1, r4, r1
 300              		.loc 1 225 35 view .LVU42
 301 0020 02EB5101 		add	r1, r2, r1, lsr #1
 302              		.loc 1 225 13 view .LVU43
 303 0024 8163     		str	r1, [r0, #56]
 226:Core/Src/stm32f3xx_it.c **** 	TIM1->CCR3 = (adc_value * 4 / 3) + 0x5555;
ARM GAS  /tmp/ccY0FcLw.s 			page 10


 304              		.loc 1 226 2 is_stmt 1 view .LVU44
 305              		.loc 1 226 26 is_stmt 0 view .LVU45
 306 0026 9B00     		lsls	r3, r3, #2
 307              		.loc 1 226 30 view .LVU46
 308 0028 A4FB0313 		umull	r1, r3, r4, r3
 309              		.loc 1 226 35 view .LVU47
 310 002c 02EB5303 		add	r3, r2, r3, lsr #1
 311              		.loc 1 226 13 view .LVU48
 312 0030 C363     		str	r3, [r0, #60]
 227:Core/Src/stm32f3xx_it.c **** 
 228:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
 229:Core/Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 313              		.loc 1 229 3 is_stmt 1 view .LVU49
 314 0032 0548     		ldr	r0, .L22+12
 315 0034 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 316              	.LVL3:
 230:Core/Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
 231:Core/Src/stm32f3xx_it.c **** 
 232:Core/Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
 233:Core/Src/stm32f3xx_it.c **** }
 317              		.loc 1 233 1 is_stmt 0 view .LVU50
 318 0038 10BD     		pop	{r4, pc}
 319              	.L23:
 320 003a 00BF     		.align	2
 321              	.L22:
 322 003c 00000000 		.word	adc_value
 323 0040 ABAAAAAA 		.word	-1431655765
 324 0044 002C0140 		.word	1073818624
 325 0048 00000000 		.word	htim1
 326              		.cfi_endproc
 327              	.LFE133:
 329              		.text
 330              	.Letext0:
 331              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 332              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 333              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 334              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 335              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 336              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 337              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 338              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 339              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 340              		.file 11 "Core/Inc/main.h"
 341              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /tmp/ccY0FcLw.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/ccY0FcLw.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccY0FcLw.s:44     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccY0FcLw.s:68     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccY0FcLw.s:92     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccY0FcLw.s:116    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccY0FcLw.s:140    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:147    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccY0FcLw.s:160    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:167    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccY0FcLw.s:180    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:187    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccY0FcLw.s:200    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccY0FcLw.s:207    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccY0FcLw.s:227    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccY0FcLw.s:234    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccY0FcLw.s:258    .text.DMA1_Channel1_IRQHandler:0000000000000010 $d
     /tmp/ccY0FcLw.s:263    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccY0FcLw.s:270    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
     /tmp/ccY0FcLw.s:322    .text.TIM1_UP_TIM16_IRQHandler:000000000000003c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
HAL_NVIC_DisableIRQ
hdma_adc1
HAL_TIM_IRQHandler
adc_value
htim1
