{
    "nl": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/32-openroad-cts/shifter.nl.v",
    "pnl": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/32-openroad-cts/shifter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/32-openroad-cts/shifter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/32-openroad-cts/shifter.odb",
    "sdc": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/32-openroad-cts/shifter.sdc",
    "sdf": {
        "max_ss_100C_1v60": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/11-openroad-staprepnr/shifter__max_ss_100C_1v60.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/05-yosys-jsonheader/shifter.h.json",
    "vh": "/mnt/d/APIC/FIR_Openlane/Shifter/runs/RUN_2024-06-17_19-51-50/27-odb-writeverilogheader/shifter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 9579,
        "design__instance__area": 19881.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "power__internal__total": 0.000391049,
        "power__switching__total": 0.000106817,
        "power__leakage__total": 7.6341e-06,
        "power__total": 0.0005055,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.085533,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.085533,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.403119,
        "timing__setup__ws__corner:max_ss_100C_1v60": 17.6742,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.403119,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 23.5502,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 12,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.085533,
        "clock__skew__worst_setup": -0.085533,
        "timing__hold__ws": 0.403119,
        "timing__setup__ws": 17.6742,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.403119,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 23.5502,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 800.0 800.0",
        "design__core__bbox": "5.52 10.88 794.42 788.8",
        "design__io": 260,
        "design__die__area": 640000,
        "design__core__area": 613701,
        "design__instance__count__stdcell": 9579,
        "design__instance__area__stdcell": 19881.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0323962,
        "design__instance__utilization__stdcell": 0.0323962,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 37.972,
        "design__instance__displacement__mean": 0.003,
        "design__instance__displacement__max": 4.514,
        "route__wirelength__estimated": 46796.2,
        "design__violations": 0
    }
}