<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/f1/rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li><li class="navelem"><a class="el" href="dir_0013ffc2517d89ef108afd8301a9100f.html">f1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Note: Regs/bits marked (**) only exist in &quot;connectivity line&quot; STM32s. */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Note: Regs/bits marked (XX) do NOT exist in &quot;connectivity line&quot; STM32s. */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RCC_CR                  MMIO32(RCC_BASE + 0x00)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define RCC_CFGR                MMIO32(RCC_BASE + 0x04)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define RCC_CIR                 MMIO32(RCC_BASE + 0x08)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR                MMIO32(RCC_BASE + 0x0c)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR                MMIO32(RCC_BASE + 0x10)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define RCC_AHBENR              MMIO32(RCC_BASE + 0x14)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RCC_APB2ENR             MMIO32(RCC_BASE + 0x18)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define RCC_APB1ENR             MMIO32(RCC_BASE + 0x1c)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define RCC_BDCR                MMIO32(RCC_BASE + 0x20)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define RCC_CSR                 MMIO32(RCC_BASE + 0x24)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR             MMIO32(RCC_BASE + 0x28) </span><span class="comment">/*(**)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RCC_CFGR2               MMIO32(RCC_BASE + 0x2c) </span><span class="comment">/*(**)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define RCC_CR_PLL3RDY              (1 &lt;&lt; 29) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define RCC_CR_PLL3ON               (1 &lt;&lt; 28) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define RCC_CR_PLL2RDY              (1 &lt;&lt; 27) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RCC_CR_PLL2ON               (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY               (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP               (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY               (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* HSICAL: [15:8] */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* HSITRIM: [7:3] */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY               (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* MCO: Microcontroller clock output */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK          0x0</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK         0x4</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSICLK         0x5</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSECLK         0x6</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK_DIV2        0x7</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL2CLK            0x8 </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL3CLK_DIV2       0x9 </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_XT1            0xa </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL3           0xb </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* USBPRE: USB prescaler (RCC_CFGR[22]) */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5      0x0</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_NODIV       0x1</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* OTGFSPRE: USB OTG FS prescaler (RCC_CFGR[22]; only in conn. line STM32s) */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3    0x0</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2    0x1</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* PLLMUL: PLL multiplication factor */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL2        0x0 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3        0x1 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL4        0x2</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL5        0x3</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6        0x4</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL7        0x5</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL8        0x6</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9        0x7</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL10       0x8 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL11       0x9 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12       0xa </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL13       0xb </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL14       0xc </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL15       0xd </span><span class="comment">/* 0xd: PLL x 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5      0xd </span><span class="comment">/* 0xd: PLL x 6.5 for conn.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">                               line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16       0xe </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* #define PLLMUL_PLL_CLK_MUL16     0xf */</span> <span class="comment">/* (XX) */</span> <span class="comment">/* Errata? 17? */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* TODO: conn. line differs. */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* PLLXTPRE: HSE divider for PLL entry */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK       0x0</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2      0x1</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* PLLSRC: PLL entry clock source */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2        0x0</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_CLK         0x1</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_PREDIV1_CLK     0x1 </span><span class="comment">/* On conn. line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* ADCPRE: ADC prescaler */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV2      0x0</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV4      0x1</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV6      0x2</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV8      0x3</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* PPRE2: APB high-speed prescaler (APB2) */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_NODIV       0x0</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV2        0x4</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV4        0x5</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV8        0x6</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV16       0x7</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* PPRE1: APB low-speed prescaler (APB1) */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_NODIV       0x0</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV2        0x4</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV4        0x5</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV8        0x6</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV16       0x7</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* HPRE: AHB prescaler */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_NODIV      0x0</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV2       0x8</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV4       0x9</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV8       0xa</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV16      0xb</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV64      0xc</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV128     0xd</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV256     0xe</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV512     0xf</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* SWS: System clock switch status */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK       0x0</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK       0x1</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK       0x2</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* SW: System clock switch */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK        0x0</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK        0x1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK        0x2</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* --- RCC_CIR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Clock security system interrupt clear bit */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* OSC ready interrupt clear bits */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYC            (1 &lt;&lt; 22) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL2RDYC            (1 &lt;&lt; 21) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC             (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC             (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC             (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC             (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC             (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* OSC ready interrupt enable bits */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYIE           (1 &lt;&lt; 14) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL2RDYIE           (1 &lt;&lt; 13) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE            (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE            (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE            (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE            (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE            (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* Clock security system interrupt flag bit */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* OSC ready interrupt flag bits */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYF            (1 &lt;&lt; 6) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define RCC_CIR_PLL2RDYF            (1 &lt;&lt; 5) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF             (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF             (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF             (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF             (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF             (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* --- RCC_APB2RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC3RST            (1 &lt;&lt; 15) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST          (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST            (1 &lt;&lt; 13) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST            (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST            (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC2RST            (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST            (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST            (1 &lt;&lt; 8)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST            (1 &lt;&lt; 7)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST            (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST            (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST            (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* --- RCC_APB1RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST         (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST         (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST         (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2RST            (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST            (1 &lt;&lt; 25) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST         (1 &lt;&lt; 25) </span><span class="comment">/* (XX) Alias for</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">                                 CAN1RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST         (1 &lt;&lt; 23) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST            (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST            (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST           (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST           (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST          (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST          (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST            (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST            (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST            (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST            (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST            (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST            (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* --- RCC_AHBENR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define RCC_AHBENR_ETHMACENRX           (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define RCC_AHBENR_ETHMACENTX           (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define RCC_AHBENR_ETHMACEN         (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define RCC_AHBENR_OTGFSEN          (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SDIOEN           (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN           (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN            (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN           (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* --- RCC_APB2ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN          (1 &lt;&lt; 15) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN            (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN          (1 &lt;&lt; 13) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN          (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN          (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN          (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN          (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN          (1 &lt;&lt; 8)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN          (1 &lt;&lt; 7)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN          (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN          (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* --- RCC_APB1ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN           (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN           (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN           (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN2EN          (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN          (1 &lt;&lt; 25) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN           (1 &lt;&lt; 25) </span><span class="comment">/* (XX) Alias for</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">                                 CAN1EN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN           (1 &lt;&lt; 23) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN          (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN          (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN         (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN         (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN            (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN            (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN          (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN          (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN          (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN          (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN          (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN          (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* --- RCC_BDCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST              (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN              (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* RCC_BDCR[9:8]: RTCSEL */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP             (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY             (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON              (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* --- RCC_CSR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF            (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF            (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF            (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF             (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF             (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF             (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY              (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION               (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* --- RCC_AHBRSTR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ETHMACRST           (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_OTGFSRST            (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* --- RCC_CFGR2 values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* I2S3SRC: I2S3 clock source */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S3SRC_SYSCLK        0x0</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK      0x1</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* I2S2SRC: I2S2 clock source */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S2SRC_SYSCLK        0x0</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK      0x1</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* PREDIV1SRC: PREDIV1 entry clock source */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV1SRC_HSE_CLK        0x0</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK       0x1</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV1           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* PLL3MUL: PLL3 multiplication factor */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8     0x6</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9     0x7</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10    0x8</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11    0x9</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12    0xa</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13    0xb</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14    0xc</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16    0xe</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20    0xf</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* PLL2MUL: PLL2 multiplication factor */</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8     0x6</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9     0x7</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10    0x8</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11    0x9</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12    0xa</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13    0xb</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14    0xc</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16    0xe</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20    0xf</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* PREDIV: PREDIV division factor */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_NODIV          0x0</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2           0x1</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3           0x2</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4           0x3</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5           0x4</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6           0x5</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7           0x6</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8           0x7</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9           0x8</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10          0x9</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11          0xa</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12          0xb</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13          0xc</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14          0xd</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15          0xe</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16          0xf</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* PREDIV2: PREDIV2 division factor */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_NODIV         0x0</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV2          0x1</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV3          0x2</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV4          0x3</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV5          0x4</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV6          0x5</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV7          0x6</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV8          0x7</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV9          0x8</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV10         0x9</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV11         0xa</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV12         0xb</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV13         0xc</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV14         0xd</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV15         0xe</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV16         0xf</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__STM32F1xx__rcc__defines_ga71455852cfe7420e0c33a63e0e09c4e5.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__STM32F1xx__rcc__defines_gae9ac2772ba7880c2a2941d8a7150c477.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="structPLL.html">PLL</a>, PLL2, PLL3, HSE, HSI, LSE, LSI</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;} osc_t;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;BEGIN_DECLS</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga28f0f55bda111ca5bbe9f0381ff6ef1b.html#ga28f0f55bda111ca5bbe9f0381ff6ef1b">rcc_osc_ready_int_clear</a>(osc_t osc);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga6507734e493649ea262e10a511581d67.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a>(osc_t osc);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga7f7d1d31caae583cd72443e35885902b.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a>(osc_t osc);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines_ga01c3b6e7aee2cee13506e3f555539008.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a>(osc_t osc);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_gab1b45443e00d0774628de632257ba9f4.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines_ga0d3d34d807e0934127960914833a1b4d.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(osc_t osc);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(osc_t osc);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(osc_t osc);</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_gaddb943f9f25dc2df52890c90d468f373.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga2297cce07d5113023bf8eff03fc62c66.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keywordtype">void</span> rcc_set_mco(uint32_t mcosrc);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga3bccfeb2f4364e18997cbd88e2476270.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a>(osc_t osc);</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga5fbe4bc4ca1447fff06e4490f655367e.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a>(osc_t osc);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gaaf3dd53c1ced02082fce0076976547a8.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t en);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gaf9fddc20e14204db6d4a4a54132d191b.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t en);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga3779f1460275e6788f706c61d7f77205.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t reset);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gabb1b312c6db8db25447460742dcdb566.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t clear_reset);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338.html#ga0ce4f6c68587faf17a38d98fdcdab338">rcc_set_sysclk_source</a>(uint32_t clk);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(uint32_t mul);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga648726dbed9b010d181306103c9eb51c.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a>(uint32_t mul);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga548fdeeacbf0c2199b0851a8c71ff872.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a>(uint32_t mul);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gae307406af5f22597be382a3eecc7b54b.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(uint32_t pllxtpre);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(uint32_t adcpre);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gac40c9478480f3a44c381c15482a563cd.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(uint32_t ppre2);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t ppre1);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t hpre);</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gad434015520b42043657d7478f8308c37.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(uint32_t usbpre);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span> rcc_set_prediv1(uint32_t prediv);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">void</span> rcc_set_prediv2(uint32_t prediv);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">void</span> rcc_set_prediv1_source(uint32_t rccsrc);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;uint32_t <a class="code" href="group__rcc__defines_ga229c85444fc847f9102dedab40c9165f.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;END_DECLS</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__rcc__defines_ga01c3b6e7aee2cee13506e3f555539008_html_ga01c3b6e7aee2cee13506e3f555539008"><div class="ttname"><a href="group__rcc__defines_ga01c3b6e7aee2cee13506e3f555539008.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a></div><div class="ttdeci">int rcc_osc_ready_int_flag(enum rcc_osc osc)</div><div class="ttdoc">RCC Read the Oscillator Ready Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> rcc.c:146</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_html_ga7de5e411afdd8f22d01d91613acfc844"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_8mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.</div><div class="ttdef"><b>Definition:</b> rcc.c:966</div></div>
<div class="ttc" id="agroup__rcc__defines_gaddb943f9f25dc2df52890c90d468f373_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__defines_gaddb943f9f25dc2df52890c90d468f373.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdoc">RCC Enable the Clock Security System.</div><div class="ttdef"><b>Definition:</b> rcc.c:297</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga648726dbed9b010d181306103c9eb51c_html_ga648726dbed9b010d181306103c9eb51c"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga648726dbed9b010d181306103c9eb51c.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll2_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL2 Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:547</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_html_gaaf1b9174131b00a7014c0328a53a65a1"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a></div><div class="ttdeci">void rcc_set_ppre1(uint32_t ppre1)</div><div class="ttdoc">RCC Set the APB1 Prescale Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:647</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gabb1b312c6db8db25447460742dcdb566_html_gabb1b312c6db8db25447460742dcdb566"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gabb1b312c6db8db25447460742dcdb566.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a></div><div class="ttdeci">void rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset)</div><div class="ttdoc">RCC Remove Reset on Peripherals.</div><div class="ttdef"><b>Definition:</b> rcc.c:502</div></div>
<div class="ttc" id="agroup__rcc__defines_ga0d3d34d807e0934127960914833a1b4d_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__defines_ga0d3d34d807e0934127960914833a1b4d.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdoc">RCC Read the Clock Security System Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> rcc.c:187</div></div>
<div class="ttc" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn on an Oscillator.</div><div class="ttdef"><b>Definition:</b> rcc.c:234</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gae9ac2772ba7880c2a2941d8a7150c477_html_gae9ac2772ba7880c2a2941d8a7150c477"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gae9ac2772ba7880c2a2941d8a7150c477.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a></div><div class="ttdeci">uint32_t rcc_ppre2_frequency</div><div class="ttdef"><b>Definition:</b> rcc.c:59</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_html_ga2a1d0a3e6272c2268ed5b560fb37262c"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_8mhz_out_24mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.</div><div class="ttdef"><b>Definition:</b> rcc.c:903</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_html_gae6012c8bf33f8cfa406a37ef88e9a47b"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_12mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSE at 12MHz.</div><div class="ttdef"><b>Definition:</b> rcc.c:1029</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584_html_gaa02e63deae78644c393004fb900fe584"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gaa02e63deae78644c393004fb900fe584.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a></div><div class="ttdeci">void rcc_backupdomain_reset(void)</div><div class="ttdoc">RCC Reset the backup domain.</div><div class="ttdef"><b>Definition:</b> rcc.c:1213</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_html_gae75d09f5953c113b10c266937e0d36a7"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gae75d09f5953c113b10c266937e0d36a7.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_64mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 64MHz from HSI.</div><div class="ttdef"><b>Definition:</b> rcc.c:746</div></div>
<div class="ttc" id="agroup__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338_html_ga0ce4f6c68587faf17a38d98fdcdab338"><div class="ttname"><a href="group__rcc__defines_ga0ce4f6c68587faf17a38d98fdcdab338.html#ga0ce4f6c68587faf17a38d98fdcdab338">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(enum rcc_osc clk)</div><div class="ttdoc">RCC Set the Source for the System Clock.</div><div class="ttdef"><b>Definition:</b> rcc.c:376</div></div>
<div class="ttc" id="agroup__rcc__defines_ga7f7d1d31caae583cd72443e35885902b_html_ga7f7d1d31caae583cd72443e35885902b"><div class="ttname"><a href="group__rcc__defines_ga7f7d1d31caae583cd72443e35885902b.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a></div><div class="ttdeci">void rcc_osc_ready_int_disable(enum rcc_osc osc)</div><div class="ttdoc">RCC Disable the Oscillator Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> rcc.c:115</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gae307406af5f22597be382a3eecc7b54b_html_gae307406af5f22597be382a3eecc7b54b"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gae307406af5f22597be382a3eecc7b54b.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a></div><div class="ttdeci">void rcc_set_pllxtpre(uint32_t pllxtpre)</div><div class="ttdoc">RCC Set the HSE Frequency Divider used as PLL Clock Source.</div><div class="ttdef"><b>Definition:</b> rcc.c:598</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_html_ga190cb3bbb95d687334d00e15bfab5b56"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a></div><div class="ttdeci">void rcc_set_adcpre(uint32_t adcpre)</div><div class="ttdoc">ADC Setup the A/D Clock.</div><div class="ttdef"><b>Definition:</b> rcc.c:615</div></div>
<div class="ttc" id="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn off an Oscillator.</div><div class="ttdef"><b>Definition:</b> rcc.c:269</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_html_gaec148e144431957a5a0dff4d3ce581b1"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_16mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSE at 16MHz.</div><div class="ttdef"><b>Definition:</b> rcc.c:1092</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_html_gae61f5759a5cbcd628e873e951ade7f1b"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_25mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.</div><div class="ttdef"><b>Definition:</b> rcc.c:1155</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga3779f1460275e6788f706c61d7f77205_html_ga3779f1460275e6788f706c61d7f77205"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga3779f1460275e6788f706c61d7f77205.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a></div><div class="ttdeci">void rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset)</div><div class="ttdoc">RCC Reset Peripherals.</div><div class="ttdef"><b>Definition:</b> rcc.c:481</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gaaf3dd53c1ced02082fce0076976547a8_html_gaaf3dd53c1ced02082fce0076976547a8"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gaaf3dd53c1ced02082fce0076976547a8.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a></div><div class="ttdeci">void rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en)</div><div class="ttdoc">RCC Enable Peripheral Clocks.</div><div class="ttdef"><b>Definition:</b> rcc.c:438</div></div>
<div class="ttc" id="agroup__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_html_ga93f0715a42904d8c70bc7d1c862cf89f"><div class="ttname"><a href="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:404</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdoc">RCC Set the PLL Clock Source.</div><div class="ttdef"><b>Definition:</b> rcc.c:581</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga548fdeeacbf0c2199b0851a8c71ff872_html_ga548fdeeacbf0c2199b0851a8c71ff872"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga548fdeeacbf0c2199b0851a8c71ff872.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll3_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL3 Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:564</div></div>
<div class="ttc" id="agroup__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_html_gadd6354a9a1404b23b5baa00b51b03cc2"><div class="ttname"><a href="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_48mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 48MHz from HSI.</div><div class="ttdef"><b>Definition:</b> rcc.c:579</div></div>
<div class="ttc" id="agroup__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_html_ga63c14a3f3ed2799c6ad21564f97d0e99"><div class="ttname"><a href="group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_24mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSI.</div><div class="ttdef"><b>Definition:</b> rcc.c:507</div></div>
<div class="ttc" id="agroup__rcc__defines_ga5fbe4bc4ca1447fff06e4490f655367e_html_ga5fbe4bc4ca1447fff06e4490f655367e"><div class="ttname"><a href="group__rcc__defines_ga5fbe4bc4ca1447fff06e4490f655367e.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a></div><div class="ttdeci">void rcc_osc_bypass_disable(enum rcc_osc osc)</div><div class="ttdoc">RCC Disable Bypass.</div><div class="ttdef"><b>Definition:</b> rcc.c:351</div></div>
<div class="ttc" id="agroup__rcc__defines_ga229c85444fc847f9102dedab40c9165f_html_ga229c85444fc847f9102dedab40c9165f"><div class="ttname"><a href="group__rcc__defines_ga229c85444fc847f9102dedab40c9165f.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a></div><div class="ttdeci">enum rcc_osc rcc_system_clock_source(void)</div><div class="ttdoc">RCC Get the System Clock Source.</div><div class="ttdef"><b>Definition:</b> rcc.c:452</div></div>
<div class="ttc" id="agroup__rcc__defines_ga3bccfeb2f4364e18997cbd88e2476270_html_ga3bccfeb2f4364e18997cbd88e2476270"><div class="ttname"><a href="group__rcc__defines_ga3bccfeb2f4364e18997cbd88e2476270.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a></div><div class="ttdeci">void rcc_osc_bypass_enable(enum rcc_osc osc)</div><div class="ttdoc">RCC Enable Bypass.</div><div class="ttdef"><b>Definition:</b> rcc.c:322</div></div>
<div class="ttc" id="agroup__rcc__defines_gab1b45443e00d0774628de632257ba9f4_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__defines_gab1b45443e00d0774628de632257ba9f4.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdoc">RCC Clear the Clock Security System Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> rcc.c:176</div></div>
<div class="ttc" id="agroup__rcc__defines_ga6507734e493649ea262e10a511581d67_html_ga6507734e493649ea262e10a511581d67"><div class="ttname"><a href="group__rcc__defines_ga6507734e493649ea262e10a511581d67.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a></div><div class="ttdeci">void rcc_osc_ready_int_enable(enum rcc_osc osc)</div><div class="ttdoc">RCC Enable the Oscillator Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> rcc.c:85</div></div>
<div class="ttc" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdoc">RCC Set the AHB Prescale Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:429</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_ga71455852cfe7420e0c33a63e0e09c4e5_html_ga71455852cfe7420e0c33a63e0e09c4e5"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_ga71455852cfe7420e0c33a63e0e09c4e5.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a></div><div class="ttdeci">uint32_t rcc_ppre1_frequency</div><div class="ttdef"><b>Definition:</b> rcc.c:57</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gaf9fddc20e14204db6d4a4a54132d191b_html_gaf9fddc20e14204db6d4a4a54132d191b"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gaf9fddc20e14204db6d4a4a54132d191b.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a></div><div class="ttdeci">void rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en)</div><div class="ttdoc">RCC Disable Peripheral Clocks.</div><div class="ttdef"><b>Definition:</b> rcc.c:460</div></div>
<div class="ttc" id="agroup__rcc__defines_ga28f0f55bda111ca5bbe9f0381ff6ef1b_html_ga28f0f55bda111ca5bbe9f0381ff6ef1b"><div class="ttname"><a href="group__rcc__defines_ga28f0f55bda111ca5bbe9f0381ff6ef1b.html#ga28f0f55bda111ca5bbe9f0381ff6ef1b">rcc_osc_ready_int_clear</a></div><div class="ttdeci">BEGIN_DECLS void rcc_osc_ready_int_clear(enum rcc_osc osc)</div><div class="ttdoc">RCC Clear the Oscillator Ready Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> rcc.c:55</div></div>
<div class="ttc" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_html_ga1dfd0e0ba16285ce16e782e07af2cafa"><div class="ttname"><a href="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a></div><div class="ttdeci">void rcc_wait_for_osc_ready(enum rcc_osc osc)</div><div class="ttdoc">RCC Wait for Oscillator Ready.</div><div class="ttdef"><b>Definition:</b> rcc.c:198</div></div>
<div class="ttc" id="astructPLL_html"><div class="ttname"><a href="structPLL.html">PLL</a></div><div class="ttdef"><b>Definition:</b> lpc214x.h:89</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gac40c9478480f3a44c381c15482a563cd_html_gac40c9478480f3a44c381c15482a563cd"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gac40c9478480f3a44c381c15482a563cd.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a></div><div class="ttdeci">void rcc_set_ppre2(uint32_t ppre2)</div><div class="ttdoc">RCC Set the APB2 Prescale Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:630</div></div>
<div class="ttc" id="agroup__STM32F1xx__rcc__defines_gad434015520b42043657d7478f8308c37_html_gad434015520b42043657d7478f8308c37"><div class="ttname"><a href="group__STM32F1xx__rcc__defines_gad434015520b42043657d7478f8308c37.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a></div><div class="ttdeci">void rcc_set_usbpre(uint32_t usbpre)</div><div class="ttdoc">RCC Set the USB Prescale Factor.</div><div class="ttdef"><b>Definition:</b> rcc.c:682</div></div>
<div class="ttc" id="agroup__rcc__defines_ga2297cce07d5113023bf8eff03fc62c66_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__defines_ga2297cce07d5113023bf8eff03fc62c66.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdoc">RCC Disable the Clock Security System.</div><div class="ttdef"><b>Definition:</b> rcc.c:306</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
