module mips(clk, rst);
  input   clk;
  input   rst;
  
  // wires
  wire [31:0] pcout;
  
  wire [1:0] npcop;
  wire zero;
  wire [31:0] nextpc;
  wire [31:0] pc_4;
  
  wire [1:0] gprsel;
  wire [4:0] m1out;
  
  wire [1:0] wdsel;
  wire [31:0] aluo, dmout, m2out;
  
  wire bsel;
  wire [31:0] bo, imm32, m3out;
  
  wire gprwr;
  wire [31:0] busa, busb;
  
  wire dmwr;
  
  wire [1:0] extop;
  wire [31:0] extout;
  
  wire [2:0] aluop;
  wire overflow;
  
  wire [5:0] opcode, funct;
  
  wire pcwr, irwr;
  wire [31:0] irin, irout;
  wire [31:0] arout, brout, aluoutout, drout;
  wire islb,issb;
  /*
  module pc(clk, pcwr, pcin, pcout); /////////
  module npc(pcin, rd1, npc_sel, zero, imm, nextpc, pc_4, rst);
  module im_1k( addr, dout ) ;
  module ir(irwr, irin, irout, clk);////////////////
  module m1(gprsel, rt, rd, m1out);
  module m2(wdsel, aluo, dmout, pc_4, m2out);
  module m3(bsel, bo, imm32, m3out);
  module gpr(clk, reset, regwrite,m1out, m2out, rs, rt, busa, busb);
  module ar(clk, arin, arout);//////////////////////
  module br(clk, brin, brout);/////////////////////
  module dm_1k( addr, din, we, clk, dout ) ;
  module dr(clk, drin, drout);/////////////////
  module ext(imm16, extop, out);
  module alu(A, B, aluctr, zero, overflow, out);
  module aluout(clk, aluoutin, aluoutout);/////////////////
  module controller(clk, opcode, funct, aluop, gprsel, gprwr, extop, dmwr,
                   wdsel, npcop, bsel, overflow, rst, pcwr, irwr, zero);      //////////////////*/
  // modules
  pc pc_21071003(clk, pcwr, nextpc, pcout);
  
  // busa or arout?????
  npc npc_21071003(pcout, busa, npcop, zero, irout[25:0], nextpc, pc_4, rst);
  
  im_1k im_1k_21071003(pcout[9:0], irin);
  
  ir ir_21071003(irwr, irin, irout, clk);
  
  m1 m1_21071003(gprsel, irout[20:16], irout[15:11], m1out);
  
  m2 m2_21071003(wdsel, aluoutout, drout, pc_4, m2out);
  
  m3 m3_21071003(bsel, brout, extout, m3out);
  
  gpr gpr_21071003(clk, rst, gprwr, m1out, m2out, irout[25:21], irout[20:16], busa, busb);
  
  ar ar_21071003(clk, busa, arout);
  
  br br_21071003(clk, busb, brout);
  
  dm_1k dm_1k_21071003(aluoutout[9:0], brout, dmwr, clk, dmout);
  
  dr dr_21071003(clk, dmout, drout);
  
  ext ext_21071003(irout[15:0], extop, extout);
  
  alu alu_21071003(arout, m3out, aluop, zero, overflow, aluo);
  
  aluout aluout_21071003(clk, aluo, aluoutout);
  
  // overflowout or overflow??? zero or zeroout???
  controller c_21071003(clk, irout[31:26], irout[5:0], aluop, gprsel, gprwr, extop, dmwr,
                        wdsel, npcop, bsel, overflow, rst, pcwr, irwr, zero, islb, issb);  

endmodule