
EX_Three_Phase_Inverter_H743IIT6_Hollies.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf78  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c78  0800d218  0800d218  0000e218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ee90  0800ee90  0000fe90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ee98  0800ee98  0000fe98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ee9c  0800ee9c  0000fe9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000200  24000000  0800eea0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005190  24000200  0800f0a0  00010200  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005390  0800f0a0  00010390  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025786  00000000  00000000  0001022e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f7c  00000000  00000000  000359b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001cd8  00000000  00000000  0003a930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000161f  00000000  00000000  0003c608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c01f  00000000  00000000  0003dc27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00025cd4  00000000  00000000  00079c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016ee9d  00000000  00000000  0009f91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000086  00000000  00000000  0020e7b7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000087a0  00000000  00000000  0020e840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000076  00000000  00000000  00216fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000200 	.word	0x24000200
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d200 	.word	0x0800d200

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000204 	.word	0x24000204
 80002dc:	0800d200 	.word	0x0800d200

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_frsub>:
 8000390:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__addsf3>
 8000396:	bf00      	nop

08000398 <__aeabi_fsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800039c <__addsf3>:
 800039c:	0042      	lsls	r2, r0, #1
 800039e:	bf1f      	itttt	ne
 80003a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a4:	ea92 0f03 	teqne	r2, r3
 80003a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003b0:	d06a      	beq.n	8000488 <__addsf3+0xec>
 80003b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003ba:	bfc1      	itttt	gt
 80003bc:	18d2      	addgt	r2, r2, r3
 80003be:	4041      	eorgt	r1, r0
 80003c0:	4048      	eorgt	r0, r1
 80003c2:	4041      	eorgt	r1, r0
 80003c4:	bfb8      	it	lt
 80003c6:	425b      	neglt	r3, r3
 80003c8:	2b19      	cmp	r3, #25
 80003ca:	bf88      	it	hi
 80003cc:	4770      	bxhi	lr
 80003ce:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80003d2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003d6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80003da:	bf18      	it	ne
 80003dc:	4240      	negne	r0, r0
 80003de:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80003e6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80003ea:	bf18      	it	ne
 80003ec:	4249      	negne	r1, r1
 80003ee:	ea92 0f03 	teq	r2, r3
 80003f2:	d03f      	beq.n	8000474 <__addsf3+0xd8>
 80003f4:	f1a2 0201 	sub.w	r2, r2, #1
 80003f8:	fa41 fc03 	asr.w	ip, r1, r3
 80003fc:	eb10 000c 	adds.w	r0, r0, ip
 8000400:	f1c3 0320 	rsb	r3, r3, #32
 8000404:	fa01 f103 	lsl.w	r1, r1, r3
 8000408:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800040c:	d502      	bpl.n	8000414 <__addsf3+0x78>
 800040e:	4249      	negs	r1, r1
 8000410:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000414:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000418:	d313      	bcc.n	8000442 <__addsf3+0xa6>
 800041a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800041e:	d306      	bcc.n	800042e <__addsf3+0x92>
 8000420:	0840      	lsrs	r0, r0, #1
 8000422:	ea4f 0131 	mov.w	r1, r1, rrx
 8000426:	f102 0201 	add.w	r2, r2, #1
 800042a:	2afe      	cmp	r2, #254	@ 0xfe
 800042c:	d251      	bcs.n	80004d2 <__addsf3+0x136>
 800042e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000432:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000436:	bf08      	it	eq
 8000438:	f020 0001 	biceq.w	r0, r0, #1
 800043c:	ea40 0003 	orr.w	r0, r0, r3
 8000440:	4770      	bx	lr
 8000442:	0049      	lsls	r1, r1, #1
 8000444:	eb40 0000 	adc.w	r0, r0, r0
 8000448:	3a01      	subs	r2, #1
 800044a:	bf28      	it	cs
 800044c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000450:	d2ed      	bcs.n	800042e <__addsf3+0x92>
 8000452:	fab0 fc80 	clz	ip, r0
 8000456:	f1ac 0c08 	sub.w	ip, ip, #8
 800045a:	ebb2 020c 	subs.w	r2, r2, ip
 800045e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000462:	bfaa      	itet	ge
 8000464:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000468:	4252      	neglt	r2, r2
 800046a:	4318      	orrge	r0, r3
 800046c:	bfbc      	itt	lt
 800046e:	40d0      	lsrlt	r0, r2
 8000470:	4318      	orrlt	r0, r3
 8000472:	4770      	bx	lr
 8000474:	f092 0f00 	teq	r2, #0
 8000478:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800047c:	bf06      	itte	eq
 800047e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000482:	3201      	addeq	r2, #1
 8000484:	3b01      	subne	r3, #1
 8000486:	e7b5      	b.n	80003f4 <__addsf3+0x58>
 8000488:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800048c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000490:	bf18      	it	ne
 8000492:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000496:	d021      	beq.n	80004dc <__addsf3+0x140>
 8000498:	ea92 0f03 	teq	r2, r3
 800049c:	d004      	beq.n	80004a8 <__addsf3+0x10c>
 800049e:	f092 0f00 	teq	r2, #0
 80004a2:	bf08      	it	eq
 80004a4:	4608      	moveq	r0, r1
 80004a6:	4770      	bx	lr
 80004a8:	ea90 0f01 	teq	r0, r1
 80004ac:	bf1c      	itt	ne
 80004ae:	2000      	movne	r0, #0
 80004b0:	4770      	bxne	lr
 80004b2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80004b6:	d104      	bne.n	80004c2 <__addsf3+0x126>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	bf28      	it	cs
 80004bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80004c6:	bf3c      	itt	cc
 80004c8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80004cc:	4770      	bxcc	lr
 80004ce:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80004d2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80004d6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004da:	4770      	bx	lr
 80004dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004e0:	bf16      	itet	ne
 80004e2:	4608      	movne	r0, r1
 80004e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e8:	4601      	movne	r1, r0
 80004ea:	0242      	lsls	r2, r0, #9
 80004ec:	bf06      	itte	eq
 80004ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004f2:	ea90 0f01 	teqeq	r0, r1
 80004f6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80004fa:	4770      	bx	lr

080004fc <__aeabi_ui2f>:
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	e004      	b.n	800050c <__aeabi_i2f+0x8>
 8000502:	bf00      	nop

08000504 <__aeabi_i2f>:
 8000504:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000508:	bf48      	it	mi
 800050a:	4240      	negmi	r0, r0
 800050c:	ea5f 0c00 	movs.w	ip, r0
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000518:	4601      	mov	r1, r0
 800051a:	f04f 0000 	mov.w	r0, #0
 800051e:	e01c      	b.n	800055a <__aeabi_l2f+0x2a>

08000520 <__aeabi_ul2f>:
 8000520:	ea50 0201 	orrs.w	r2, r0, r1
 8000524:	bf08      	it	eq
 8000526:	4770      	bxeq	lr
 8000528:	f04f 0300 	mov.w	r3, #0
 800052c:	e00a      	b.n	8000544 <__aeabi_l2f+0x14>
 800052e:	bf00      	nop

08000530 <__aeabi_l2f>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800053c:	d502      	bpl.n	8000544 <__aeabi_l2f+0x14>
 800053e:	4240      	negs	r0, r0
 8000540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000544:	ea5f 0c01 	movs.w	ip, r1
 8000548:	bf02      	ittt	eq
 800054a:	4684      	moveq	ip, r0
 800054c:	4601      	moveq	r1, r0
 800054e:	2000      	moveq	r0, #0
 8000550:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000554:	bf08      	it	eq
 8000556:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800055a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800055e:	fabc f28c 	clz	r2, ip
 8000562:	3a08      	subs	r2, #8
 8000564:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000568:	db10      	blt.n	800058c <__aeabi_l2f+0x5c>
 800056a:	fa01 fc02 	lsl.w	ip, r1, r2
 800056e:	4463      	add	r3, ip
 8000570:	fa00 fc02 	lsl.w	ip, r0, r2
 8000574:	f1c2 0220 	rsb	r2, r2, #32
 8000578:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	eb43 0002 	adc.w	r0, r3, r2
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f102 0220 	add.w	r2, r2, #32
 8000590:	fa01 fc02 	lsl.w	ip, r1, r2
 8000594:	f1c2 0220 	rsb	r2, r2, #32
 8000598:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800059c:	fa21 f202 	lsr.w	r2, r1, r2
 80005a0:	eb43 0002 	adc.w	r0, r3, r2
 80005a4:	bf08      	it	eq
 80005a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005aa:	4770      	bx	lr

080005ac <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  OLED_Init();
 80005b0:	f009 ffe8 	bl	800a584 <OLED_Init>
  ad7606_Init();
 80005b4:	f009 fba0 	bl	8009cf8 <ad7606_Init>
  INA228_config(INA228_0);
 80005b8:	4b11      	ldr	r3, [pc, #68]	@ (8000600 <MX_FREERTOS_Init+0x54>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4618      	mov	r0, r3
 80005be:	f009 fcb0 	bl	8009f22 <INA228_config>
  ad7606_Start(&htim2, TIM_CHANNEL_1);
 80005c2:	2100      	movs	r1, #0
 80005c4:	480f      	ldr	r0, [pc, #60]	@ (8000604 <MX_FREERTOS_Init+0x58>)
 80005c6:	f009 fbd1 	bl	8009d6c <ad7606_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of stateLED */
  stateLEDHandle = osThreadNew(StartStateLED, NULL, &stateLED_attributes);
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MX_FREERTOS_Init+0x5c>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	480f      	ldr	r0, [pc, #60]	@ (800060c <MX_FREERTOS_Init+0x60>)
 80005d0:	f006 fe24 	bl	800721c <osThreadNew>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000610 <MX_FREERTOS_Init+0x64>)
 80005d8:	6013      	str	r3, [r2, #0]

  /* creation of oledShow */
  oledShowHandle = osThreadNew(StartOledShow, NULL, &oledShow_attributes);
 80005da:	4a0e      	ldr	r2, [pc, #56]	@ (8000614 <MX_FREERTOS_Init+0x68>)
 80005dc:	2100      	movs	r1, #0
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_FREERTOS_Init+0x6c>)
 80005e0:	f006 fe1c 	bl	800721c <osThreadNew>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a0d      	ldr	r2, [pc, #52]	@ (800061c <MX_FREERTOS_Init+0x70>)
 80005e8:	6013      	str	r3, [r2, #0]

  /* creation of dcSamp */
  dcSampHandle = osThreadNew(StartDcSamp, NULL, &dcSamp_attributes);
 80005ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000620 <MX_FREERTOS_Init+0x74>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	480d      	ldr	r0, [pc, #52]	@ (8000624 <MX_FREERTOS_Init+0x78>)
 80005f0:	f006 fe14 	bl	800721c <osThreadNew>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4a0c      	ldr	r2, [pc, #48]	@ (8000628 <MX_FREERTOS_Init+0x7c>)
 80005f8:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	0800eb1c 	.word	0x0800eb1c
 8000604:	240003fc 	.word	0x240003fc
 8000608:	0800d2a0 	.word	0x0800d2a0
 800060c:	0800062d 	.word	0x0800062d
 8000610:	2400023c 	.word	0x2400023c
 8000614:	0800d2c4 	.word	0x0800d2c4
 8000618:	08000689 	.word	0x08000689
 800061c:	24000240 	.word	0x24000240
 8000620:	0800d2e8 	.word	0x0800d2e8
 8000624:	080007e1 	.word	0x080007e1
 8000628:	24000244 	.word	0x24000244

0800062c <StartStateLED>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartStateLED */
void StartStateLED(void *argument)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStateLED */
  /* Infinite loop */
  for (;;)
  {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	2102      	movs	r1, #2
 8000638:	4812      	ldr	r0, [pc, #72]	@ (8000684 <StartStateLED+0x58>)
 800063a:	f001 fbf7 	bl	8001e2c <HAL_GPIO_WritePin>
    osDelay(1000);
 800063e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000642:	f006 fe7d 	bl	8007340 <osDelay>
    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000646:	2101      	movs	r1, #1
 8000648:	480e      	ldr	r0, [pc, #56]	@ (8000684 <StartStateLED+0x58>)
 800064a:	f001 fc08 	bl	8001e5e <HAL_GPIO_TogglePin>
    osDelay(100);
 800064e:	2064      	movs	r0, #100	@ 0x64
 8000650:	f006 fe76 	bl	8007340 <osDelay>
    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000654:	2101      	movs	r1, #1
 8000656:	480b      	ldr	r0, [pc, #44]	@ (8000684 <StartStateLED+0x58>)
 8000658:	f001 fc01 	bl	8001e5e <HAL_GPIO_TogglePin>
    osDelay(200);
 800065c:	20c8      	movs	r0, #200	@ 0xc8
 800065e:	f006 fe6f 	bl	8007340 <osDelay>
    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000662:	2101      	movs	r1, #1
 8000664:	4807      	ldr	r0, [pc, #28]	@ (8000684 <StartStateLED+0x58>)
 8000666:	f001 fbfa 	bl	8001e5e <HAL_GPIO_TogglePin>
    osDelay(100);
 800066a:	2064      	movs	r0, #100	@ 0x64
 800066c:	f006 fe68 	bl	8007340 <osDelay>
    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000670:	2101      	movs	r1, #1
 8000672:	4804      	ldr	r0, [pc, #16]	@ (8000684 <StartStateLED+0x58>)
 8000674:	f001 fbf3 	bl	8001e5e <HAL_GPIO_TogglePin>
    osDelay(200);
 8000678:	20c8      	movs	r0, #200	@ 0xc8
 800067a:	f006 fe61 	bl	8007340 <osDelay>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 800067e:	bf00      	nop
 8000680:	e7d8      	b.n	8000634 <StartStateLED+0x8>
 8000682:	bf00      	nop
 8000684:	58022000 	.word	0x58022000

08000688 <StartOledShow>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartOledShow */
void StartOledShow(void *argument)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOledShow */

  /* Infinite loop */
  for (;;)
  {
    sprintf((char *)text, "0: %.3f", adcValue[0]);
 8000690:	4b47      	ldr	r3, [pc, #284]	@ (80007b0 <StartOledShow+0x128>)
 8000692:	edd3 7a00 	vldr	s15, [r3]
 8000696:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800069a:	ec53 2b17 	vmov	r2, r3, d7
 800069e:	4945      	ldr	r1, [pc, #276]	@ (80007b4 <StartOledShow+0x12c>)
 80006a0:	4845      	ldr	r0, [pc, #276]	@ (80007b8 <StartOledShow+0x130>)
 80006a2:	f00a fcef 	bl	800b084 <siprintf>
    OLED_ShowString(0, 0, text, 12);
 80006a6:	230c      	movs	r3, #12
 80006a8:	4a43      	ldr	r2, [pc, #268]	@ (80007b8 <StartOledShow+0x130>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	2000      	movs	r0, #0
 80006ae:	f009 ff35 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "1: %.3f", adcValue[1]);
 80006b2:	4b3f      	ldr	r3, [pc, #252]	@ (80007b0 <StartOledShow+0x128>)
 80006b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80006b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006bc:	ec53 2b17 	vmov	r2, r3, d7
 80006c0:	493e      	ldr	r1, [pc, #248]	@ (80007bc <StartOledShow+0x134>)
 80006c2:	483d      	ldr	r0, [pc, #244]	@ (80007b8 <StartOledShow+0x130>)
 80006c4:	f00a fcde 	bl	800b084 <siprintf>
    OLED_ShowString(64, 0, text, 12);
 80006c8:	230c      	movs	r3, #12
 80006ca:	4a3b      	ldr	r2, [pc, #236]	@ (80007b8 <StartOledShow+0x130>)
 80006cc:	2100      	movs	r1, #0
 80006ce:	2040      	movs	r0, #64	@ 0x40
 80006d0:	f009 ff24 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "2: %.3f", adcValue[2]);
 80006d4:	4b36      	ldr	r3, [pc, #216]	@ (80007b0 <StartOledShow+0x128>)
 80006d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80006da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006de:	ec53 2b17 	vmov	r2, r3, d7
 80006e2:	4937      	ldr	r1, [pc, #220]	@ (80007c0 <StartOledShow+0x138>)
 80006e4:	4834      	ldr	r0, [pc, #208]	@ (80007b8 <StartOledShow+0x130>)
 80006e6:	f00a fccd 	bl	800b084 <siprintf>
    OLED_ShowString(0, 12, text, 12);
 80006ea:	230c      	movs	r3, #12
 80006ec:	4a32      	ldr	r2, [pc, #200]	@ (80007b8 <StartOledShow+0x130>)
 80006ee:	210c      	movs	r1, #12
 80006f0:	2000      	movs	r0, #0
 80006f2:	f009 ff13 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "3: %.3f", adcValue[3]);
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <StartOledShow+0x128>)
 80006f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80006fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000700:	ec53 2b17 	vmov	r2, r3, d7
 8000704:	492f      	ldr	r1, [pc, #188]	@ (80007c4 <StartOledShow+0x13c>)
 8000706:	482c      	ldr	r0, [pc, #176]	@ (80007b8 <StartOledShow+0x130>)
 8000708:	f00a fcbc 	bl	800b084 <siprintf>
    OLED_ShowString(64, 12, text, 12);
 800070c:	230c      	movs	r3, #12
 800070e:	4a2a      	ldr	r2, [pc, #168]	@ (80007b8 <StartOledShow+0x130>)
 8000710:	210c      	movs	r1, #12
 8000712:	2040      	movs	r0, #64	@ 0x40
 8000714:	f009 ff02 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "4: %.3f", adcValue[4]);
 8000718:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <StartOledShow+0x128>)
 800071a:	edd3 7a04 	vldr	s15, [r3, #16]
 800071e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000722:	ec53 2b17 	vmov	r2, r3, d7
 8000726:	4928      	ldr	r1, [pc, #160]	@ (80007c8 <StartOledShow+0x140>)
 8000728:	4823      	ldr	r0, [pc, #140]	@ (80007b8 <StartOledShow+0x130>)
 800072a:	f00a fcab 	bl	800b084 <siprintf>
    OLED_ShowString(0, 24, text, 12);
 800072e:	230c      	movs	r3, #12
 8000730:	4a21      	ldr	r2, [pc, #132]	@ (80007b8 <StartOledShow+0x130>)
 8000732:	2118      	movs	r1, #24
 8000734:	2000      	movs	r0, #0
 8000736:	f009 fef1 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "5: %.3f", adcValue[5]);
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <StartOledShow+0x128>)
 800073c:	edd3 7a05 	vldr	s15, [r3, #20]
 8000740:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000744:	ec53 2b17 	vmov	r2, r3, d7
 8000748:	4920      	ldr	r1, [pc, #128]	@ (80007cc <StartOledShow+0x144>)
 800074a:	481b      	ldr	r0, [pc, #108]	@ (80007b8 <StartOledShow+0x130>)
 800074c:	f00a fc9a 	bl	800b084 <siprintf>
    OLED_ShowString(64, 24, text, 12);
 8000750:	230c      	movs	r3, #12
 8000752:	4a19      	ldr	r2, [pc, #100]	@ (80007b8 <StartOledShow+0x130>)
 8000754:	2118      	movs	r1, #24
 8000756:	2040      	movs	r0, #64	@ 0x40
 8000758:	f009 fee0 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "6: %.3f", U);
 800075c:	4b1c      	ldr	r3, [pc, #112]	@ (80007d0 <StartOledShow+0x148>)
 800075e:	edd3 7a00 	vldr	s15, [r3]
 8000762:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000766:	ec53 2b17 	vmov	r2, r3, d7
 800076a:	491a      	ldr	r1, [pc, #104]	@ (80007d4 <StartOledShow+0x14c>)
 800076c:	4812      	ldr	r0, [pc, #72]	@ (80007b8 <StartOledShow+0x130>)
 800076e:	f00a fc89 	bl	800b084 <siprintf>
    OLED_ShowString(0, 36, text, 12);
 8000772:	230c      	movs	r3, #12
 8000774:	4a10      	ldr	r2, [pc, #64]	@ (80007b8 <StartOledShow+0x130>)
 8000776:	2124      	movs	r1, #36	@ 0x24
 8000778:	2000      	movs	r0, #0
 800077a:	f009 fecf 	bl	800a51c <OLED_ShowString>
    sprintf((char *)text, "7: %.3f", I);
 800077e:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <StartOledShow+0x150>)
 8000780:	edd3 7a00 	vldr	s15, [r3]
 8000784:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000788:	ec53 2b17 	vmov	r2, r3, d7
 800078c:	4913      	ldr	r1, [pc, #76]	@ (80007dc <StartOledShow+0x154>)
 800078e:	480a      	ldr	r0, [pc, #40]	@ (80007b8 <StartOledShow+0x130>)
 8000790:	f00a fc78 	bl	800b084 <siprintf>
    OLED_ShowString(64, 36, text, 12);
 8000794:	230c      	movs	r3, #12
 8000796:	4a08      	ldr	r2, [pc, #32]	@ (80007b8 <StartOledShow+0x130>)
 8000798:	2124      	movs	r1, #36	@ 0x24
 800079a:	2040      	movs	r0, #64	@ 0x40
 800079c:	f009 febe 	bl	800a51c <OLED_ShowString>
    // // 获取当前堆栈剩余空间
    // sprintf((char *)text, "stack free: %ld", uxTaskGetStackHighWaterMark(NULL));
    // OLED_ShowString(0, 48, text, 12);
    OLED_Refresh();
 80007a0:	f009 fd4c 	bl	800a23c <OLED_Refresh>
    osDelay(100);
 80007a4:	2064      	movs	r0, #100	@ 0x64
 80007a6:	f006 fdcb 	bl	8007340 <osDelay>
    sprintf((char *)text, "0: %.3f", adcValue[0]);
 80007aa:	bf00      	nop
 80007ac:	e770      	b.n	8000690 <StartOledShow+0x8>
 80007ae:	bf00      	nop
 80007b0:	2400521c 	.word	0x2400521c
 80007b4:	0800d238 	.word	0x0800d238
 80007b8:	2400021c 	.word	0x2400021c
 80007bc:	0800d240 	.word	0x0800d240
 80007c0:	0800d248 	.word	0x0800d248
 80007c4:	0800d250 	.word	0x0800d250
 80007c8:	0800d258 	.word	0x0800d258
 80007cc:	0800d260 	.word	0x0800d260
 80007d0:	2400523c 	.word	0x2400523c
 80007d4:	0800d268 	.word	0x0800d268
 80007d8:	24005240 	.word	0x24005240
 80007dc:	0800d270 	.word	0x0800d270

080007e0 <StartDcSamp>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDcSamp */
void StartDcSamp(void *argument)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDcSamp */
  /* Infinite loop */
  for (;;)
  {
    U = INA228_getVBUS_V(INA228_0);
 80007e8:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <StartDcSamp+0x58>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f009 fc47 	bl	800a080 <INA228_getVBUS_V>
 80007f2:	eef0 7a40 	vmov.f32	s15, s0
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <StartDcSamp+0x5c>)
 80007f8:	edc3 7a00 	vstr	s15, [r3]
    I = INA228_getCURRENT_A(INA228_0);
 80007fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <StartDcSamp+0x58>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4618      	mov	r0, r3
 8000802:	f009 fcc9 	bl	800a198 <INA228_getCURRENT_A>
 8000806:	eef0 7a40 	vmov.f32	s15, s0
 800080a:	4b0d      	ldr	r3, [pc, #52]	@ (8000840 <StartDcSamp+0x60>)
 800080c:	edc3 7a00 	vstr	s15, [r3]
    // 获取当前堆栈剩余空间
    sprintf((char *)text, "stack free: %ld", uxTaskGetStackHighWaterMark(NULL));
 8000810:	2000      	movs	r0, #0
 8000812:	f008 f989 	bl	8008b28 <uxTaskGetStackHighWaterMark>
 8000816:	4603      	mov	r3, r0
 8000818:	461a      	mov	r2, r3
 800081a:	490a      	ldr	r1, [pc, #40]	@ (8000844 <StartDcSamp+0x64>)
 800081c:	480a      	ldr	r0, [pc, #40]	@ (8000848 <StartDcSamp+0x68>)
 800081e:	f00a fc31 	bl	800b084 <siprintf>
    OLED_ShowString(0, 48, text, 12);
 8000822:	230c      	movs	r3, #12
 8000824:	4a08      	ldr	r2, [pc, #32]	@ (8000848 <StartDcSamp+0x68>)
 8000826:	2130      	movs	r1, #48	@ 0x30
 8000828:	2000      	movs	r0, #0
 800082a:	f009 fe77 	bl	800a51c <OLED_ShowString>
    osDelay(10);
 800082e:	200a      	movs	r0, #10
 8000830:	f006 fd86 	bl	8007340 <osDelay>
    U = INA228_getVBUS_V(INA228_0);
 8000834:	bf00      	nop
 8000836:	e7d7      	b.n	80007e8 <StartDcSamp+0x8>
 8000838:	0800eb1c 	.word	0x0800eb1c
 800083c:	2400523c 	.word	0x2400523c
 8000840:	24005240 	.word	0x24005240
 8000844:	0800d278 	.word	0x0800d278
 8000848:	2400021c 	.word	0x2400021c

0800084c <HAL_GPIO_EXTI_Callback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
// GPIO触发中断
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == AD7606_BUSY_Pin)
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	2b40      	cmp	r3, #64	@ 0x40
 800085a:	d104      	bne.n	8000866 <HAL_GPIO_EXTI_Callback+0x1a>
  {
    ad7606_GetValue(&hspi2, 8, adcValue);
 800085c:	4a04      	ldr	r2, [pc, #16]	@ (8000870 <HAL_GPIO_EXTI_Callback+0x24>)
 800085e:	2108      	movs	r1, #8
 8000860:	4804      	ldr	r0, [pc, #16]	@ (8000874 <HAL_GPIO_EXTI_Callback+0x28>)
 8000862:	f009 fae7 	bl	8009e34 <ad7606_GetValue>
  }
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	2400521c 	.word	0x2400521c
 8000874:	24000324 	.word	0x24000324

08000878 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08c      	sub	sp, #48	@ 0x30
 800087c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	4b69      	ldr	r3, [pc, #420]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000894:	4a67      	ldr	r2, [pc, #412]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800089e:	4b65      	ldr	r3, [pc, #404]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a4:	f003 0304 	and.w	r3, r3, #4
 80008a8:	61bb      	str	r3, [r7, #24]
 80008aa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ac:	4b61      	ldr	r3, [pc, #388]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b2:	4a60      	ldr	r2, [pc, #384]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008bc:	4b5d      	ldr	r3, [pc, #372]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d0:	4a58      	ldr	r2, [pc, #352]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008d2:	f043 0301 	orr.w	r3, r3, #1
 80008d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008da:	4b56      	ldr	r3, [pc, #344]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e0:	f003 0301 	and.w	r3, r3, #1
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e8:	4b52      	ldr	r3, [pc, #328]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ee:	4a51      	ldr	r2, [pc, #324]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008f8:	4b4e      	ldr	r3, [pc, #312]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 80008fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000906:	4b4b      	ldr	r3, [pc, #300]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090c:	4a49      	ldr	r2, [pc, #292]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 800090e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000912:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000916:	4b47      	ldr	r3, [pc, #284]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800091c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000920:	60bb      	str	r3, [r7, #8]
 8000922:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000924:	4b43      	ldr	r3, [pc, #268]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800092a:	4a42      	ldr	r2, [pc, #264]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 800092c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000930:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000934:	4b3f      	ldr	r3, [pc, #252]	@ (8000a34 <MX_GPIO_Init+0x1bc>)
 8000936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	2120      	movs	r1, #32
 8000946:	483c      	ldr	r0, [pc, #240]	@ (8000a38 <MX_GPIO_Init+0x1c0>)
 8000948:	f001 fa70 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2102      	movs	r1, #2
 8000950:	483a      	ldr	r0, [pc, #232]	@ (8000a3c <MX_GPIO_Init+0x1c4>)
 8000952:	f001 fa6b 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, AD7606_RST_Pin|AD7606_CS_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2188      	movs	r1, #136	@ 0x88
 800095a:	4839      	ldr	r0, [pc, #228]	@ (8000a40 <MX_GPIO_Init+0x1c8>)
 800095c:	f001 fa66 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);
 8000960:	2201      	movs	r2, #1
 8000962:	2101      	movs	r1, #1
 8000964:	4837      	ldr	r0, [pc, #220]	@ (8000a44 <MX_GPIO_Init+0x1cc>)
 8000966:	f001 fa61 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2140      	movs	r1, #64	@ 0x40
 800096e:	4835      	ldr	r0, [pc, #212]	@ (8000a44 <MX_GPIO_Init+0x1cc>)
 8000970:	f001 fa5c 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_RST_Pin;
 8000974:	2320      	movs	r3, #32
 8000976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000980:	2303      	movs	r3, #3
 8000982:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_RST_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	4619      	mov	r1, r3
 800098a:	482b      	ldr	r0, [pc, #172]	@ (8000a38 <MX_GPIO_Init+0x1c0>)
 800098c:	f001 f89e 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8000990:	2302      	movs	r3, #2
 8000992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	2301      	movs	r3, #1
 8000996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800099c:	2303      	movs	r3, #3
 800099e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4825      	ldr	r0, [pc, #148]	@ (8000a3c <MX_GPIO_Init+0x1c4>)
 80009a8:	f001 f890 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = AD7606_RST_Pin|AD7606_CS_Pin;
 80009ac:	2388      	movs	r3, #136	@ 0x88
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	2301      	movs	r3, #1
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b8:	2303      	movs	r3, #3
 80009ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	481f      	ldr	r0, [pc, #124]	@ (8000a40 <MX_GPIO_Init+0x1c8>)
 80009c4:	f001 f882 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD7606_BUSY_Pin;
 80009c8:	2340      	movs	r3, #64	@ 0x40
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d2:	2301      	movs	r3, #1
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(AD7606_BUSY_GPIO_Port, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4818      	ldr	r0, [pc, #96]	@ (8000a40 <MX_GPIO_Init+0x1c8>)
 80009de:	f001 f875 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e6:	2301      	movs	r3, #1
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009f2:	f107 031c 	add.w	r3, r7, #28
 80009f6:	4619      	mov	r1, r3
 80009f8:	4812      	ldr	r0, [pc, #72]	@ (8000a44 <MX_GPIO_Init+0x1cc>)
 80009fa:	f001 f867 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 80009fe:	2340      	movs	r3, #64	@ 0x40
 8000a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	480b      	ldr	r0, [pc, #44]	@ (8000a44 <MX_GPIO_Init+0x1cc>)
 8000a16:	f001 f859 	bl	8001acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2105      	movs	r1, #5
 8000a1e:	2017      	movs	r0, #23
 8000a20:	f000 ffb4 	bl	800198c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a24:	2017      	movs	r0, #23
 8000a26:	f000 ffcb 	bl	80019c0 <HAL_NVIC_EnableIRQ>

}
 8000a2a:	bf00      	nop
 8000a2c:	3730      	adds	r7, #48	@ 0x30
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	58024400 	.word	0x58024400
 8000a38:	58020800 	.word	0x58020800
 8000a3c:	58020400 	.word	0x58020400
 8000a40:	58021800 	.word	0x58021800
 8000a44:	58022000 	.word	0x58022000

08000a48 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <MX_I2C1_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <MX_I2C1_Init+0x7c>)
 8000a56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a58:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a5e:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a70:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a76:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a82:	480e      	ldr	r0, [pc, #56]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a84:	f001 fa20 	bl	8001ec8 <HAL_I2C_Init>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a8e:	f000 fa23 	bl	8000ed8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a92:	2100      	movs	r1, #0
 8000a94:	4809      	ldr	r0, [pc, #36]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000a96:	f001 ffa3 	bl	80029e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000aa0:	f000 fa1a 	bl	8000ed8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_I2C1_Init+0x74>)
 8000aa8:	f001 ffe5 	bl	8002a76 <HAL_I2CEx_ConfigDigitalFilter>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f000 fa11 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	24000248 	.word	0x24000248
 8000ac0:	40005400 	.word	0x40005400
 8000ac4:	307075b1 	.word	0x307075b1

08000ac8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b0ba      	sub	sp, #232	@ 0xe8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	22c0      	movs	r2, #192	@ 0xc0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f00a fb2e 	bl	800b14a <memset>
  if(i2cHandle->Instance==I2C1)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a26      	ldr	r2, [pc, #152]	@ (8000b8c <HAL_I2C_MspInit+0xc4>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d145      	bne.n	8000b84 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000af8:	f04f 0208 	mov.w	r2, #8
 8000afc:	f04f 0300 	mov.w	r3, #0
 8000b00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b0a:	f107 0310 	add.w	r3, r7, #16
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f003 f84a 	bl	8003ba8 <HAL_RCCEx_PeriphCLKConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000b1a:	f000 f9dd 	bl	8000ed8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b24:	4a1a      	ldr	r2, [pc, #104]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b3c:	23c0      	movs	r3, #192	@ 0xc0
 8000b3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b42:	2312      	movs	r3, #18
 8000b44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b54:	2304      	movs	r3, #4
 8000b56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b5e:	4619      	mov	r1, r3
 8000b60:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <HAL_I2C_MspInit+0xcc>)
 8000b62:	f000 ffb3 	bl	8001acc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b6c:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_I2C_MspInit+0xc8>)
 8000b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b84:	bf00      	nop
 8000b86:	37e8      	adds	r7, #232	@ 0xe8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	58024400 	.word	0x58024400
 8000b94:	58020400 	.word	0x58020400

08000b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b9e:	f000 f95b 	bl	8000e58 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8000c98 <main+0x100>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d11b      	bne.n	8000be6 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000bae:	f3bf 8f4f 	dsb	sy
}
 8000bb2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000bb4:	f3bf 8f6f 	isb	sy
}
 8000bb8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000bba:	4b37      	ldr	r3, [pc, #220]	@ (8000c98 <main+0x100>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000bc2:	f3bf 8f4f 	dsb	sy
}
 8000bc6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000bc8:	f3bf 8f6f 	isb	sy
}
 8000bcc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000bce:	4b32      	ldr	r3, [pc, #200]	@ (8000c98 <main+0x100>)
 8000bd0:	695b      	ldr	r3, [r3, #20]
 8000bd2:	4a31      	ldr	r2, [pc, #196]	@ (8000c98 <main+0x100>)
 8000bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bd8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000bda:	f3bf 8f4f 	dsb	sy
}
 8000bde:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000be0:	f3bf 8f6f 	isb	sy
}
 8000be4:	e000      	b.n	8000be8 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000be6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000be8:	4b2b      	ldr	r3, [pc, #172]	@ (8000c98 <main+0x100>)
 8000bea:	695b      	ldr	r3, [r3, #20]
 8000bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d138      	bne.n	8000c66 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000bf4:	4b28      	ldr	r3, [pc, #160]	@ (8000c98 <main+0x100>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000bfc:	f3bf 8f4f 	dsb	sy
}
 8000c00:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000c02:	4b25      	ldr	r3, [pc, #148]	@ (8000c98 <main+0x100>)
 8000c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c08:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	0b5b      	lsrs	r3, r3, #13
 8000c0e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000c12:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	08db      	lsrs	r3, r3, #3
 8000c18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c1c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	015a      	lsls	r2, r3, #5
 8000c22:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000c26:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000c2c:	491a      	ldr	r1, [pc, #104]	@ (8000c98 <main+0x100>)
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	1e5a      	subs	r2, r3, #1
 8000c38:	607a      	str	r2, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1ef      	bne.n	8000c1e <main+0x86>
    } while(sets-- != 0U);
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	1e5a      	subs	r2, r3, #1
 8000c42:	60ba      	str	r2, [r7, #8]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d1e5      	bne.n	8000c14 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000c48:	f3bf 8f4f 	dsb	sy
}
 8000c4c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000c4e:	4b12      	ldr	r3, [pc, #72]	@ (8000c98 <main+0x100>)
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	4a11      	ldr	r2, [pc, #68]	@ (8000c98 <main+0x100>)
 8000c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c58:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c5a:	f3bf 8f4f 	dsb	sy
}
 8000c5e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c60:	f3bf 8f6f 	isb	sy
}
 8000c64:	e000      	b.n	8000c68 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c66:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c68:	f000 fd4c 	bl	8001704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6c:	f000 f816 	bl	8000c9c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c70:	f000 f8c2 	bl	8000df8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f7ff fe00 	bl	8000878 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000c78:	f000 f934 	bl	8000ee4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000c7c:	f000 f988 	bl	8000f90 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000c80:	f000 fc64 	bl	800154c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000c84:	f7ff fee0 	bl	8000a48 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c88:	f006 fa7e 	bl	8007188 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000c8c:	f7ff fc8e 	bl	80005ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000c90:	f006 fa9e 	bl	80071d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <main+0xfc>
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b09e      	sub	sp, #120	@ 0x78
 8000ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ca2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ca6:	224c      	movs	r2, #76	@ 0x4c
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f00a fa4d 	bl	800b14a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb0:	f107 030c 	add.w	r3, r7, #12
 8000cb4:	2220      	movs	r2, #32
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f00a fa46 	bl	800b14a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000cbe:	2002      	movs	r0, #2
 8000cc0:	f001 ff26 	bl	8002b10 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	4b48      	ldr	r3, [pc, #288]	@ (8000dec <SystemClock_Config+0x150>)
 8000cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ccc:	4a47      	ldr	r2, [pc, #284]	@ (8000dec <SystemClock_Config+0x150>)
 8000cce:	f023 0301 	bic.w	r3, r3, #1
 8000cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cd4:	4b45      	ldr	r3, [pc, #276]	@ (8000dec <SystemClock_Config+0x150>)
 8000cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	4b44      	ldr	r3, [pc, #272]	@ (8000df0 <SystemClock_Config+0x154>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	4a43      	ldr	r2, [pc, #268]	@ (8000df0 <SystemClock_Config+0x154>)
 8000ce4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ce8:	6193      	str	r3, [r2, #24]
 8000cea:	4b41      	ldr	r3, [pc, #260]	@ (8000df0 <SystemClock_Config+0x154>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cf6:	bf00      	nop
 8000cf8:	4b3d      	ldr	r3, [pc, #244]	@ (8000df0 <SystemClock_Config+0x154>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d04:	d1f8      	bne.n	8000cf8 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d06:	4b3b      	ldr	r3, [pc, #236]	@ (8000df4 <SystemClock_Config+0x158>)
 8000d08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d0c:	4a39      	ldr	r2, [pc, #228]	@ (8000df4 <SystemClock_Config+0x158>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d16:	4b37      	ldr	r3, [pc, #220]	@ (8000df4 <SystemClock_Config+0x158>)
 8000d18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d24:	2300      	movs	r3, #0
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	4b31      	ldr	r3, [pc, #196]	@ (8000df0 <SystemClock_Config+0x154>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a30      	ldr	r2, [pc, #192]	@ (8000df0 <SystemClock_Config+0x154>)
 8000d2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b2e      	ldr	r3, [pc, #184]	@ (8000df0 <SystemClock_Config+0x154>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d3c:	603b      	str	r3, [r7, #0]
 8000d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dec <SystemClock_Config+0x150>)
 8000d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d42:	4a2a      	ldr	r2, [pc, #168]	@ (8000dec <SystemClock_Config+0x150>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000d4a:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <SystemClock_Config+0x150>)
 8000d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	603b      	str	r3, [r7, #0]
 8000d54:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d56:	bf00      	nop
 8000d58:	4b25      	ldr	r3, [pc, #148]	@ (8000df0 <SystemClock_Config+0x154>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d64:	d1f8      	bne.n	8000d58 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d66:	2301      	movs	r3, #1
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d6e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d70:	2302      	movs	r3, #2
 8000d72:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d74:	2302      	movs	r3, #2
 8000d76:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000d78:	2305      	movs	r3, #5
 8000d7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000d7c:	23c0      	movs	r3, #192	@ 0xc0
 8000d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d80:	2302      	movs	r3, #2
 8000d82:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000d84:	2314      	movs	r3, #20
 8000d86:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d90:	2300      	movs	r3, #0
 8000d92:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fef1 	bl	8002b84 <HAL_RCC_OscConfig>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000da8:	f000 f896 	bl	8000ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dac:	233f      	movs	r3, #63	@ 0x3f
 8000dae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db0:	2303      	movs	r3, #3
 8000db2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000db8:	2308      	movs	r3, #8
 8000dba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000dbc:	2340      	movs	r3, #64	@ 0x40
 8000dbe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000dc0:	2340      	movs	r3, #64	@ 0x40
 8000dc2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000dca:	2340      	movs	r3, #64	@ 0x40
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2104      	movs	r1, #4
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f002 fb2f 	bl	8003438 <HAL_RCC_ClockConfig>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <SystemClock_Config+0x148>
  {
    Error_Handler();
 8000de0:	f000 f87a 	bl	8000ed8 <Error_Handler>
  }
}
 8000de4:	bf00      	nop
 8000de6:	3778      	adds	r7, #120	@ 0x78
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	58000400 	.word	0x58000400
 8000df0:	58024800 	.word	0x58024800
 8000df4:	58024400 	.word	0x58024400

08000df8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b0b0      	sub	sp, #192	@ 0xc0
 8000dfc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfe:	463b      	mov	r3, r7
 8000e00:	22c0      	movs	r2, #192	@ 0xc0
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f00a f9a0 	bl	800b14a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
 8000e0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e0e:	f04f 0300 	mov.w	r3, #0
 8000e12:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8000e16:	2319      	movs	r3, #25
 8000e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 300;
 8000e1a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000e20:	2302      	movs	r3, #2
 8000e22:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8000e24:	2302      	movs	r3, #2
 8000e26:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8000e38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e3c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3e:	463b      	mov	r3, r7
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 feb1 	bl	8003ba8 <HAL_RCCEx_PeriphCLKConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000e4c:	f000 f844 	bl	8000ed8 <Error_Handler>
  }
}
 8000e50:	bf00      	nop
 8000e52:	37c0      	adds	r7, #192	@ 0xc0
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e5e:	463b      	mov	r3, r7
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e6a:	f000 fdb7 	bl	80019dc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8000e76:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8000e7a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000e7c:	2312      	movs	r3, #18
 8000e7e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000e84:	2301      	movs	r3, #1
 8000e86:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000e94:	2301      	movs	r3, #1
 8000e96:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e9c:	463b      	mov	r3, r7
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 fdd4 	bl	8001a4c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f000 fdb1 	bl	8001a0c <HAL_MPU_Enable>

}
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a04      	ldr	r2, [pc, #16]	@ (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d101      	bne.n	8000eca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ec6:	f000 fc59 	bl	800177c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40001000 	.word	0x40001000

08000ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000edc:	b672      	cpsid	i
}
 8000ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <Error_Handler+0x8>

08000ee4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ee8:	4b27      	ldr	r3, [pc, #156]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000eea:	4a28      	ldr	r2, [pc, #160]	@ (8000f8c <MX_SPI1_Init+0xa8>)
 8000eec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eee:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000ef0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ef4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000ef6:	4b24      	ldr	r3, [pc, #144]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000ef8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000efc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000efe:	4b22      	ldr	r3, [pc, #136]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f00:	2207      	movs	r2, #7
 8000f02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f04:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f10:	4b1d      	ldr	r3, [pc, #116]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f24:	4b18      	ldr	r3, [pc, #96]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000f30:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f36:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f3c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f3e:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f44:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f50:	4b0d      	ldr	r3, [pc, #52]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f74:	4804      	ldr	r0, [pc, #16]	@ (8000f88 <MX_SPI1_Init+0xa4>)
 8000f76:	f004 f985 	bl	8005284 <HAL_SPI_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000f80:	f7ff ffaa 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	2400029c 	.word	0x2400029c
 8000f8c:	40013000 	.word	0x40013000

08000f90 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000f94:	4b28      	ldr	r3, [pc, #160]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000f96:	4a29      	ldr	r2, [pc, #164]	@ (800103c <MX_SPI2_Init+0xac>)
 8000f98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f9a:	4b27      	ldr	r3, [pc, #156]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000f9c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000fa0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000fa2:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fa4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000fa8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000faa:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fac:	220f      	movs	r2, #15
 8000fae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000fb0:	4b21      	ldr	r3, [pc, #132]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fb2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fb6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fc0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000fc4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fc8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000fcc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fd4:	4b18      	ldr	r3, [pc, #96]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fda:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000fe0:	4b15      	ldr	r3, [pc, #84]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000fe8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fec:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001000:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8001002:	2200      	movs	r2, #0
 8001004:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8001008:	2200      	movs	r2, #0
 800100a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <MX_SPI2_Init+0xa8>)
 800100e:	2200      	movs	r2, #0
 8001010:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001012:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8001014:	2200      	movs	r2, #0
 8001016:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <MX_SPI2_Init+0xa8>)
 800101a:	2200      	movs	r2, #0
 800101c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8001020:	2200      	movs	r2, #0
 8001022:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001024:	4804      	ldr	r0, [pc, #16]	@ (8001038 <MX_SPI2_Init+0xa8>)
 8001026:	f004 f92d 	bl	8005284 <HAL_SPI_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001030:	f7ff ff52 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	24000324 	.word	0x24000324
 800103c:	40003800 	.word	0x40003800

08001040 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08c      	sub	sp, #48	@ 0x30
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 031c 	add.w	r3, r7, #28
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a34      	ldr	r2, [pc, #208]	@ (8001130 <HAL_SPI_MspInit+0xf0>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d12e      	bne.n	80010c0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001062:	4b34      	ldr	r3, [pc, #208]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 8001064:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001068:	4a32      	ldr	r2, [pc, #200]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 800106a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800106e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001072:	4b30      	ldr	r3, [pc, #192]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 8001074:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001078:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001080:	4b2c      	ldr	r3, [pc, #176]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 8001082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001086:	4a2b      	ldr	r2, [pc, #172]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001090:	4b28      	ldr	r3, [pc, #160]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 8001092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = OLED_SCLK_Pin|OLED_SDIN_Pin;
 800109e:	23a0      	movs	r3, #160	@ 0xa0
 80010a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010aa:	2303      	movs	r3, #3
 80010ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010ae:	2305      	movs	r3, #5
 80010b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	4619      	mov	r1, r3
 80010b8:	481f      	ldr	r0, [pc, #124]	@ (8001138 <HAL_SPI_MspInit+0xf8>)
 80010ba:	f000 fd07 	bl	8001acc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80010be:	e032      	b.n	8001126 <HAL_SPI_MspInit+0xe6>
  else if(spiHandle->Instance==SPI2)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a1d      	ldr	r2, [pc, #116]	@ (800113c <HAL_SPI_MspInit+0xfc>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d12d      	bne.n	8001126 <HAL_SPI_MspInit+0xe6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010d0:	4a18      	ldr	r2, [pc, #96]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010da:	4b16      	ldr	r3, [pc, #88]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ee:	4a11      	ldr	r2, [pc, #68]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <HAL_SPI_MspInit+0xf4>)
 80010fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001106:	2306      	movs	r3, #6
 8001108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001116:	2305      	movs	r3, #5
 8001118:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800111a:	f107 031c 	add.w	r3, r7, #28
 800111e:	4619      	mov	r1, r3
 8001120:	4807      	ldr	r0, [pc, #28]	@ (8001140 <HAL_SPI_MspInit+0x100>)
 8001122:	f000 fcd3 	bl	8001acc <HAL_GPIO_Init>
}
 8001126:	bf00      	nop
 8001128:	3730      	adds	r7, #48	@ 0x30
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40013000 	.word	0x40013000
 8001134:	58024400 	.word	0x58024400
 8001138:	58020000 	.word	0x58020000
 800113c:	40003800 	.word	0x40003800
 8001140:	58022000 	.word	0x58022000

08001144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <HAL_MspInit+0x38>)
 800114c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001150:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <HAL_MspInit+0x38>)
 8001152:	f043 0302 	orr.w	r3, r3, #2
 8001156:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800115a:	4b08      	ldr	r3, [pc, #32]	@ (800117c <HAL_MspInit+0x38>)
 800115c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001168:	2200      	movs	r2, #0
 800116a:	210f      	movs	r1, #15
 800116c:	f06f 0001 	mvn.w	r0, #1
 8001170:	f000 fc0c 	bl	800198c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	58024400 	.word	0x58024400

08001180 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b090      	sub	sp, #64	@ 0x40
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b0f      	cmp	r3, #15
 800118c:	d827      	bhi.n	80011de <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800118e:	2200      	movs	r2, #0
 8001190:	6879      	ldr	r1, [r7, #4]
 8001192:	2036      	movs	r0, #54	@ 0x36
 8001194:	f000 fbfa 	bl	800198c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001198:	2036      	movs	r0, #54	@ 0x36
 800119a:	f000 fc11 	bl	80019c0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800119e:	4a29      	ldr	r2, [pc, #164]	@ (8001244 <HAL_InitTick+0xc4>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011a4:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_InitTick+0xc8>)
 80011a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011aa:	4a27      	ldr	r2, [pc, #156]	@ (8001248 <HAL_InitTick+0xc8>)
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011b4:	4b24      	ldr	r3, [pc, #144]	@ (8001248 <HAL_InitTick+0xc8>)
 80011b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ba:	f003 0310 	and.w	r3, r3, #16
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011c2:	f107 0210 	add.w	r2, r7, #16
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4611      	mov	r1, r2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f002 fca9 	bl	8003b24 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80011d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80011d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d106      	bne.n	80011ea <HAL_InitTick+0x6a>
 80011dc:	e001      	b.n	80011e2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e02b      	b.n	800123a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011e2:	f002 fc89 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 80011e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80011e8:	e004      	b.n	80011f4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80011ea:	f002 fc85 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 80011ee:	4603      	mov	r3, r0
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011f6:	4a15      	ldr	r2, [pc, #84]	@ (800124c <HAL_InitTick+0xcc>)
 80011f8:	fba2 2303 	umull	r2, r3, r2, r3
 80011fc:	0c9b      	lsrs	r3, r3, #18
 80011fe:	3b01      	subs	r3, #1
 8001200:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001202:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <HAL_InitTick+0xd0>)
 8001204:	4a13      	ldr	r2, [pc, #76]	@ (8001254 <HAL_InitTick+0xd4>)
 8001206:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001208:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <HAL_InitTick+0xd0>)
 800120a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800120e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001210:	4a0f      	ldr	r2, [pc, #60]	@ (8001250 <HAL_InitTick+0xd0>)
 8001212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001214:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <HAL_InitTick+0xd0>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <HAL_InitTick+0xd0>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001222:	480b      	ldr	r0, [pc, #44]	@ (8001250 <HAL_InitTick+0xd0>)
 8001224:	f004 fe9b 	bl	8005f5e <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d104      	bne.n	8001238 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800122e:	4808      	ldr	r0, [pc, #32]	@ (8001250 <HAL_InitTick+0xd0>)
 8001230:	f004 fef6 	bl	8006020 <HAL_TIM_Base_Start_IT>
 8001234:	4603      	mov	r3, r0
 8001236:	e000      	b.n	800123a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
}
 800123a:	4618      	mov	r0, r3
 800123c:	3740      	adds	r7, #64	@ 0x40
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	24000008 	.word	0x24000008
 8001248:	58024400 	.word	0x58024400
 800124c:	431bde83 	.word	0x431bde83
 8001250:	240003ac 	.word	0x240003ac
 8001254:	40001000 	.word	0x40001000

08001258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <NMI_Handler+0x4>

08001260 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <HardFault_Handler+0x4>

08001268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <MemManage_Handler+0x4>

08001270 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <BusFault_Handler+0x4>

08001278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <UsageFault_Handler+0x4>

08001280 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AD7606_BUSY_Pin);
 8001292:	2040      	movs	r0, #64	@ 0x40
 8001294:	f000 fdfd 	bl	8001e92 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}

0800129c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <TIM6_DAC_IRQHandler+0x10>)
 80012a2:	f005 f89b 	bl	80063dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	240003ac 	.word	0x240003ac

080012b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return 1;
 80012b4:	2301      	movs	r3, #1
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <_kill>:

int _kill(int pid, int sig)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012ca:	f009 ff91 	bl	800b1f0 <__errno>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2216      	movs	r2, #22
 80012d2:	601a      	str	r2, [r3, #0]
  return -1;
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_exit>:

void _exit (int status)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff ffe7 	bl	80012c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012f2:	bf00      	nop
 80012f4:	e7fd      	b.n	80012f2 <_exit+0x12>

080012f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	60f8      	str	r0, [r7, #12]
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	e00a      	b.n	800131e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001308:	f3af 8000 	nop.w
 800130c:	4601      	mov	r1, r0
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	1c5a      	adds	r2, r3, #1
 8001312:	60ba      	str	r2, [r7, #8]
 8001314:	b2ca      	uxtb	r2, r1
 8001316:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3301      	adds	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	429a      	cmp	r2, r3
 8001324:	dbf0      	blt.n	8001308 <_read+0x12>
  }

  return len;
 8001326:	687b      	ldr	r3, [r7, #4]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	e009      	b.n	8001356 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	60ba      	str	r2, [r7, #8]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	3301      	adds	r3, #1
 8001354:	617b      	str	r3, [r7, #20]
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	429a      	cmp	r2, r3
 800135c:	dbf1      	blt.n	8001342 <_write+0x12>
  }
  return len;
 800135e:	687b      	ldr	r3, [r7, #4]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <_close>:

int _close(int file)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001370:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001390:	605a      	str	r2, [r3, #4]
  return 0;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <_isatty>:

int _isatty(int file)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013a8:	2301      	movs	r3, #1
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b085      	sub	sp, #20
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d8:	4a14      	ldr	r2, [pc, #80]	@ (800142c <_sbrk+0x5c>)
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <_sbrk+0x60>)
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <_sbrk+0x64>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <_sbrk+0x68>)
 80013f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d207      	bcs.n	8001410 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001400:	f009 fef6 	bl	800b1f0 <__errno>
 8001404:	4603      	mov	r3, r0
 8001406:	220c      	movs	r2, #12
 8001408:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	e009      	b.n	8001424 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <_sbrk+0x64>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4413      	add	r3, r2
 800141e:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <_sbrk+0x64>)
 8001420:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	24080000 	.word	0x24080000
 8001430:	00000400 	.word	0x00000400
 8001434:	240003f8 	.word	0x240003f8
 8001438:	24005390 	.word	0x24005390

0800143c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001440:	4b37      	ldr	r3, [pc, #220]	@ (8001520 <SystemInit+0xe4>)
 8001442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001446:	4a36      	ldr	r2, [pc, #216]	@ (8001520 <SystemInit+0xe4>)
 8001448:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800144c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001450:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <SystemInit+0xe8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 030f 	and.w	r3, r3, #15
 8001458:	2b06      	cmp	r3, #6
 800145a:	d807      	bhi.n	800146c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800145c:	4b31      	ldr	r3, [pc, #196]	@ (8001524 <SystemInit+0xe8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f023 030f 	bic.w	r3, r3, #15
 8001464:	4a2f      	ldr	r2, [pc, #188]	@ (8001524 <SystemInit+0xe8>)
 8001466:	f043 0307 	orr.w	r3, r3, #7
 800146a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800146c:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <SystemInit+0xec>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a2d      	ldr	r2, [pc, #180]	@ (8001528 <SystemInit+0xec>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001478:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <SystemInit+0xec>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800147e:	4b2a      	ldr	r3, [pc, #168]	@ (8001528 <SystemInit+0xec>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4929      	ldr	r1, [pc, #164]	@ (8001528 <SystemInit+0xec>)
 8001484:	4b29      	ldr	r3, [pc, #164]	@ (800152c <SystemInit+0xf0>)
 8001486:	4013      	ands	r3, r2
 8001488:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800148a:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <SystemInit+0xe8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0308 	and.w	r3, r3, #8
 8001492:	2b00      	cmp	r3, #0
 8001494:	d007      	beq.n	80014a6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <SystemInit+0xe8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 030f 	bic.w	r3, r3, #15
 800149e:	4a21      	ldr	r2, [pc, #132]	@ (8001524 <SystemInit+0xe8>)
 80014a0:	f043 0307 	orr.w	r3, r3, #7
 80014a4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <SystemInit+0xec>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80014ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <SystemInit+0xec>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80014b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <SystemInit+0xec>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <SystemInit+0xec>)
 80014ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001530 <SystemInit+0xf4>)
 80014bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014be:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <SystemInit+0xec>)
 80014c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001534 <SystemInit+0xf8>)
 80014c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014c4:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <SystemInit+0xec>)
 80014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <SystemInit+0xfc>)
 80014c8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014ca:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <SystemInit+0xec>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <SystemInit+0xec>)
 80014d2:	4a19      	ldr	r2, [pc, #100]	@ (8001538 <SystemInit+0xfc>)
 80014d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014d6:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <SystemInit+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <SystemInit+0xec>)
 80014de:	4a16      	ldr	r2, [pc, #88]	@ (8001538 <SystemInit+0xfc>)
 80014e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <SystemInit+0xec>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <SystemInit+0xec>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001528 <SystemInit+0xec>)
 80014ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <SystemInit+0xec>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <SystemInit+0x100>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4b10      	ldr	r3, [pc, #64]	@ (8001540 <SystemInit+0x104>)
 8001500:	4013      	ands	r3, r2
 8001502:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001506:	d202      	bcs.n	800150e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001508:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <SystemInit+0x108>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <SystemInit+0x10c>)
 8001510:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001514:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	e000ed00 	.word	0xe000ed00
 8001524:	52002000 	.word	0x52002000
 8001528:	58024400 	.word	0x58024400
 800152c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001530:	02020200 	.word	0x02020200
 8001534:	01ff0000 	.word	0x01ff0000
 8001538:	01010280 	.word	0x01010280
 800153c:	5c001000 	.word	0x5c001000
 8001540:	ffff0000 	.word	0xffff0000
 8001544:	51008108 	.word	0x51008108
 8001548:	52004000 	.word	0x52004000

0800154c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	@ 0x28
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800155e:	463b      	mov	r3, r7
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
 800156c:	615a      	str	r2, [r3, #20]
 800156e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001570:	4b22      	ldr	r3, [pc, #136]	@ (80015fc <MX_TIM2_Init+0xb0>)
 8001572:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001576:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001578:	4b20      	ldr	r3, [pc, #128]	@ (80015fc <MX_TIM2_Init+0xb0>)
 800157a:	2200      	movs	r2, #0
 800157c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b1f      	ldr	r3, [pc, #124]	@ (80015fc <MX_TIM2_Init+0xb0>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000-1;
 8001584:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <MX_TIM2_Init+0xb0>)
 8001586:	f642 62df 	movw	r2, #11999	@ 0x2edf
 800158a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b1b      	ldr	r3, [pc, #108]	@ (80015fc <MX_TIM2_Init+0xb0>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <MX_TIM2_Init+0xb0>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001598:	4818      	ldr	r0, [pc, #96]	@ (80015fc <MX_TIM2_Init+0xb0>)
 800159a:	f004 fdb9 	bl	8006110 <HAL_TIM_PWM_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80015a4:	f7ff fc98 	bl	8000ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015b0:	f107 031c 	add.w	r3, r7, #28
 80015b4:	4619      	mov	r1, r3
 80015b6:	4811      	ldr	r0, [pc, #68]	@ (80015fc <MX_TIM2_Init+0xb0>)
 80015b8:	f005 fcf6 	bl	8006fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80015c2:	f7ff fc89 	bl	8000ed8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c6:	2360      	movs	r3, #96	@ 0x60
 80015c8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9000-1;
 80015ca:	f242 3327 	movw	r3, #8999	@ 0x2327
 80015ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015d8:	463b      	mov	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	4619      	mov	r1, r3
 80015de:	4807      	ldr	r0, [pc, #28]	@ (80015fc <MX_TIM2_Init+0xb0>)
 80015e0:	f005 f804 	bl	80065ec <HAL_TIM_PWM_ConfigChannel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80015ea:	f7ff fc75 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015ee:	4803      	ldr	r0, [pc, #12]	@ (80015fc <MX_TIM2_Init+0xb0>)
 80015f0:	f000 f826 	bl	8001640 <HAL_TIM_MspPostInit>

}
 80015f4:	bf00      	nop
 80015f6:	3728      	adds	r7, #40	@ 0x28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	240003fc 	.word	0x240003fc

08001600 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001610:	d10e      	bne.n	8001630 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_TIM_PWM_MspInit+0x3c>)
 8001614:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001618:	4a08      	ldr	r2, [pc, #32]	@ (800163c <HAL_TIM_PWM_MspInit+0x3c>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_TIM_PWM_MspInit+0x3c>)
 8001624:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	58024400 	.word	0x58024400

08001640 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001660:	d11e      	bne.n	80016a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001662:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <HAL_TIM_MspPostInit+0x68>)
 8001664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001668:	4a0f      	ldr	r2, [pc, #60]	@ (80016a8 <HAL_TIM_MspPostInit+0x68>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <HAL_TIM_MspPostInit+0x68>)
 8001674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001680:	2301      	movs	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001684:	2302      	movs	r3, #2
 8001686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001690:	2301      	movs	r3, #1
 8001692:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001694:	f107 030c 	add.w	r3, r7, #12
 8001698:	4619      	mov	r1, r3
 800169a:	4804      	ldr	r0, [pc, #16]	@ (80016ac <HAL_TIM_MspPostInit+0x6c>)
 800169c:	f000 fa16 	bl	8001acc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80016a0:	bf00      	nop
 80016a2:	3720      	adds	r7, #32
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	58024400 	.word	0x58024400
 80016ac:	58020000 	.word	0x58020000

080016b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016b4:	f7ff fec2 	bl	800143c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b8:	480c      	ldr	r0, [pc, #48]	@ (80016ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ba:	490d      	ldr	r1, [pc, #52]	@ (80016f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016bc:	4a0d      	ldr	r2, [pc, #52]	@ (80016f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c0:	e002      	b.n	80016c8 <LoopCopyDataInit>

080016c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c6:	3304      	adds	r3, #4

080016c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016cc:	d3f9      	bcc.n	80016c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ce:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016d0:	4c0a      	ldr	r4, [pc, #40]	@ (80016fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d4:	e001      	b.n	80016da <LoopFillZerobss>

080016d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d8:	3204      	adds	r2, #4

080016da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016dc:	d3fb      	bcc.n	80016d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016de:	f009 fd8d 	bl	800b1fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016e2:	f7ff fa59 	bl	8000b98 <main>
  bx  lr
 80016e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80016ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016f0:	24000200 	.word	0x24000200
  ldr r2, =_sidata
 80016f4:	0800eea0 	.word	0x0800eea0
  ldr r2, =_sbss
 80016f8:	24000200 	.word	0x24000200
  ldr r4, =_ebss
 80016fc:	24005390 	.word	0x24005390

08001700 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001700:	e7fe      	b.n	8001700 <ADC3_IRQHandler>
	...

08001704 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800170a:	2003      	movs	r0, #3
 800170c:	f000 f933 	bl	8001976 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001710:	f002 f848 	bl	80037a4 <HAL_RCC_GetSysClockFreq>
 8001714:	4602      	mov	r2, r0
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_Init+0x68>)
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	0a1b      	lsrs	r3, r3, #8
 800171c:	f003 030f 	and.w	r3, r3, #15
 8001720:	4913      	ldr	r1, [pc, #76]	@ (8001770 <HAL_Init+0x6c>)
 8001722:	5ccb      	ldrb	r3, [r1, r3]
 8001724:	f003 031f 	and.w	r3, r3, #31
 8001728:	fa22 f303 	lsr.w	r3, r2, r3
 800172c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800172e:	4b0f      	ldr	r3, [pc, #60]	@ (800176c <HAL_Init+0x68>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	f003 030f 	and.w	r3, r3, #15
 8001736:	4a0e      	ldr	r2, [pc, #56]	@ (8001770 <HAL_Init+0x6c>)
 8001738:	5cd3      	ldrb	r3, [r2, r3]
 800173a:	f003 031f 	and.w	r3, r3, #31
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	fa22 f303 	lsr.w	r3, r2, r3
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <HAL_Init+0x70>)
 8001746:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001748:	4a0b      	ldr	r2, [pc, #44]	@ (8001778 <HAL_Init+0x74>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800174e:	200f      	movs	r0, #15
 8001750:	f7ff fd16 	bl	8001180 <HAL_InitTick>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e002      	b.n	8001764 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800175e:	f7ff fcf1 	bl	8001144 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	58024400 	.word	0x58024400
 8001770:	0800d30c 	.word	0x0800d30c
 8001774:	24000004 	.word	0x24000004
 8001778:	24000000 	.word	0x24000000

0800177c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_IncTick+0x20>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_IncTick+0x24>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4413      	add	r3, r2
 800178c:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <HAL_IncTick+0x24>)
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	2400000c 	.word	0x2400000c
 80017a0:	24000448 	.word	0x24000448

080017a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return uwTick;
 80017a8:	4b03      	ldr	r3, [pc, #12]	@ (80017b8 <HAL_GetTick+0x14>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	24000448 	.word	0x24000448

080017bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff ffee 	bl	80017a4 <HAL_GetTick>
 80017c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d4:	d005      	beq.n	80017e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <HAL_Delay+0x44>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4413      	add	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017e2:	bf00      	nop
 80017e4:	f7ff ffde 	bl	80017a4 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d8f7      	bhi.n	80017e4 <HAL_Delay+0x28>
  {
  }
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	2400000c 	.word	0x2400000c

08001804 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001808:	4b03      	ldr	r3, [pc, #12]	@ (8001818 <HAL_GetREVID+0x14>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	0c1b      	lsrs	r3, r3, #16
}
 800180e:	4618      	mov	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	5c001000 	.word	0x5c001000

0800181c <__NVIC_SetPriorityGrouping>:
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800182c:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <__NVIC_SetPriorityGrouping+0x40>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001838:	4013      	ands	r3, r2
 800183a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <__NVIC_SetPriorityGrouping+0x44>)
 8001846:	4313      	orrs	r3, r2
 8001848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800184a:	4a04      	ldr	r2, [pc, #16]	@ (800185c <__NVIC_SetPriorityGrouping+0x40>)
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	60d3      	str	r3, [r2, #12]
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	e000ed00 	.word	0xe000ed00
 8001860:	05fa0000 	.word	0x05fa0000

08001864 <__NVIC_GetPriorityGrouping>:
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001868:	4b04      	ldr	r3, [pc, #16]	@ (800187c <__NVIC_GetPriorityGrouping+0x18>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	f003 0307 	and.w	r3, r3, #7
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_EnableIRQ>:
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800188a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188e:	2b00      	cmp	r3, #0
 8001890:	db0b      	blt.n	80018aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	f003 021f 	and.w	r2, r3, #31
 8001898:	4907      	ldr	r1, [pc, #28]	@ (80018b8 <__NVIC_EnableIRQ+0x38>)
 800189a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	2001      	movs	r0, #1
 80018a2:	fa00 f202 	lsl.w	r2, r0, r2
 80018a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000e100 	.word	0xe000e100

080018bc <__NVIC_SetPriority>:
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	6039      	str	r1, [r7, #0]
 80018c6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	db0a      	blt.n	80018e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	490c      	ldr	r1, [pc, #48]	@ (8001908 <__NVIC_SetPriority+0x4c>)
 80018d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018da:	0112      	lsls	r2, r2, #4
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	440b      	add	r3, r1
 80018e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80018e4:	e00a      	b.n	80018fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4908      	ldr	r1, [pc, #32]	@ (800190c <__NVIC_SetPriority+0x50>)
 80018ec:	88fb      	ldrh	r3, [r7, #6]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	3b04      	subs	r3, #4
 80018f4:	0112      	lsls	r2, r2, #4
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	440b      	add	r3, r1
 80018fa:	761a      	strb	r2, [r3, #24]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000e100 	.word	0xe000e100
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_EncodePriority>:
{
 8001910:	b480      	push	{r7}
 8001912:	b089      	sub	sp, #36	@ 0x24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f1c3 0307 	rsb	r3, r3, #7
 800192a:	2b04      	cmp	r3, #4
 800192c:	bf28      	it	cs
 800192e:	2304      	movcs	r3, #4
 8001930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3304      	adds	r3, #4
 8001936:	2b06      	cmp	r3, #6
 8001938:	d902      	bls.n	8001940 <NVIC_EncodePriority+0x30>
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3b03      	subs	r3, #3
 800193e:	e000      	b.n	8001942 <NVIC_EncodePriority+0x32>
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43da      	mvns	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	401a      	ands	r2, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43d9      	mvns	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	4313      	orrs	r3, r2
}
 800196a:	4618      	mov	r0, r3
 800196c:	3724      	adds	r7, #36	@ 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff ff4c 	bl	800181c <__NVIC_SetPriorityGrouping>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
 8001998:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800199a:	f7ff ff63 	bl	8001864 <__NVIC_GetPriorityGrouping>
 800199e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	6978      	ldr	r0, [r7, #20]
 80019a6:	f7ff ffb3 	bl	8001910 <NVIC_EncodePriority>
 80019aa:	4602      	mov	r2, r0
 80019ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019b0:	4611      	mov	r1, r2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ff82 	bl	80018bc <__NVIC_SetPriority>
}
 80019b8:	bf00      	nop
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff ff56 	bl	8001880 <__NVIC_EnableIRQ>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80019e0:	f3bf 8f5f 	dmb	sy
}
 80019e4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80019e6:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <HAL_MPU_Disable+0x28>)
 80019e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ea:	4a06      	ldr	r2, [pc, #24]	@ (8001a04 <HAL_MPU_Disable+0x28>)
 80019ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019f0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80019f2:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <HAL_MPU_Disable+0x2c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	605a      	str	r2, [r3, #4]
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000ed00 	.word	0xe000ed00
 8001a08:	e000ed90 	.word	0xe000ed90

08001a0c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a14:	4a0b      	ldr	r2, [pc, #44]	@ (8001a44 <HAL_MPU_Enable+0x38>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <HAL_MPU_Enable+0x3c>)
 8001a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a22:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <HAL_MPU_Enable+0x3c>)
 8001a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a28:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a2a:	f3bf 8f4f 	dsb	sy
}
 8001a2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a30:	f3bf 8f6f 	isb	sy
}
 8001a34:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000ed90 	.word	0xe000ed90
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	785a      	ldrb	r2, [r3, #1]
 8001a58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <HAL_MPU_ConfigRegion+0x7c>)
 8001a5a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <HAL_MPU_ConfigRegion+0x7c>)
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_MPU_ConfigRegion+0x7c>)
 8001a62:	f023 0301 	bic.w	r3, r3, #1
 8001a66:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001a68:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <HAL_MPU_ConfigRegion+0x7c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7b1b      	ldrb	r3, [r3, #12]
 8001a74:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7adb      	ldrb	r3, [r3, #11]
 8001a7a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	7a9b      	ldrb	r3, [r3, #10]
 8001a82:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	7b5b      	ldrb	r3, [r3, #13]
 8001a8a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7b9b      	ldrb	r3, [r3, #14]
 8001a92:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	7bdb      	ldrb	r3, [r3, #15]
 8001a9a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	7a5b      	ldrb	r3, [r3, #9]
 8001aa2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001aa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7a1b      	ldrb	r3, [r3, #8]
 8001aaa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001aac:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	7812      	ldrb	r2, [r2, #0]
 8001ab2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ab6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ab8:	6113      	str	r3, [r2, #16]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed90 	.word	0xe000ed90

08001acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ada:	4b89      	ldr	r3, [pc, #548]	@ (8001d00 <HAL_GPIO_Init+0x234>)
 8001adc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ade:	e194      	b.n	8001e0a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 8186 	beq.w	8001e04 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d005      	beq.n	8001b10 <HAL_GPIO_Init+0x44>
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d130      	bne.n	8001b72 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b46:	2201      	movs	r2, #1
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4013      	ands	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	091b      	lsrs	r3, r3, #4
 8001b5c:	f003 0201 	and.w	r2, r3, #1
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f003 0303 	and.w	r3, r3, #3
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d017      	beq.n	8001bae <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2203      	movs	r2, #3
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4013      	ands	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d123      	bne.n	8001c02 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	08da      	lsrs	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3208      	adds	r2, #8
 8001bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	08da      	lsrs	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3208      	adds	r2, #8
 8001bfc:	69b9      	ldr	r1, [r7, #24]
 8001bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 0203 	and.w	r2, r3, #3
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80e0 	beq.w	8001e04 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c44:	4b2f      	ldr	r3, [pc, #188]	@ (8001d04 <HAL_GPIO_Init+0x238>)
 8001c46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c4a:	4a2e      	ldr	r2, [pc, #184]	@ (8001d04 <HAL_GPIO_Init+0x238>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001c54:	4b2b      	ldr	r3, [pc, #172]	@ (8001d04 <HAL_GPIO_Init+0x238>)
 8001c56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c62:	4a29      	ldr	r2, [pc, #164]	@ (8001d08 <HAL_GPIO_Init+0x23c>)
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	089b      	lsrs	r3, r3, #2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a20      	ldr	r2, [pc, #128]	@ (8001d0c <HAL_GPIO_Init+0x240>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d052      	beq.n	8001d34 <HAL_GPIO_Init+0x268>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a1f      	ldr	r2, [pc, #124]	@ (8001d10 <HAL_GPIO_Init+0x244>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d031      	beq.n	8001cfa <HAL_GPIO_Init+0x22e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a1e      	ldr	r2, [pc, #120]	@ (8001d14 <HAL_GPIO_Init+0x248>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d02b      	beq.n	8001cf6 <HAL_GPIO_Init+0x22a>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d18 <HAL_GPIO_Init+0x24c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d025      	beq.n	8001cf2 <HAL_GPIO_Init+0x226>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8001d1c <HAL_GPIO_Init+0x250>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01f      	beq.n	8001cee <HAL_GPIO_Init+0x222>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001d20 <HAL_GPIO_Init+0x254>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d019      	beq.n	8001cea <HAL_GPIO_Init+0x21e>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a1a      	ldr	r2, [pc, #104]	@ (8001d24 <HAL_GPIO_Init+0x258>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0x21a>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a19      	ldr	r2, [pc, #100]	@ (8001d28 <HAL_GPIO_Init+0x25c>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00d      	beq.n	8001ce2 <HAL_GPIO_Init+0x216>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a18      	ldr	r2, [pc, #96]	@ (8001d2c <HAL_GPIO_Init+0x260>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d007      	beq.n	8001cde <HAL_GPIO_Init+0x212>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a17      	ldr	r2, [pc, #92]	@ (8001d30 <HAL_GPIO_Init+0x264>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_GPIO_Init+0x20e>
 8001cd6:	2309      	movs	r3, #9
 8001cd8:	e02d      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cda:	230a      	movs	r3, #10
 8001cdc:	e02b      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cde:	2308      	movs	r3, #8
 8001ce0:	e029      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	e027      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001ce6:	2306      	movs	r3, #6
 8001ce8:	e025      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cea:	2305      	movs	r3, #5
 8001cec:	e023      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cee:	2304      	movs	r3, #4
 8001cf0:	e021      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e01f      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e01d      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e01b      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cfe:	bf00      	nop
 8001d00:	58000080 	.word	0x58000080
 8001d04:	58024400 	.word	0x58024400
 8001d08:	58000400 	.word	0x58000400
 8001d0c:	58020000 	.word	0x58020000
 8001d10:	58020400 	.word	0x58020400
 8001d14:	58020800 	.word	0x58020800
 8001d18:	58020c00 	.word	0x58020c00
 8001d1c:	58021000 	.word	0x58021000
 8001d20:	58021400 	.word	0x58021400
 8001d24:	58021800 	.word	0x58021800
 8001d28:	58021c00 	.word	0x58021c00
 8001d2c:	58022000 	.word	0x58022000
 8001d30:	58022400 	.word	0x58022400
 8001d34:	2300      	movs	r3, #0
 8001d36:	69fa      	ldr	r2, [r7, #28]
 8001d38:	f002 0203 	and.w	r2, r2, #3
 8001d3c:	0092      	lsls	r2, r2, #2
 8001d3e:	4093      	lsls	r3, r2
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d46:	4938      	ldr	r1, [pc, #224]	@ (8001e28 <HAL_GPIO_Init+0x35c>)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4013      	ands	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001d7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4013      	ands	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001da8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	3301      	adds	r3, #1
 8001e08:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	fa22 f303 	lsr.w	r3, r2, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f47f ae63 	bne.w	8001ae0 <HAL_GPIO_Init+0x14>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	3724      	adds	r7, #36	@ 0x24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	58000400 	.word	0x58000400

08001e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e3c:	787b      	ldrb	r3, [r7, #1]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e42:	887a      	ldrh	r2, [r7, #2]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001e48:	e003      	b.n	8001e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001e4a:	887b      	ldrh	r3, [r7, #2]
 8001e4c:	041a      	lsls	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	619a      	str	r2, [r3, #24]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e70:	887a      	ldrh	r2, [r7, #2]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	041a      	lsls	r2, r3, #16
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43d9      	mvns	r1, r3
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	400b      	ands	r3, r1
 8001e80:	431a      	orrs	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8001e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001ea4:	88fb      	ldrh	r3, [r7, #6]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d008      	beq.n	8001ebe <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001eac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001eb6:	88fb      	ldrh	r3, [r7, #6]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe fcc7 	bl	800084c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e08b      	b.n	8001ff2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d106      	bne.n	8001ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7fe fdea 	bl	8000ac8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2224      	movs	r2, #36	@ 0x24
 8001ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0201 	bic.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d107      	bne.n	8001f42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e006      	b.n	8001f50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d108      	bne.n	8001f6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	e007      	b.n	8001f7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b1d      	ldr	r3, [pc, #116]	@ (8001ffc <HAL_I2C_Init+0x134>)
 8001f86:	430b      	orrs	r3, r1
 8001f88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691a      	ldr	r2, [r3, #16]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69d9      	ldr	r1, [r3, #28]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a1a      	ldr	r2, [r3, #32]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2220      	movs	r2, #32
 8001fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	02008000 	.word	0x02008000

08002000 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	4608      	mov	r0, r1
 800200a:	4611      	mov	r1, r2
 800200c:	461a      	mov	r2, r3
 800200e:	4603      	mov	r3, r0
 8002010:	817b      	strh	r3, [r7, #10]
 8002012:	460b      	mov	r3, r1
 8002014:	813b      	strh	r3, [r7, #8]
 8002016:	4613      	mov	r3, r2
 8002018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b20      	cmp	r3, #32
 8002024:	f040 80f9 	bne.w	800221a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <HAL_I2C_Mem_Write+0x34>
 800202e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800203a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0ed      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_I2C_Mem_Write+0x4e>
 800204a:	2302      	movs	r3, #2
 800204c:	e0e6      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002056:	f7ff fba5 	bl	80017a4 <HAL_GetTick>
 800205a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2319      	movs	r3, #25
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 fac3 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0d1      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2221      	movs	r2, #33	@ 0x21
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2240      	movs	r2, #64	@ 0x40
 8002084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a3a      	ldr	r2, [r7, #32]
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002098:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020a0:	88f8      	ldrh	r0, [r7, #6]
 80020a2:	893a      	ldrh	r2, [r7, #8]
 80020a4:	8979      	ldrh	r1, [r7, #10]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	4603      	mov	r3, r0
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f9d3 	bl	800245c <I2C_RequestMemoryWrite>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0a9      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2bff      	cmp	r3, #255	@ 0xff
 80020d0:	d90e      	bls.n	80020f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	22ff      	movs	r2, #255	@ 0xff
 80020d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	8979      	ldrh	r1, [r7, #10]
 80020e0:	2300      	movs	r3, #0
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 fc47 	bl	800297c <I2C_TransferConfig>
 80020ee:	e00f      	b.n	8002110 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	8979      	ldrh	r1, [r7, #10]
 8002102:	2300      	movs	r3, #0
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 fc36 	bl	800297c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 fac6 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e07b      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	781a      	ldrb	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d034      	beq.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002162:	2b00      	cmp	r3, #0
 8002164:	d130      	bne.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216c:	2200      	movs	r2, #0
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f000 fa3f 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e04d      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	2bff      	cmp	r3, #255	@ 0xff
 8002188:	d90e      	bls.n	80021a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	22ff      	movs	r2, #255	@ 0xff
 800218e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002194:	b2da      	uxtb	r2, r3
 8002196:	8979      	ldrh	r1, [r7, #10]
 8002198:	2300      	movs	r3, #0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 fbeb 	bl	800297c <I2C_TransferConfig>
 80021a6:	e00f      	b.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	8979      	ldrh	r1, [r7, #10]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fbda 	bl	800297c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d19e      	bne.n	8002110 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 faac 	bl	8002734 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e01a      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2220      	movs	r2, #32
 80021ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <HAL_I2C_Mem_Write+0x224>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e000      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
  }
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	fe00e800 	.word	0xfe00e800

08002228 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	461a      	mov	r2, r3
 8002236:	4603      	mov	r3, r0
 8002238:	817b      	strh	r3, [r7, #10]
 800223a:	460b      	mov	r3, r1
 800223c:	813b      	strh	r3, [r7, #8]
 800223e:	4613      	mov	r3, r2
 8002240:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b20      	cmp	r3, #32
 800224c:	f040 80fd 	bne.w	800244a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <HAL_I2C_Mem_Read+0x34>
 8002256:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002258:	2b00      	cmp	r3, #0
 800225a:	d105      	bne.n	8002268 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002262:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0f1      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Mem_Read+0x4e>
 8002272:	2302      	movs	r3, #2
 8002274:	e0ea      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800227e:	f7ff fa91 	bl	80017a4 <HAL_GetTick>
 8002282:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	2319      	movs	r3, #25
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 f9af 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0d5      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2222      	movs	r2, #34	@ 0x22
 80022a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2240      	movs	r2, #64	@ 0x40
 80022ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2200      	movs	r2, #0
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a3a      	ldr	r2, [r7, #32]
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80022c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022c8:	88f8      	ldrh	r0, [r7, #6]
 80022ca:	893a      	ldrh	r2, [r7, #8]
 80022cc:	8979      	ldrh	r1, [r7, #10]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	4603      	mov	r3, r0
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 f913 	bl	8002504 <I2C_RequestMemoryRead>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0ad      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	2bff      	cmp	r3, #255	@ 0xff
 80022f8:	d90e      	bls.n	8002318 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	22ff      	movs	r2, #255	@ 0xff
 80022fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002304:	b2da      	uxtb	r2, r3
 8002306:	8979      	ldrh	r1, [r7, #10]
 8002308:	4b52      	ldr	r3, [pc, #328]	@ (8002454 <HAL_I2C_Mem_Read+0x22c>)
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fb33 	bl	800297c <I2C_TransferConfig>
 8002316:	e00f      	b.n	8002338 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800231c:	b29a      	uxth	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002326:	b2da      	uxtb	r2, r3
 8002328:	8979      	ldrh	r1, [r7, #10]
 800232a:	4b4a      	ldr	r3, [pc, #296]	@ (8002454 <HAL_I2C_Mem_Read+0x22c>)
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fb22 	bl	800297c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233e:	2200      	movs	r2, #0
 8002340:	2104      	movs	r1, #4
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f956 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e07c      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800236e:	3b01      	subs	r3, #1
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800237a:	b29b      	uxth	r3, r3
 800237c:	3b01      	subs	r3, #1
 800237e:	b29a      	uxth	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002388:	b29b      	uxth	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d034      	beq.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002392:	2b00      	cmp	r3, #0
 8002394:	d130      	bne.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239c:	2200      	movs	r2, #0
 800239e:	2180      	movs	r1, #128	@ 0x80
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f927 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e04d      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2bff      	cmp	r3, #255	@ 0xff
 80023b8:	d90e      	bls.n	80023d8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	22ff      	movs	r2, #255	@ 0xff
 80023be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	2300      	movs	r3, #0
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 fad3 	bl	800297c <I2C_TransferConfig>
 80023d6:	e00f      	b.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	8979      	ldrh	r1, [r7, #10]
 80023ea:	2300      	movs	r3, #0
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fac2 	bl	800297c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d19a      	bne.n	8002338 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 f994 	bl	8002734 <I2C_WaitOnSTOPFlagUntilTimeout>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e01a      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2220      	movs	r2, #32
 800241c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_I2C_Mem_Read+0x230>)
 800242a:	400b      	ands	r3, r1
 800242c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2220      	movs	r2, #32
 8002432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800244a:	2302      	movs	r3, #2
  }
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	80002400 	.word	0x80002400
 8002458:	fe00e800 	.word	0xfe00e800

0800245c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af02      	add	r7, sp, #8
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	4608      	mov	r0, r1
 8002466:	4611      	mov	r1, r2
 8002468:	461a      	mov	r2, r3
 800246a:	4603      	mov	r3, r0
 800246c:	817b      	strh	r3, [r7, #10]
 800246e:	460b      	mov	r3, r1
 8002470:	813b      	strh	r3, [r7, #8]
 8002472:	4613      	mov	r3, r2
 8002474:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002476:	88fb      	ldrh	r3, [r7, #6]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	8979      	ldrh	r1, [r7, #10]
 800247c:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <I2C_RequestMemoryWrite+0xa4>)
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 fa79 	bl	800297c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	69b9      	ldr	r1, [r7, #24]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f909 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e02c      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d105      	bne.n	80024b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024a4:	893b      	ldrh	r3, [r7, #8]
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80024ae:	e015      	b.n	80024dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80024b0:	893b      	ldrh	r3, [r7, #8]
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024be:	69fa      	ldr	r2, [r7, #28]
 80024c0:	69b9      	ldr	r1, [r7, #24]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 f8ef 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e012      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024d2:	893b      	ldrh	r3, [r7, #8]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	2200      	movs	r2, #0
 80024e4:	2180      	movs	r1, #128	@ 0x80
 80024e6:	68f8      	ldr	r0, [r7, #12]
 80024e8:	f000 f884 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	80002000 	.word	0x80002000

08002504 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	4608      	mov	r0, r1
 800250e:	4611      	mov	r1, r2
 8002510:	461a      	mov	r2, r3
 8002512:	4603      	mov	r3, r0
 8002514:	817b      	strh	r3, [r7, #10]
 8002516:	460b      	mov	r3, r1
 8002518:	813b      	strh	r3, [r7, #8]
 800251a:	4613      	mov	r3, r2
 800251c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800251e:	88fb      	ldrh	r3, [r7, #6]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	8979      	ldrh	r1, [r7, #10]
 8002524:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <I2C_RequestMemoryRead+0xa4>)
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2300      	movs	r3, #0
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 fa26 	bl	800297c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	69b9      	ldr	r1, [r7, #24]
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f8b6 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e02c      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d105      	bne.n	8002556 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800254a:	893b      	ldrh	r3, [r7, #8]
 800254c:	b2da      	uxtb	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	629a      	str	r2, [r3, #40]	@ 0x28
 8002554:	e015      	b.n	8002582 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002556:	893b      	ldrh	r3, [r7, #8]
 8002558:	0a1b      	lsrs	r3, r3, #8
 800255a:	b29b      	uxth	r3, r3
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002564:	69fa      	ldr	r2, [r7, #28]
 8002566:	69b9      	ldr	r1, [r7, #24]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f000 f89c 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e012      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002578:	893b      	ldrh	r3, [r7, #8]
 800257a:	b2da      	uxtb	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2200      	movs	r2, #0
 800258a:	2140      	movs	r1, #64	@ 0x40
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 f831 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	80002000 	.word	0x80002000

080025ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d103      	bne.n	80025ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2200      	movs	r2, #0
 80025c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d007      	beq.n	80025e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699a      	ldr	r2, [r3, #24]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	619a      	str	r2, [r3, #24]
  }
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	4613      	mov	r3, r2
 8002602:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002604:	e03b      	b.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	6839      	ldr	r1, [r7, #0]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f8d6 	bl	80027bc <I2C_IsErrorOccurred>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e041      	b.n	800269e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002620:	d02d      	beq.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002622:	f7ff f8bf 	bl	80017a4 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d122      	bne.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699a      	ldr	r2, [r3, #24]
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4013      	ands	r3, r2
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	429a      	cmp	r2, r3
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	429a      	cmp	r2, r3
 8002654:	d113      	bne.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f043 0220 	orr.w	r2, r3, #32
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e00f      	b.n	800269e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699a      	ldr	r2, [r3, #24]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4013      	ands	r3, r2
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	429a      	cmp	r2, r3
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	429a      	cmp	r2, r3
 800269a:	d0b4      	beq.n	8002606 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b084      	sub	sp, #16
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026b2:	e033      	b.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 f87f 	bl	80027bc <I2C_IsErrorOccurred>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e031      	b.n	800272c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ce:	d025      	beq.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026d0:	f7ff f868 	bl	80017a4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d302      	bcc.n	80026e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d11a      	bne.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d013      	beq.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	f043 0220 	orr.w	r2, r3, #32
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e007      	b.n	800272c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b02      	cmp	r3, #2
 8002728:	d1c4      	bne.n	80026b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002740:	e02f      	b.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	68b9      	ldr	r1, [r7, #8]
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 f838 	bl	80027bc <I2C_IsErrorOccurred>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e02d      	b.n	80027b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002756:	f7ff f825 	bl	80017a4 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	429a      	cmp	r2, r3
 8002764:	d302      	bcc.n	800276c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d11a      	bne.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	2b20      	cmp	r3, #32
 8002778:	d013      	beq.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f043 0220 	orr.w	r2, r3, #32
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e007      	b.n	80027b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b20      	cmp	r3, #32
 80027ae:	d1c8      	bne.n	8002742 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	@ 0x28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d068      	beq.n	80028ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2210      	movs	r2, #16
 80027ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027f0:	e049      	b.n	8002886 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d045      	beq.n	8002886 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027fa:	f7fe ffd3 	bl	80017a4 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	429a      	cmp	r2, r3
 8002808:	d302      	bcc.n	8002810 <I2C_IsErrorOccurred+0x54>
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d13a      	bne.n	8002886 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002822:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800282e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002832:	d121      	bne.n	8002878 <I2C_IsErrorOccurred+0xbc>
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800283a:	d01d      	beq.n	8002878 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800283c:	7cfb      	ldrb	r3, [r7, #19]
 800283e:	2b20      	cmp	r3, #32
 8002840:	d01a      	beq.n	8002878 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002850:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002852:	f7fe ffa7 	bl	80017a4 <HAL_GetTick>
 8002856:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002858:	e00e      	b.n	8002878 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800285a:	f7fe ffa3 	bl	80017a4 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b19      	cmp	r3, #25
 8002866:	d907      	bls.n	8002878 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	f043 0320 	orr.w	r3, r3, #32
 800286e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002876:	e006      	b.n	8002886 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f003 0320 	and.w	r3, r3, #32
 8002882:	2b20      	cmp	r3, #32
 8002884:	d1e9      	bne.n	800285a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b20      	cmp	r3, #32
 8002892:	d003      	beq.n	800289c <I2C_IsErrorOccurred+0xe0>
 8002894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0aa      	beq.n	80027f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800289c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d103      	bne.n	80028ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2220      	movs	r2, #32
 80028aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80028ac:	6a3b      	ldr	r3, [r7, #32]
 80028ae:	f043 0304 	orr.w	r3, r3, #4
 80028b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00b      	beq.n	8002906 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	f043 0308 	orr.w	r3, r3, #8
 80028f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00b      	beq.n	8002928 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002910:	6a3b      	ldr	r3, [r7, #32]
 8002912:	f043 0302 	orr.w	r3, r3, #2
 8002916:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002920:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800292c:	2b00      	cmp	r3, #0
 800292e:	d01c      	beq.n	800296a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f7ff fe3b 	bl	80025ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6859      	ldr	r1, [r3, #4]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <I2C_IsErrorOccurred+0x1bc>)
 8002942:	400b      	ands	r3, r1
 8002944:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2220      	movs	r2, #32
 8002956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800296a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800296e:	4618      	mov	r0, r3
 8002970:	3728      	adds	r7, #40	@ 0x28
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	fe00e800 	.word	0xfe00e800

0800297c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800297c:	b480      	push	{r7}
 800297e:	b087      	sub	sp, #28
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	817b      	strh	r3, [r7, #10]
 800298a:	4613      	mov	r3, r2
 800298c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800298e:	897b      	ldrh	r3, [r7, #10]
 8002990:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002994:	7a7b      	ldrb	r3, [r7, #9]
 8002996:	041b      	lsls	r3, r3, #16
 8002998:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800299c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	0d5b      	lsrs	r3, r3, #21
 80029b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80029ba:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <I2C_TransferConfig+0x60>)
 80029bc:	430b      	orrs	r3, r1
 80029be:	43db      	mvns	r3, r3
 80029c0:	ea02 0103 	and.w	r1, r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	03ff63ff 	.word	0x03ff63ff

080029e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b20      	cmp	r3, #32
 80029f4:	d138      	bne.n	8002a68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e032      	b.n	8002a6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2224      	movs	r2, #36	@ 0x24
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6819      	ldr	r1, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b085      	sub	sp, #20
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
 8002a7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b20      	cmp	r3, #32
 8002a8a:	d139      	bne.n	8002b00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e033      	b.n	8002b02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2224      	movs	r2, #36	@ 0x24
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ac8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2220      	movs	r2, #32
 8002af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b00:	2302      	movs	r3, #2
  }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
	...

08002b10 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <HAL_PWREx_ConfigSupply+0x70>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d00a      	beq.n	8002b3a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002b24:	4b16      	ldr	r3, [pc, #88]	@ (8002b80 <HAL_PWREx_ConfigSupply+0x70>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d001      	beq.n	8002b36 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e01f      	b.n	8002b76 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	e01d      	b.n	8002b76 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b3a:	4b11      	ldr	r3, [pc, #68]	@ (8002b80 <HAL_PWREx_ConfigSupply+0x70>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f023 0207 	bic.w	r2, r3, #7
 8002b42:	490f      	ldr	r1, [pc, #60]	@ (8002b80 <HAL_PWREx_ConfigSupply+0x70>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002b4a:	f7fe fe2b 	bl	80017a4 <HAL_GetTick>
 8002b4e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b50:	e009      	b.n	8002b66 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b52:	f7fe fe27 	bl	80017a4 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b60:	d901      	bls.n	8002b66 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e007      	b.n	8002b76 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b66:	4b06      	ldr	r3, [pc, #24]	@ (8002b80 <HAL_PWREx_ConfigSupply+0x70>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b72:	d1ee      	bne.n	8002b52 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	58024800 	.word	0x58024800

08002b84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	@ 0x30
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	f000 bc48 	b.w	8003428 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 8088 	beq.w	8002cb6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ba6:	4b99      	ldr	r3, [pc, #612]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002bb0:	4b96      	ldr	r3, [pc, #600]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb8:	2b10      	cmp	r3, #16
 8002bba:	d007      	beq.n	8002bcc <HAL_RCC_OscConfig+0x48>
 8002bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bbe:	2b18      	cmp	r3, #24
 8002bc0:	d111      	bne.n	8002be6 <HAL_RCC_OscConfig+0x62>
 8002bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d10c      	bne.n	8002be6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bcc:	4b8f      	ldr	r3, [pc, #572]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d06d      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x130>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d169      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	f000 bc21 	b.w	8003428 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bee:	d106      	bne.n	8002bfe <HAL_RCC_OscConfig+0x7a>
 8002bf0:	4b86      	ldr	r3, [pc, #536]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a85      	ldr	r2, [pc, #532]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	e02e      	b.n	8002c5c <HAL_RCC_OscConfig+0xd8>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10c      	bne.n	8002c20 <HAL_RCC_OscConfig+0x9c>
 8002c06:	4b81      	ldr	r3, [pc, #516]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a80      	ldr	r2, [pc, #512]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c10:	6013      	str	r3, [r2, #0]
 8002c12:	4b7e      	ldr	r3, [pc, #504]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a7d      	ldr	r2, [pc, #500]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	e01d      	b.n	8002c5c <HAL_RCC_OscConfig+0xd8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c28:	d10c      	bne.n	8002c44 <HAL_RCC_OscConfig+0xc0>
 8002c2a:	4b78      	ldr	r3, [pc, #480]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a77      	ldr	r2, [pc, #476]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	4b75      	ldr	r3, [pc, #468]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a74      	ldr	r2, [pc, #464]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e00b      	b.n	8002c5c <HAL_RCC_OscConfig+0xd8>
 8002c44:	4b71      	ldr	r3, [pc, #452]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a70      	ldr	r2, [pc, #448]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	4b6e      	ldr	r3, [pc, #440]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a6d      	ldr	r2, [pc, #436]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d013      	beq.n	8002c8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c64:	f7fe fd9e 	bl	80017a4 <HAL_GetTick>
 8002c68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c6c:	f7fe fd9a 	bl	80017a4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b64      	cmp	r3, #100	@ 0x64
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e3d4      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c7e:	4b63      	ldr	r3, [pc, #396]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f0      	beq.n	8002c6c <HAL_RCC_OscConfig+0xe8>
 8002c8a:	e014      	b.n	8002cb6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8c:	f7fe fd8a 	bl	80017a4 <HAL_GetTick>
 8002c90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c94:	f7fe fd86 	bl	80017a4 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b64      	cmp	r3, #100	@ 0x64
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e3c0      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ca6:	4b59      	ldr	r3, [pc, #356]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x110>
 8002cb2:	e000      	b.n	8002cb6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 80ca 	beq.w	8002e58 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc4:	4b51      	ldr	r3, [pc, #324]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ccc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cce:	4b4f      	ldr	r3, [pc, #316]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d007      	beq.n	8002cea <HAL_RCC_OscConfig+0x166>
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	2b18      	cmp	r3, #24
 8002cde:	d156      	bne.n	8002d8e <HAL_RCC_OscConfig+0x20a>
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0303 	and.w	r3, r3, #3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d151      	bne.n	8002d8e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cea:	4b48      	ldr	r3, [pc, #288]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0304 	and.w	r3, r3, #4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d005      	beq.n	8002d02 <HAL_RCC_OscConfig+0x17e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e392      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d02:	4b42      	ldr	r3, [pc, #264]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 0219 	bic.w	r2, r3, #25
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	493f      	ldr	r1, [pc, #252]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d14:	f7fe fd46 	bl	80017a4 <HAL_GetTick>
 8002d18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d1c:	f7fe fd42 	bl	80017a4 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e37c      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d2e:	4b37      	ldr	r3, [pc, #220]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	f7fe fd63 	bl	8001804 <HAL_GetREVID>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d817      	bhi.n	8002d78 <HAL_RCC_OscConfig+0x1f4>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b40      	cmp	r3, #64	@ 0x40
 8002d4e:	d108      	bne.n	8002d62 <HAL_RCC_OscConfig+0x1de>
 8002d50:	4b2e      	ldr	r3, [pc, #184]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002d58:	4a2c      	ldr	r2, [pc, #176]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d5e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d60:	e07a      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d62:	4b2a      	ldr	r3, [pc, #168]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	031b      	lsls	r3, r3, #12
 8002d70:	4926      	ldr	r1, [pc, #152]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d76:	e06f      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d78:	4b24      	ldr	r3, [pc, #144]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	061b      	lsls	r3, r3, #24
 8002d86:	4921      	ldr	r1, [pc, #132]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d8c:	e064      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d047      	beq.n	8002e26 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d96:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 0219 	bic.w	r2, r3, #25
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	491a      	ldr	r1, [pc, #104]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da8:	f7fe fcfc 	bl	80017a4 <HAL_GetTick>
 8002dac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db0:	f7fe fcf8 	bl	80017a4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e332      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dc2:	4b12      	ldr	r3, [pc, #72]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dce:	f7fe fd19 	bl	8001804 <HAL_GetREVID>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d819      	bhi.n	8002e10 <HAL_RCC_OscConfig+0x28c>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2b40      	cmp	r3, #64	@ 0x40
 8002de2:	d108      	bne.n	8002df6 <HAL_RCC_OscConfig+0x272>
 8002de4:	4b09      	ldr	r3, [pc, #36]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002dec:	4a07      	ldr	r2, [pc, #28]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df2:	6053      	str	r3, [r2, #4]
 8002df4:	e030      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
 8002df6:	4b05      	ldr	r3, [pc, #20]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	031b      	lsls	r3, r3, #12
 8002e04:	4901      	ldr	r1, [pc, #4]	@ (8002e0c <HAL_RCC_OscConfig+0x288>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
 8002e0a:	e025      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
 8002e0c:	58024400 	.word	0x58024400
 8002e10:	4b9a      	ldr	r3, [pc, #616]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	061b      	lsls	r3, r3, #24
 8002e1e:	4997      	ldr	r1, [pc, #604]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
 8002e24:	e018      	b.n	8002e58 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e26:	4b95      	ldr	r3, [pc, #596]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a94      	ldr	r2, [pc, #592]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e2c:	f023 0301 	bic.w	r3, r3, #1
 8002e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7fe fcb7 	bl	80017a4 <HAL_GetTick>
 8002e36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3a:	f7fe fcb3 	bl	80017a4 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e2ed      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e4c:	4b8b      	ldr	r3, [pc, #556]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f0      	bne.n	8002e3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0310 	and.w	r3, r3, #16
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 80a9 	beq.w	8002fb8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e66:	4b85      	ldr	r3, [pc, #532]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e70:	4b82      	ldr	r3, [pc, #520]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e74:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d007      	beq.n	8002e8c <HAL_RCC_OscConfig+0x308>
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	2b18      	cmp	r3, #24
 8002e80:	d13a      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x374>
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d135      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e8c:	4b7b      	ldr	r3, [pc, #492]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d005      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x320>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	2b80      	cmp	r3, #128	@ 0x80
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e2c1      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ea4:	f7fe fcae 	bl	8001804 <HAL_GetREVID>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d817      	bhi.n	8002ee2 <HAL_RCC_OscConfig+0x35e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	2b20      	cmp	r3, #32
 8002eb8:	d108      	bne.n	8002ecc <HAL_RCC_OscConfig+0x348>
 8002eba:	4b70      	ldr	r3, [pc, #448]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ec2:	4a6e      	ldr	r2, [pc, #440]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ec4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ec8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002eca:	e075      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	069b      	lsls	r3, r3, #26
 8002eda:	4968      	ldr	r1, [pc, #416]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ee0:	e06a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ee2:	4b66      	ldr	r3, [pc, #408]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	061b      	lsls	r3, r3, #24
 8002ef0:	4962      	ldr	r1, [pc, #392]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ef6:	e05f      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d042      	beq.n	8002f86 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002f00:	4b5e      	ldr	r3, [pc, #376]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a5d      	ldr	r2, [pc, #372]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe fc4a 	bl	80017a4 <HAL_GetTick>
 8002f10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f14:	f7fe fc46 	bl	80017a4 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e280      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f26:	4b55      	ldr	r3, [pc, #340]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f32:	f7fe fc67 	bl	8001804 <HAL_GetREVID>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d817      	bhi.n	8002f70 <HAL_RCC_OscConfig+0x3ec>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d108      	bne.n	8002f5a <HAL_RCC_OscConfig+0x3d6>
 8002f48:	4b4c      	ldr	r3, [pc, #304]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002f50:	4a4a      	ldr	r2, [pc, #296]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f56:	6053      	str	r3, [r2, #4]
 8002f58:	e02e      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
 8002f5a:	4b48      	ldr	r3, [pc, #288]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	069b      	lsls	r3, r3, #26
 8002f68:	4944      	ldr	r1, [pc, #272]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	604b      	str	r3, [r1, #4]
 8002f6e:	e023      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
 8002f70:	4b42      	ldr	r3, [pc, #264]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	061b      	lsls	r3, r3, #24
 8002f7e:	493f      	ldr	r1, [pc, #252]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60cb      	str	r3, [r1, #12]
 8002f84:	e018      	b.n	8002fb8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f86:	4b3d      	ldr	r3, [pc, #244]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a3c      	ldr	r2, [pc, #240]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002f8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f92:	f7fe fc07 	bl	80017a4 <HAL_GetTick>
 8002f96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f9a:	f7fe fc03 	bl	80017a4 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e23d      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002fac:	4b33      	ldr	r3, [pc, #204]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1f0      	bne.n	8002f9a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d036      	beq.n	8003032 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d019      	beq.n	8003000 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fd0:	4a2a      	ldr	r2, [pc, #168]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd8:	f7fe fbe4 	bl	80017a4 <HAL_GetTick>
 8002fdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7fe fbe0 	bl	80017a4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e21a      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ff2:	4b22      	ldr	r3, [pc, #136]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8002ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0f0      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x45c>
 8002ffe:	e018      	b.n	8003032 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003000:	4b1e      	ldr	r3, [pc, #120]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8003002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003004:	4a1d      	ldr	r2, [pc, #116]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300c:	f7fe fbca 	bl	80017a4 <HAL_GetTick>
 8003010:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003014:	f7fe fbc6 	bl	80017a4 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e200      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003026:	4b15      	ldr	r3, [pc, #84]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8003028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0320 	and.w	r3, r3, #32
 800303a:	2b00      	cmp	r3, #0
 800303c:	d039      	beq.n	80030b2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d01c      	beq.n	8003080 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003046:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a0c      	ldr	r2, [pc, #48]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 800304c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003050:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003052:	f7fe fba7 	bl	80017a4 <HAL_GetTick>
 8003056:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800305a:	f7fe fba3 	bl	80017a4 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e1dd      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800306c:	4b03      	ldr	r3, [pc, #12]	@ (800307c <HAL_RCC_OscConfig+0x4f8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x4d6>
 8003078:	e01b      	b.n	80030b2 <HAL_RCC_OscConfig+0x52e>
 800307a:	bf00      	nop
 800307c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003080:	4b9b      	ldr	r3, [pc, #620]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a9a      	ldr	r2, [pc, #616]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003086:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800308a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800308c:	f7fe fb8a 	bl	80017a4 <HAL_GetTick>
 8003090:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003092:	e008      	b.n	80030a6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003094:	f7fe fb86 	bl	80017a4 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e1c0      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030a6:	4b92      	ldr	r3, [pc, #584]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1f0      	bne.n	8003094 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0304 	and.w	r3, r3, #4
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 8081 	beq.w	80031c2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80030c0:	4b8c      	ldr	r3, [pc, #560]	@ (80032f4 <HAL_RCC_OscConfig+0x770>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a8b      	ldr	r2, [pc, #556]	@ (80032f4 <HAL_RCC_OscConfig+0x770>)
 80030c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030cc:	f7fe fb6a 	bl	80017a4 <HAL_GetTick>
 80030d0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d4:	f7fe fb66 	bl	80017a4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	@ 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e1a0      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030e6:	4b83      	ldr	r3, [pc, #524]	@ (80032f4 <HAL_RCC_OscConfig+0x770>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f0      	beq.n	80030d4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d106      	bne.n	8003108 <HAL_RCC_OscConfig+0x584>
 80030fa:	4b7d      	ldr	r3, [pc, #500]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80030fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fe:	4a7c      	ldr	r2, [pc, #496]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6713      	str	r3, [r2, #112]	@ 0x70
 8003106:	e02d      	b.n	8003164 <HAL_RCC_OscConfig+0x5e0>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10c      	bne.n	800312a <HAL_RCC_OscConfig+0x5a6>
 8003110:	4b77      	ldr	r3, [pc, #476]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4a76      	ldr	r2, [pc, #472]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003116:	f023 0301 	bic.w	r3, r3, #1
 800311a:	6713      	str	r3, [r2, #112]	@ 0x70
 800311c:	4b74      	ldr	r3, [pc, #464]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	4a73      	ldr	r2, [pc, #460]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003122:	f023 0304 	bic.w	r3, r3, #4
 8003126:	6713      	str	r3, [r2, #112]	@ 0x70
 8003128:	e01c      	b.n	8003164 <HAL_RCC_OscConfig+0x5e0>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b05      	cmp	r3, #5
 8003130:	d10c      	bne.n	800314c <HAL_RCC_OscConfig+0x5c8>
 8003132:	4b6f      	ldr	r3, [pc, #444]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003136:	4a6e      	ldr	r2, [pc, #440]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	6713      	str	r3, [r2, #112]	@ 0x70
 800313e:	4b6c      	ldr	r3, [pc, #432]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	4a6b      	ldr	r2, [pc, #428]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	6713      	str	r3, [r2, #112]	@ 0x70
 800314a:	e00b      	b.n	8003164 <HAL_RCC_OscConfig+0x5e0>
 800314c:	4b68      	ldr	r3, [pc, #416]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003150:	4a67      	ldr	r2, [pc, #412]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	6713      	str	r3, [r2, #112]	@ 0x70
 8003158:	4b65      	ldr	r3, [pc, #404]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800315a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315c:	4a64      	ldr	r2, [pc, #400]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800315e:	f023 0304 	bic.w	r3, r3, #4
 8003162:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d015      	beq.n	8003198 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316c:	f7fe fb1a 	bl	80017a4 <HAL_GetTick>
 8003170:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003172:	e00a      	b.n	800318a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003174:	f7fe fb16 	bl	80017a4 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e14e      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800318a:	4b59      	ldr	r3, [pc, #356]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0ee      	beq.n	8003174 <HAL_RCC_OscConfig+0x5f0>
 8003196:	e014      	b.n	80031c2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003198:	f7fe fb04 	bl	80017a4 <HAL_GetTick>
 800319c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800319e:	e00a      	b.n	80031b6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a0:	f7fe fb00 	bl	80017a4 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e138      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80031b6:	4b4e      	ldr	r3, [pc, #312]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80031b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1ee      	bne.n	80031a0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 812d 	beq.w	8003426 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80031cc:	4b48      	ldr	r3, [pc, #288]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031d4:	2b18      	cmp	r3, #24
 80031d6:	f000 80bd 	beq.w	8003354 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	2b02      	cmp	r3, #2
 80031e0:	f040 809e 	bne.w	8003320 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e4:	4b42      	ldr	r3, [pc, #264]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a41      	ldr	r2, [pc, #260]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80031ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f0:	f7fe fad8 	bl	80017a4 <HAL_GetTick>
 80031f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fe fad4 	bl	80017a4 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e10e      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800320a:	4b39      	ldr	r3, [pc, #228]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003216:	4b36      	ldr	r3, [pc, #216]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003218:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800321a:	4b37      	ldr	r3, [pc, #220]	@ (80032f8 <HAL_RCC_OscConfig+0x774>)
 800321c:	4013      	ands	r3, r2
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003226:	0112      	lsls	r2, r2, #4
 8003228:	430a      	orrs	r2, r1
 800322a:	4931      	ldr	r1, [pc, #196]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800322c:	4313      	orrs	r3, r2
 800322e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003234:	3b01      	subs	r3, #1
 8003236:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800323e:	3b01      	subs	r3, #1
 8003240:	025b      	lsls	r3, r3, #9
 8003242:	b29b      	uxth	r3, r3
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324a:	3b01      	subs	r3, #1
 800324c:	041b      	lsls	r3, r3, #16
 800324e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003258:	3b01      	subs	r3, #1
 800325a:	061b      	lsls	r3, r3, #24
 800325c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003260:	4923      	ldr	r1, [pc, #140]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003262:	4313      	orrs	r3, r2
 8003264:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003266:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326a:	4a21      	ldr	r2, [pc, #132]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800326c:	f023 0301 	bic.w	r3, r3, #1
 8003270:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003272:	4b1f      	ldr	r3, [pc, #124]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003276:	4b21      	ldr	r3, [pc, #132]	@ (80032fc <HAL_RCC_OscConfig+0x778>)
 8003278:	4013      	ands	r3, r2
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800327e:	00d2      	lsls	r2, r2, #3
 8003280:	491b      	ldr	r1, [pc, #108]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003282:	4313      	orrs	r3, r2
 8003284:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003286:	4b1a      	ldr	r3, [pc, #104]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328a:	f023 020c 	bic.w	r2, r3, #12
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	4917      	ldr	r1, [pc, #92]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 8003294:	4313      	orrs	r3, r2
 8003296:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003298:	4b15      	ldr	r3, [pc, #84]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	f023 0202 	bic.w	r2, r3, #2
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a4:	4912      	ldr	r1, [pc, #72]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80032aa:	4b11      	ldr	r3, [pc, #68]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ae:	4a10      	ldr	r2, [pc, #64]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b6:	4b0e      	ldr	r3, [pc, #56]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ba:	4a0d      	ldr	r2, [pc, #52]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80032c2:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c6:	4a0a      	ldr	r2, [pc, #40]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80032ce:	4b08      	ldr	r3, [pc, #32]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d2:	4a07      	ldr	r2, [pc, #28]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032da:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a04      	ldr	r2, [pc, #16]	@ (80032f0 <HAL_RCC_OscConfig+0x76c>)
 80032e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e6:	f7fe fa5d 	bl	80017a4 <HAL_GetTick>
 80032ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032ec:	e011      	b.n	8003312 <HAL_RCC_OscConfig+0x78e>
 80032ee:	bf00      	nop
 80032f0:	58024400 	.word	0x58024400
 80032f4:	58024800 	.word	0x58024800
 80032f8:	fffffc0c 	.word	0xfffffc0c
 80032fc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003300:	f7fe fa50 	bl	80017a4 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e08a      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003312:	4b47      	ldr	r3, [pc, #284]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0x77c>
 800331e:	e082      	b.n	8003426 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003320:	4b43      	ldr	r3, [pc, #268]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a42      	ldr	r2, [pc, #264]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003326:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800332a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332c:	f7fe fa3a 	bl	80017a4 <HAL_GetTick>
 8003330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003334:	f7fe fa36 	bl	80017a4 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e070      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003346:	4b3a      	ldr	r3, [pc, #232]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f0      	bne.n	8003334 <HAL_RCC_OscConfig+0x7b0>
 8003352:	e068      	b.n	8003426 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003354:	4b36      	ldr	r3, [pc, #216]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003358:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800335a:	4b35      	ldr	r3, [pc, #212]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003364:	2b01      	cmp	r3, #1
 8003366:	d031      	beq.n	80033cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f003 0203 	and.w	r2, r3, #3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003372:	429a      	cmp	r2, r3
 8003374:	d12a      	bne.n	80033cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003382:	429a      	cmp	r2, r3
 8003384:	d122      	bne.n	80033cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003390:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d11a      	bne.n	80033cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	0a5b      	lsrs	r3, r3, #9
 800339a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d111      	bne.n	80033cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	0c1b      	lsrs	r3, r3, #16
 80033ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d108      	bne.n	80033cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	0e1b      	lsrs	r3, r3, #24
 80033be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e02b      	b.n	8003428 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80033d0:	4b17      	ldr	r3, [pc, #92]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 80033d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d4:	08db      	lsrs	r3, r3, #3
 80033d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d01f      	beq.n	8003426 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80033e6:	4b12      	ldr	r3, [pc, #72]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 80033e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ea:	4a11      	ldr	r2, [pc, #68]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033f2:	f7fe f9d7 	bl	80017a4 <HAL_GetTick>
 80033f6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80033f8:	bf00      	nop
 80033fa:	f7fe f9d3 	bl	80017a4 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	4293      	cmp	r3, r2
 8003404:	d0f9      	beq.n	80033fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003406:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003408:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800340a:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <HAL_RCC_OscConfig+0x8b0>)
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003412:	00d2      	lsls	r2, r2, #3
 8003414:	4906      	ldr	r1, [pc, #24]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003416:	4313      	orrs	r3, r2
 8003418:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341e:	4a04      	ldr	r2, [pc, #16]	@ (8003430 <HAL_RCC_OscConfig+0x8ac>)
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3730      	adds	r7, #48	@ 0x30
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	58024400 	.word	0x58024400
 8003434:	ffff0007 	.word	0xffff0007

08003438 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e19c      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800344c:	4b8a      	ldr	r3, [pc, #552]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 030f 	and.w	r3, r3, #15
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d910      	bls.n	800347c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345a:	4b87      	ldr	r3, [pc, #540]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f023 020f 	bic.w	r2, r3, #15
 8003462:	4985      	ldr	r1, [pc, #532]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800346a:	4b83      	ldr	r3, [pc, #524]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d001      	beq.n	800347c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e184      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0304 	and.w	r3, r3, #4
 8003484:	2b00      	cmp	r3, #0
 8003486:	d010      	beq.n	80034aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691a      	ldr	r2, [r3, #16]
 800348c:	4b7b      	ldr	r3, [pc, #492]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003494:	429a      	cmp	r2, r3
 8003496:	d908      	bls.n	80034aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003498:	4b78      	ldr	r3, [pc, #480]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	4975      	ldr	r1, [pc, #468]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d010      	beq.n	80034d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	695a      	ldr	r2, [r3, #20]
 80034ba:	4b70      	ldr	r3, [pc, #448]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d908      	bls.n	80034d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80034c6:	4b6d      	ldr	r3, [pc, #436]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	496a      	ldr	r1, [pc, #424]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0310 	and.w	r3, r3, #16
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d010      	beq.n	8003506 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	699a      	ldr	r2, [r3, #24]
 80034e8:	4b64      	ldr	r3, [pc, #400]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d908      	bls.n	8003506 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034f4:	4b61      	ldr	r3, [pc, #388]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80034f6:	69db      	ldr	r3, [r3, #28]
 80034f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	495e      	ldr	r1, [pc, #376]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003502:	4313      	orrs	r3, r2
 8003504:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0320 	and.w	r3, r3, #32
 800350e:	2b00      	cmp	r3, #0
 8003510:	d010      	beq.n	8003534 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69da      	ldr	r2, [r3, #28]
 8003516:	4b59      	ldr	r3, [pc, #356]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800351e:	429a      	cmp	r2, r3
 8003520:	d908      	bls.n	8003534 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003522:	4b56      	ldr	r3, [pc, #344]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	4953      	ldr	r1, [pc, #332]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003530:	4313      	orrs	r3, r2
 8003532:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d010      	beq.n	8003562 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	4b4d      	ldr	r3, [pc, #308]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	f003 030f 	and.w	r3, r3, #15
 800354c:	429a      	cmp	r2, r3
 800354e:	d908      	bls.n	8003562 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003550:	4b4a      	ldr	r3, [pc, #296]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f023 020f 	bic.w	r2, r3, #15
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	4947      	ldr	r1, [pc, #284]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800355e:	4313      	orrs	r3, r2
 8003560:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d055      	beq.n	800361a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800356e:	4b43      	ldr	r3, [pc, #268]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	4940      	ldr	r1, [pc, #256]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800357c:	4313      	orrs	r3, r2
 800357e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d107      	bne.n	8003598 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003588:	4b3c      	ldr	r3, [pc, #240]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d121      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e0f6      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2b03      	cmp	r3, #3
 800359e:	d107      	bne.n	80035b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035a0:	4b36      	ldr	r3, [pc, #216]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d115      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e0ea      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d107      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035b8:	4b30      	ldr	r3, [pc, #192]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0de      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035c8:	4b2c      	ldr	r3, [pc, #176]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0d6      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035d8:	4b28      	ldr	r3, [pc, #160]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	f023 0207 	bic.w	r2, r3, #7
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	4925      	ldr	r1, [pc, #148]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ea:	f7fe f8db 	bl	80017a4 <HAL_GetTick>
 80035ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f0:	e00a      	b.n	8003608 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f2:	f7fe f8d7 	bl	80017a4 <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003600:	4293      	cmp	r3, r2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e0be      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003608:	4b1c      	ldr	r3, [pc, #112]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	429a      	cmp	r2, r3
 8003618:	d1eb      	bne.n	80035f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d010      	beq.n	8003648 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	4b14      	ldr	r3, [pc, #80]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	429a      	cmp	r2, r3
 8003634:	d208      	bcs.n	8003648 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003636:	4b11      	ldr	r3, [pc, #68]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	f023 020f 	bic.w	r2, r3, #15
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	490e      	ldr	r1, [pc, #56]	@ (800367c <HAL_RCC_ClockConfig+0x244>)
 8003644:	4313      	orrs	r3, r2
 8003646:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003648:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 030f 	and.w	r3, r3, #15
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d214      	bcs.n	8003680 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b08      	ldr	r3, [pc, #32]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 020f 	bic.w	r2, r3, #15
 800365e:	4906      	ldr	r1, [pc, #24]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003666:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <HAL_RCC_ClockConfig+0x240>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 030f 	and.w	r3, r3, #15
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d005      	beq.n	8003680 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e086      	b.n	8003786 <HAL_RCC_ClockConfig+0x34e>
 8003678:	52002000 	.word	0x52002000
 800367c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d010      	beq.n	80036ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	4b3f      	ldr	r3, [pc, #252]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003698:	429a      	cmp	r2, r3
 800369a:	d208      	bcs.n	80036ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800369c:	4b3c      	ldr	r3, [pc, #240]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	4939      	ldr	r1, [pc, #228]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d010      	beq.n	80036dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695a      	ldr	r2, [r3, #20]
 80036be:	4b34      	ldr	r3, [pc, #208]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d208      	bcs.n	80036dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036ca:	4b31      	ldr	r3, [pc, #196]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	492e      	ldr	r1, [pc, #184]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d010      	beq.n	800370a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	699a      	ldr	r2, [r3, #24]
 80036ec:	4b28      	ldr	r3, [pc, #160]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d208      	bcs.n	800370a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80036f8:	4b25      	ldr	r3, [pc, #148]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	4922      	ldr	r1, [pc, #136]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003706:	4313      	orrs	r3, r2
 8003708:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0320 	and.w	r3, r3, #32
 8003712:	2b00      	cmp	r3, #0
 8003714:	d010      	beq.n	8003738 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69da      	ldr	r2, [r3, #28]
 800371a:	4b1d      	ldr	r3, [pc, #116]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003722:	429a      	cmp	r2, r3
 8003724:	d208      	bcs.n	8003738 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003726:	4b1a      	ldr	r3, [pc, #104]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	4917      	ldr	r1, [pc, #92]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003734:	4313      	orrs	r3, r2
 8003736:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003738:	f000 f834 	bl	80037a4 <HAL_RCC_GetSysClockFreq>
 800373c:	4602      	mov	r2, r0
 800373e:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	0a1b      	lsrs	r3, r3, #8
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	4912      	ldr	r1, [pc, #72]	@ (8003794 <HAL_RCC_ClockConfig+0x35c>)
 800374a:	5ccb      	ldrb	r3, [r1, r3]
 800374c:	f003 031f 	and.w	r3, r3, #31
 8003750:	fa22 f303 	lsr.w	r3, r2, r3
 8003754:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003756:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <HAL_RCC_ClockConfig+0x358>)
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	4a0d      	ldr	r2, [pc, #52]	@ (8003794 <HAL_RCC_ClockConfig+0x35c>)
 8003760:	5cd3      	ldrb	r3, [r2, r3]
 8003762:	f003 031f 	and.w	r3, r3, #31
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	fa22 f303 	lsr.w	r3, r2, r3
 800376c:	4a0a      	ldr	r2, [pc, #40]	@ (8003798 <HAL_RCC_ClockConfig+0x360>)
 800376e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003770:	4a0a      	ldr	r2, [pc, #40]	@ (800379c <HAL_RCC_ClockConfig+0x364>)
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003776:	4b0a      	ldr	r3, [pc, #40]	@ (80037a0 <HAL_RCC_ClockConfig+0x368>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7fd fd00 	bl	8001180 <HAL_InitTick>
 8003780:	4603      	mov	r3, r0
 8003782:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003784:	7bfb      	ldrb	r3, [r7, #15]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	58024400 	.word	0x58024400
 8003794:	0800d30c 	.word	0x0800d30c
 8003798:	24000004 	.word	0x24000004
 800379c:	24000000 	.word	0x24000000
 80037a0:	24000008 	.word	0x24000008

080037a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	@ 0x24
 80037a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037aa:	4bb3      	ldr	r3, [pc, #716]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037b2:	2b18      	cmp	r3, #24
 80037b4:	f200 8155 	bhi.w	8003a62 <HAL_RCC_GetSysClockFreq+0x2be>
 80037b8:	a201      	add	r2, pc, #4	@ (adr r2, 80037c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80037ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037be:	bf00      	nop
 80037c0:	08003825 	.word	0x08003825
 80037c4:	08003a63 	.word	0x08003a63
 80037c8:	08003a63 	.word	0x08003a63
 80037cc:	08003a63 	.word	0x08003a63
 80037d0:	08003a63 	.word	0x08003a63
 80037d4:	08003a63 	.word	0x08003a63
 80037d8:	08003a63 	.word	0x08003a63
 80037dc:	08003a63 	.word	0x08003a63
 80037e0:	0800384b 	.word	0x0800384b
 80037e4:	08003a63 	.word	0x08003a63
 80037e8:	08003a63 	.word	0x08003a63
 80037ec:	08003a63 	.word	0x08003a63
 80037f0:	08003a63 	.word	0x08003a63
 80037f4:	08003a63 	.word	0x08003a63
 80037f8:	08003a63 	.word	0x08003a63
 80037fc:	08003a63 	.word	0x08003a63
 8003800:	08003851 	.word	0x08003851
 8003804:	08003a63 	.word	0x08003a63
 8003808:	08003a63 	.word	0x08003a63
 800380c:	08003a63 	.word	0x08003a63
 8003810:	08003a63 	.word	0x08003a63
 8003814:	08003a63 	.word	0x08003a63
 8003818:	08003a63 	.word	0x08003a63
 800381c:	08003a63 	.word	0x08003a63
 8003820:	08003857 	.word	0x08003857
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003824:	4b94      	ldr	r3, [pc, #592]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d009      	beq.n	8003844 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003830:	4b91      	ldr	r3, [pc, #580]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	08db      	lsrs	r3, r3, #3
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	4a90      	ldr	r2, [pc, #576]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800383c:	fa22 f303 	lsr.w	r3, r2, r3
 8003840:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003842:	e111      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003844:	4b8d      	ldr	r3, [pc, #564]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003846:	61bb      	str	r3, [r7, #24]
      break;
 8003848:	e10e      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800384a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800384c:	61bb      	str	r3, [r7, #24]
      break;
 800384e:	e10b      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003850:	4b8c      	ldr	r3, [pc, #560]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003852:	61bb      	str	r3, [r7, #24]
      break;
 8003854:	e108      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003856:	4b88      	ldr	r3, [pc, #544]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003860:	4b85      	ldr	r3, [pc, #532]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800386a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800386c:	4b82      	ldr	r3, [pc, #520]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800386e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003876:	4b80      	ldr	r3, [pc, #512]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800387a:	08db      	lsrs	r3, r3, #3
 800387c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	fb02 f303 	mul.w	r3, r2, r3
 8003886:	ee07 3a90 	vmov	s15, r3
 800388a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800388e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	2b00      	cmp	r3, #0
 8003896:	f000 80e1 	beq.w	8003a5c <HAL_RCC_GetSysClockFreq+0x2b8>
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b02      	cmp	r3, #2
 800389e:	f000 8083 	beq.w	80039a8 <HAL_RCC_GetSysClockFreq+0x204>
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	f200 80a1 	bhi.w	80039ec <HAL_RCC_GetSysClockFreq+0x248>
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_RCC_GetSysClockFreq+0x114>
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d056      	beq.n	8003964 <HAL_RCC_GetSysClockFreq+0x1c0>
 80038b6:	e099      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d02d      	beq.n	8003920 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80038c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	08db      	lsrs	r3, r3, #3
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	4a6b      	ldr	r2, [pc, #428]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038d0:	fa22 f303 	lsr.w	r3, r2, r3
 80038d4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	ee07 3a90 	vmov	s15, r3
 80038dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	ee07 3a90 	vmov	s15, r3
 80038e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ee:	4b62      	ldr	r3, [pc, #392]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f6:	ee07 3a90 	vmov	s15, r3
 80038fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003902:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003a88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800390a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800390e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800391e:	e087      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800392a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003a8c <HAL_RCC_GetSysClockFreq+0x2e8>
 800392e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003932:	4b51      	ldr	r3, [pc, #324]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003942:	ed97 6a02 	vldr	s12, [r7, #8]
 8003946:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003a88 <HAL_RCC_GetSysClockFreq+0x2e4>
 800394a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800394e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800395a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003962:	e065      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003a90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003976:	4b40      	ldr	r3, [pc, #256]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800397e:	ee07 3a90 	vmov	s15, r3
 8003982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003986:	ed97 6a02 	vldr	s12, [r7, #8]
 800398a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003a88 <HAL_RCC_GetSysClockFreq+0x2e4>
 800398e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800399a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800399e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039a6:	e043      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	ee07 3a90 	vmov	s15, r3
 80039ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039b2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003a94 <HAL_RCC_GetSysClockFreq+0x2f0>
 80039b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039c2:	ee07 3a90 	vmov	s15, r3
 80039c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ce:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003a88 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039ea:	e021      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	ee07 3a90 	vmov	s15, r3
 80039f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039f6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003a90 <HAL_RCC_GetSysClockFreq+0x2ec>
 80039fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a12:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003a88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a2e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003a30:	4b11      	ldr	r3, [pc, #68]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a34:	0a5b      	lsrs	r3, r3, #9
 8003a36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	ee07 3a90 	vmov	s15, r3
 8003a44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a48:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a54:	ee17 3a90 	vmov	r3, s15
 8003a58:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003a5a:	e005      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61bb      	str	r3, [r7, #24]
      break;
 8003a60:	e002      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003a62:	4b07      	ldr	r3, [pc, #28]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a64:	61bb      	str	r3, [r7, #24]
      break;
 8003a66:	bf00      	nop
  }

  return sysclockfreq;
 8003a68:	69bb      	ldr	r3, [r7, #24]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3724      	adds	r7, #36	@ 0x24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	58024400 	.word	0x58024400
 8003a7c:	03d09000 	.word	0x03d09000
 8003a80:	003d0900 	.word	0x003d0900
 8003a84:	017d7840 	.word	0x017d7840
 8003a88:	46000000 	.word	0x46000000
 8003a8c:	4c742400 	.word	0x4c742400
 8003a90:	4a742400 	.word	0x4a742400
 8003a94:	4bbebc20 	.word	0x4bbebc20

08003a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a9e:	f7ff fe81 	bl	80037a4 <HAL_RCC_GetSysClockFreq>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	0a1b      	lsrs	r3, r3, #8
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	490f      	ldr	r1, [pc, #60]	@ (8003aec <HAL_RCC_GetHCLKFreq+0x54>)
 8003ab0:	5ccb      	ldrb	r3, [r1, r3]
 8003ab2:	f003 031f 	and.w	r3, r3, #31
 8003ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003abc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	4a09      	ldr	r2, [pc, #36]	@ (8003aec <HAL_RCC_GetHCLKFreq+0x54>)
 8003ac6:	5cd3      	ldrb	r3, [r2, r3]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad2:	4a07      	ldr	r2, [pc, #28]	@ (8003af0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003ad4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ad6:	4a07      	ldr	r2, [pc, #28]	@ (8003af4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003adc:	4b04      	ldr	r3, [pc, #16]	@ (8003af0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003ade:	681b      	ldr	r3, [r3, #0]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	58024400 	.word	0x58024400
 8003aec:	0800d30c 	.word	0x0800d30c
 8003af0:	24000004 	.word	0x24000004
 8003af4:	24000000 	.word	0x24000000

08003af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003afc:	f7ff ffcc 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8003b00:	4602      	mov	r2, r0
 8003b02:	4b06      	ldr	r3, [pc, #24]	@ (8003b1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	091b      	lsrs	r3, r3, #4
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	4904      	ldr	r1, [pc, #16]	@ (8003b20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b0e:	5ccb      	ldrb	r3, [r1, r3]
 8003b10:	f003 031f 	and.w	r3, r3, #31
 8003b14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	58024400 	.word	0x58024400
 8003b20:	0800d30c 	.word	0x0800d30c

08003b24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	223f      	movs	r2, #63	@ 0x3f
 8003b32:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f003 0207 	and.w	r2, r3, #7
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003b40:	4b17      	ldr	r3, [pc, #92]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003b4c:	4b14      	ldr	r3, [pc, #80]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	f003 020f 	and.w	r2, r3, #15
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003b58:	4b11      	ldr	r3, [pc, #68]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003b64:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003b70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003b7c:	4b08      	ldr	r3, [pc, #32]	@ (8003ba0 <HAL_RCC_GetClockConfig+0x7c>)
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b88:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <HAL_RCC_GetClockConfig+0x80>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 020f 	and.w	r2, r3, #15
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	601a      	str	r2, [r3, #0]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	58024400 	.word	0x58024400
 8003ba4:	52002000 	.word	0x52002000

08003ba8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bac:	b0ca      	sub	sp, #296	@ 0x128
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bba:	2300      	movs	r3, #0
 8003bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003bcc:	2500      	movs	r5, #0
 8003bce:	ea54 0305 	orrs.w	r3, r4, r5
 8003bd2:	d049      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bda:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bde:	d02f      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003be0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003be4:	d828      	bhi.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003be6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bea:	d01a      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003bec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bf0:	d822      	bhi.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003bf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bfa:	d007      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003bfc:	e01c      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bfe:	4bb8      	ldr	r3, [pc, #736]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c02:	4ab7      	ldr	r2, [pc, #732]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c0a:	e01a      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c10:	3308      	adds	r3, #8
 8003c12:	2102      	movs	r1, #2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f001 f9d1 	bl	8004fbc <RCCEx_PLL2_Config>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c20:	e00f      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c26:	3328      	adds	r3, #40	@ 0x28
 8003c28:	2102      	movs	r1, #2
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f001 fa78 	bl	8005120 <RCCEx_PLL3_Config>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c36:	e004      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c3e:	e000      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10a      	bne.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c4a:	4ba5      	ldr	r3, [pc, #660]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c58:	4aa1      	ldr	r2, [pc, #644]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c5a:	430b      	orrs	r3, r1
 8003c5c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c5e:	e003      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c70:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003c74:	f04f 0900 	mov.w	r9, #0
 8003c78:	ea58 0309 	orrs.w	r3, r8, r9
 8003c7c:	d047      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d82a      	bhi.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003c88:	a201      	add	r2, pc, #4	@ (adr r2, 8003c90 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8e:	bf00      	nop
 8003c90:	08003ca5 	.word	0x08003ca5
 8003c94:	08003cb3 	.word	0x08003cb3
 8003c98:	08003cc9 	.word	0x08003cc9
 8003c9c:	08003ce7 	.word	0x08003ce7
 8003ca0:	08003ce7 	.word	0x08003ce7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ca4:	4b8e      	ldr	r3, [pc, #568]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca8:	4a8d      	ldr	r2, [pc, #564]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003caa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cb0:	e01a      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb6:	3308      	adds	r3, #8
 8003cb8:	2100      	movs	r1, #0
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f001 f97e 	bl	8004fbc <RCCEx_PLL2_Config>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cc6:	e00f      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ccc:	3328      	adds	r3, #40	@ 0x28
 8003cce:	2100      	movs	r1, #0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f001 fa25 	bl	8005120 <RCCEx_PLL3_Config>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cdc:	e004      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ce4:	e000      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d10a      	bne.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cf0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf4:	f023 0107 	bic.w	r1, r3, #7
 8003cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfe:	4a78      	ldr	r2, [pc, #480]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d00:	430b      	orrs	r3, r1
 8003d02:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d04:	e003      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d16:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003d1a:	f04f 0b00 	mov.w	fp, #0
 8003d1e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d22:	d04c      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d2e:	d030      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003d30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d34:	d829      	bhi.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d38:	d02d      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003d3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d3c:	d825      	bhi.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d3e:	2b80      	cmp	r3, #128	@ 0x80
 8003d40:	d018      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003d42:	2b80      	cmp	r3, #128	@ 0x80
 8003d44:	d821      	bhi.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003d4a:	2b40      	cmp	r3, #64	@ 0x40
 8003d4c:	d007      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003d4e:	e01c      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d50:	4b63      	ldr	r3, [pc, #396]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d54:	4a62      	ldr	r2, [pc, #392]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d5c:	e01c      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d62:	3308      	adds	r3, #8
 8003d64:	2100      	movs	r1, #0
 8003d66:	4618      	mov	r0, r3
 8003d68:	f001 f928 	bl	8004fbc <RCCEx_PLL2_Config>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d72:	e011      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	3328      	adds	r3, #40	@ 0x28
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f001 f9cf 	bl	8005120 <RCCEx_PLL3_Config>
 8003d82:	4603      	mov	r3, r0
 8003d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d88:	e006      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d90:	e002      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003d92:	bf00      	nop
 8003d94:	e000      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003d96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10a      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003da0:	4b4f      	ldr	r3, [pc, #316]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003da4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dae:	4a4c      	ldr	r2, [pc, #304]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003db4:	e003      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003dca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003dce:	2300      	movs	r3, #0
 8003dd0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003dd4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	d053      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003de6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003dea:	d035      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003dec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003df0:	d82e      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003df2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003df6:	d031      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003df8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003dfc:	d828      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003dfe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e02:	d01a      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003e04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e08:	d822      	bhi.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003e0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e12:	d007      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003e14:	e01c      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e16:	4b32      	ldr	r3, [pc, #200]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1a:	4a31      	ldr	r2, [pc, #196]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e22:	e01c      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e28:	3308      	adds	r3, #8
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f001 f8c5 	bl	8004fbc <RCCEx_PLL2_Config>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e38:	e011      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3e:	3328      	adds	r3, #40	@ 0x28
 8003e40:	2100      	movs	r1, #0
 8003e42:	4618      	mov	r0, r3
 8003e44:	f001 f96c 	bl	8005120 <RCCEx_PLL3_Config>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e4e:	e006      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e56:	e002      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e58:	bf00      	nop
 8003e5a:	e000      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10b      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7c:	e003      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003e92:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003e96:	2300      	movs	r3, #0
 8003e98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003e9c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	d056      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eaa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003eae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eb2:	d038      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003eb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eb8:	d831      	bhi.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003eba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ebe:	d034      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003ec0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ec4:	d82b      	bhi.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ec6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003eca:	d01d      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003ecc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ed0:	d825      	bhi.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d006      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003ed6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eda:	d00a      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003edc:	e01f      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ede:	bf00      	nop
 8003ee0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ee4:	4ba2      	ldr	r3, [pc, #648]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee8:	4aa1      	ldr	r2, [pc, #644]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ef0:	e01c      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef6:	3308      	adds	r3, #8
 8003ef8:	2100      	movs	r1, #0
 8003efa:	4618      	mov	r0, r3
 8003efc:	f001 f85e 	bl	8004fbc <RCCEx_PLL2_Config>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003f06:	e011      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0c:	3328      	adds	r3, #40	@ 0x28
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f001 f905 	bl	8005120 <RCCEx_PLL3_Config>
 8003f16:	4603      	mov	r3, r0
 8003f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f1c:	e006      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f24:	e002      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f26:	bf00      	nop
 8003f28:	e000      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10b      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003f34:	4b8e      	ldr	r3, [pc, #568]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f38:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003f44:	4a8a      	ldr	r2, [pc, #552]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f46:	430b      	orrs	r3, r1
 8003f48:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f4a:	e003      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003f60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003f64:	2300      	movs	r3, #0
 8003f66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003f6a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4313      	orrs	r3, r2
 8003f72:	d03a      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7a:	2b30      	cmp	r3, #48	@ 0x30
 8003f7c:	d01f      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003f7e:	2b30      	cmp	r3, #48	@ 0x30
 8003f80:	d819      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f82:	2b20      	cmp	r3, #32
 8003f84:	d00c      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d815      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d019      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003f8e:	2b10      	cmp	r3, #16
 8003f90:	d111      	bne.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f92:	4b77      	ldr	r3, [pc, #476]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f96:	4a76      	ldr	r2, [pc, #472]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003f9e:	e011      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	2102      	movs	r1, #2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 f807 	bl	8004fbc <RCCEx_PLL2_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003fb4:	e006      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fbc:	e002      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10a      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003fcc:	4b68      	ldr	r3, [pc, #416]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fda:	4a65      	ldr	r2, [pc, #404]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fe0:	e003      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003ff6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004000:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004004:	460b      	mov	r3, r1
 8004006:	4313      	orrs	r3, r2
 8004008:	d051      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800400a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004010:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004014:	d035      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004016:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800401a:	d82e      	bhi.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800401c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004020:	d031      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004022:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004026:	d828      	bhi.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800402c:	d01a      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800402e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004032:	d822      	bhi.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800403c:	d007      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800403e:	e01c      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004040:	4b4b      	ldr	r3, [pc, #300]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004044:	4a4a      	ldr	r2, [pc, #296]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800404a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800404c:	e01c      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004052:	3308      	adds	r3, #8
 8004054:	2100      	movs	r1, #0
 8004056:	4618      	mov	r0, r3
 8004058:	f000 ffb0 	bl	8004fbc <RCCEx_PLL2_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004062:	e011      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004068:	3328      	adds	r3, #40	@ 0x28
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f001 f857 	bl	8005120 <RCCEx_PLL3_Config>
 8004072:	4603      	mov	r3, r0
 8004074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004078:	e006      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004080:	e002      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004082:	bf00      	nop
 8004084:	e000      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10a      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004090:	4b37      	ldr	r3, [pc, #220]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004094:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409e:	4a34      	ldr	r2, [pc, #208]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040a0:	430b      	orrs	r3, r1
 80040a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80040a4:	e003      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80040ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80040ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80040be:	2300      	movs	r3, #0
 80040c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80040c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80040c8:	460b      	mov	r3, r1
 80040ca:	4313      	orrs	r3, r2
 80040cc:	d056      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040d8:	d033      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80040da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040de:	d82c      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040e4:	d02f      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80040e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040ea:	d826      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040f0:	d02b      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80040f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040f6:	d820      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040fc:	d012      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80040fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004102:	d81a      	bhi.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004104:	2b00      	cmp	r3, #0
 8004106:	d022      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800410c:	d115      	bne.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	3308      	adds	r3, #8
 8004114:	2101      	movs	r1, #1
 8004116:	4618      	mov	r0, r3
 8004118:	f000 ff50 	bl	8004fbc <RCCEx_PLL2_Config>
 800411c:	4603      	mov	r3, r0
 800411e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004122:	e015      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004128:	3328      	adds	r3, #40	@ 0x28
 800412a:	2101      	movs	r1, #1
 800412c:	4618      	mov	r0, r3
 800412e:	f000 fff7 	bl	8005120 <RCCEx_PLL3_Config>
 8004132:	4603      	mov	r3, r0
 8004134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004138:	e00a      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004140:	e006      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004142:	bf00      	nop
 8004144:	e004      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004146:	bf00      	nop
 8004148:	e002      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800414a:	bf00      	nop
 800414c:	e000      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800414e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10d      	bne.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004158:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800415a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004164:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004166:	4a02      	ldr	r2, [pc, #8]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004168:	430b      	orrs	r3, r1
 800416a:	6513      	str	r3, [r2, #80]	@ 0x50
 800416c:	e006      	b.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800416e:	bf00      	nop
 8004170:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004178:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004188:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800418c:	2300      	movs	r3, #0
 800418e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004192:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004196:	460b      	mov	r3, r1
 8004198:	4313      	orrs	r3, r2
 800419a:	d055      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041a8:	d033      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80041aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041ae:	d82c      	bhi.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041b4:	d02f      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80041b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ba:	d826      	bhi.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041c0:	d02b      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80041c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041c6:	d820      	bhi.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041cc:	d012      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80041ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041d2:	d81a      	bhi.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d022      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80041d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041dc:	d115      	bne.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	3308      	adds	r3, #8
 80041e4:	2101      	movs	r1, #1
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 fee8 	bl	8004fbc <RCCEx_PLL2_Config>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041f2:	e015      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f8:	3328      	adds	r3, #40	@ 0x28
 80041fa:	2101      	movs	r1, #1
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 ff8f 	bl	8005120 <RCCEx_PLL3_Config>
 8004202:	4603      	mov	r3, r0
 8004204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004208:	e00a      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004210:	e006      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004212:	bf00      	nop
 8004214:	e004      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004216:	bf00      	nop
 8004218:	e002      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800421a:	bf00      	nop
 800421c:	e000      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800421e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004220:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10b      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004228:	4ba3      	ldr	r3, [pc, #652]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800422a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004234:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004238:	4a9f      	ldr	r2, [pc, #636]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800423a:	430b      	orrs	r3, r1
 800423c:	6593      	str	r3, [r2, #88]	@ 0x58
 800423e:	e003      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004244:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004250:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004254:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004258:	2300      	movs	r3, #0
 800425a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800425e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004262:	460b      	mov	r3, r1
 8004264:	4313      	orrs	r3, r2
 8004266:	d037      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004272:	d00e      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004278:	d816      	bhi.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800427a:	2b00      	cmp	r3, #0
 800427c:	d018      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800427e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004282:	d111      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004284:	4b8c      	ldr	r3, [pc, #560]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004288:	4a8b      	ldr	r2, [pc, #556]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800428a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800428e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004290:	e00f      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004296:	3308      	adds	r3, #8
 8004298:	2101      	movs	r1, #1
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fe8e 	bl	8004fbc <RCCEx_PLL2_Config>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042a6:	e004      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042ae:	e000      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80042b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10a      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042ba:	4b7f      	ldr	r3, [pc, #508]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80042c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c8:	4a7b      	ldr	r2, [pc, #492]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042ca:	430b      	orrs	r3, r1
 80042cc:	6513      	str	r3, [r2, #80]	@ 0x50
 80042ce:	e003      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80042e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042e8:	2300      	movs	r3, #0
 80042ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80042ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80042f2:	460b      	mov	r3, r1
 80042f4:	4313      	orrs	r3, r2
 80042f6:	d039      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d81c      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004302:	a201      	add	r2, pc, #4	@ (adr r2, 8004308 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004308:	08004345 	.word	0x08004345
 800430c:	08004319 	.word	0x08004319
 8004310:	08004327 	.word	0x08004327
 8004314:	08004345 	.word	0x08004345
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004318:	4b67      	ldr	r3, [pc, #412]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800431a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431c:	4a66      	ldr	r2, [pc, #408]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800431e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004324:	e00f      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	3308      	adds	r3, #8
 800432c:	2102      	movs	r1, #2
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fe44 	bl	8004fbc <RCCEx_PLL2_Config>
 8004334:	4603      	mov	r3, r0
 8004336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800433a:	e004      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004342:	e000      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004344:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10a      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800434e:	4b5a      	ldr	r3, [pc, #360]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004352:	f023 0103 	bic.w	r1, r3, #3
 8004356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800435c:	4a56      	ldr	r2, [pc, #344]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800435e:	430b      	orrs	r3, r1
 8004360:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004362:	e003      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004364:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004368:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800436c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004374:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004378:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800437c:	2300      	movs	r3, #0
 800437e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004382:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004386:	460b      	mov	r3, r1
 8004388:	4313      	orrs	r3, r2
 800438a:	f000 809f 	beq.w	80044cc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800438e:	4b4b      	ldr	r3, [pc, #300]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a4a      	ldr	r2, [pc, #296]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004398:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800439a:	f7fd fa03 	bl	80017a4 <HAL_GetTick>
 800439e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043a2:	e00b      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a4:	f7fd f9fe 	bl	80017a4 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b64      	cmp	r3, #100	@ 0x64
 80043b2:	d903      	bls.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043ba:	e005      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043bc:	4b3f      	ldr	r3, [pc, #252]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0ed      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80043c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d179      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80043d0:	4b39      	ldr	r3, [pc, #228]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043dc:	4053      	eors	r3, r2
 80043de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d015      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043e6:	4b34      	ldr	r3, [pc, #208]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043f2:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043f6:	4a30      	ldr	r2, [pc, #192]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043fc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043fe:	4b2e      	ldr	r3, [pc, #184]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004402:	4a2d      	ldr	r2, [pc, #180]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004404:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004408:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800440a:	4a2b      	ldr	r2, [pc, #172]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800440c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004410:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800441a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800441e:	d118      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004420:	f7fd f9c0 	bl	80017a4 <HAL_GetTick>
 8004424:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004428:	e00d      	b.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fd f9bb 	bl	80017a4 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004434:	1ad2      	subs	r2, r2, r3
 8004436:	f241 3388 	movw	r3, #5000	@ 0x1388
 800443a:	429a      	cmp	r2, r3
 800443c:	d903      	bls.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004444:	e005      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004446:	4b1c      	ldr	r3, [pc, #112]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0eb      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004456:	2b00      	cmp	r3, #0
 8004458:	d129      	bne.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800445a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004466:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800446a:	d10e      	bne.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800446c:	4b12      	ldr	r3, [pc, #72]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004478:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800447c:	091a      	lsrs	r2, r3, #4
 800447e:	4b10      	ldr	r3, [pc, #64]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004480:	4013      	ands	r3, r2
 8004482:	4a0d      	ldr	r2, [pc, #52]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004484:	430b      	orrs	r3, r1
 8004486:	6113      	str	r3, [r2, #16]
 8004488:	e005      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800448a:	4b0b      	ldr	r3, [pc, #44]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	4a0a      	ldr	r2, [pc, #40]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004490:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004494:	6113      	str	r3, [r2, #16]
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004498:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800449a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a6:	4a04      	ldr	r2, [pc, #16]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a8:	430b      	orrs	r3, r1
 80044aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ac:	e00e      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80044b6:	e009      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80044b8:	58024400 	.word	0x58024400
 80044bc:	58024800 	.word	0x58024800
 80044c0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d4:	f002 0301 	and.w	r3, r2, #1
 80044d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044dc:	2300      	movs	r3, #0
 80044de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044e2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044e6:	460b      	mov	r3, r1
 80044e8:	4313      	orrs	r3, r2
 80044ea:	f000 8089 	beq.w	8004600 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044f4:	2b28      	cmp	r3, #40	@ 0x28
 80044f6:	d86b      	bhi.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80044f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004500 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80044fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fe:	bf00      	nop
 8004500:	080045d9 	.word	0x080045d9
 8004504:	080045d1 	.word	0x080045d1
 8004508:	080045d1 	.word	0x080045d1
 800450c:	080045d1 	.word	0x080045d1
 8004510:	080045d1 	.word	0x080045d1
 8004514:	080045d1 	.word	0x080045d1
 8004518:	080045d1 	.word	0x080045d1
 800451c:	080045d1 	.word	0x080045d1
 8004520:	080045a5 	.word	0x080045a5
 8004524:	080045d1 	.word	0x080045d1
 8004528:	080045d1 	.word	0x080045d1
 800452c:	080045d1 	.word	0x080045d1
 8004530:	080045d1 	.word	0x080045d1
 8004534:	080045d1 	.word	0x080045d1
 8004538:	080045d1 	.word	0x080045d1
 800453c:	080045d1 	.word	0x080045d1
 8004540:	080045bb 	.word	0x080045bb
 8004544:	080045d1 	.word	0x080045d1
 8004548:	080045d1 	.word	0x080045d1
 800454c:	080045d1 	.word	0x080045d1
 8004550:	080045d1 	.word	0x080045d1
 8004554:	080045d1 	.word	0x080045d1
 8004558:	080045d1 	.word	0x080045d1
 800455c:	080045d1 	.word	0x080045d1
 8004560:	080045d9 	.word	0x080045d9
 8004564:	080045d1 	.word	0x080045d1
 8004568:	080045d1 	.word	0x080045d1
 800456c:	080045d1 	.word	0x080045d1
 8004570:	080045d1 	.word	0x080045d1
 8004574:	080045d1 	.word	0x080045d1
 8004578:	080045d1 	.word	0x080045d1
 800457c:	080045d1 	.word	0x080045d1
 8004580:	080045d9 	.word	0x080045d9
 8004584:	080045d1 	.word	0x080045d1
 8004588:	080045d1 	.word	0x080045d1
 800458c:	080045d1 	.word	0x080045d1
 8004590:	080045d1 	.word	0x080045d1
 8004594:	080045d1 	.word	0x080045d1
 8004598:	080045d1 	.word	0x080045d1
 800459c:	080045d1 	.word	0x080045d1
 80045a0:	080045d9 	.word	0x080045d9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a8:	3308      	adds	r3, #8
 80045aa:	2101      	movs	r1, #1
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 fd05 	bl	8004fbc <RCCEx_PLL2_Config>
 80045b2:	4603      	mov	r3, r0
 80045b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045b8:	e00f      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	3328      	adds	r3, #40	@ 0x28
 80045c0:	2101      	movs	r1, #1
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fdac 	bl	8005120 <RCCEx_PLL3_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045ce:	e004      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045d6:	e000      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80045d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10a      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80045e2:	4bbf      	ldr	r3, [pc, #764]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80045ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045f0:	4abb      	ldr	r2, [pc, #748]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045f2:	430b      	orrs	r3, r1
 80045f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80045f6:	e003      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004608:	f002 0302 	and.w	r3, r2, #2
 800460c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004610:	2300      	movs	r3, #0
 8004612:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004616:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800461a:	460b      	mov	r3, r1
 800461c:	4313      	orrs	r3, r2
 800461e:	d041      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004624:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004626:	2b05      	cmp	r3, #5
 8004628:	d824      	bhi.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800462a:	a201      	add	r2, pc, #4	@ (adr r2, 8004630 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800462c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004630:	0800467d 	.word	0x0800467d
 8004634:	08004649 	.word	0x08004649
 8004638:	0800465f 	.word	0x0800465f
 800463c:	0800467d 	.word	0x0800467d
 8004640:	0800467d 	.word	0x0800467d
 8004644:	0800467d 	.word	0x0800467d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464c:	3308      	adds	r3, #8
 800464e:	2101      	movs	r1, #1
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fcb3 	bl	8004fbc <RCCEx_PLL2_Config>
 8004656:	4603      	mov	r3, r0
 8004658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800465c:	e00f      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	3328      	adds	r3, #40	@ 0x28
 8004664:	2101      	movs	r1, #1
 8004666:	4618      	mov	r0, r3
 8004668:	f000 fd5a 	bl	8005120 <RCCEx_PLL3_Config>
 800466c:	4603      	mov	r3, r0
 800466e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004672:	e004      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800467a:	e000      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800467c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800467e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004686:	4b96      	ldr	r3, [pc, #600]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	f023 0107 	bic.w	r1, r3, #7
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004694:	4a92      	ldr	r2, [pc, #584]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004696:	430b      	orrs	r3, r1
 8004698:	6553      	str	r3, [r2, #84]	@ 0x54
 800469a:	e003      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800469c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f002 0304 	and.w	r3, r2, #4
 80046b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046b4:	2300      	movs	r3, #0
 80046b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046ba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	d044      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80046c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046cc:	2b05      	cmp	r3, #5
 80046ce:	d825      	bhi.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80046d0:	a201      	add	r2, pc, #4	@ (adr r2, 80046d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80046d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d6:	bf00      	nop
 80046d8:	08004725 	.word	0x08004725
 80046dc:	080046f1 	.word	0x080046f1
 80046e0:	08004707 	.word	0x08004707
 80046e4:	08004725 	.word	0x08004725
 80046e8:	08004725 	.word	0x08004725
 80046ec:	08004725 	.word	0x08004725
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f4:	3308      	adds	r3, #8
 80046f6:	2101      	movs	r1, #1
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 fc5f 	bl	8004fbc <RCCEx_PLL2_Config>
 80046fe:	4603      	mov	r3, r0
 8004700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004704:	e00f      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	3328      	adds	r3, #40	@ 0x28
 800470c:	2101      	movs	r1, #1
 800470e:	4618      	mov	r0, r3
 8004710:	f000 fd06 	bl	8005120 <RCCEx_PLL3_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800471a:	e004      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004722:	e000      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004724:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10b      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800472e:	4b6c      	ldr	r3, [pc, #432]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004732:	f023 0107 	bic.w	r1, r3, #7
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800473e:	4a68      	ldr	r2, [pc, #416]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004740:	430b      	orrs	r3, r1
 8004742:	6593      	str	r3, [r2, #88]	@ 0x58
 8004744:	e003      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800474e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004756:	f002 0320 	and.w	r3, r2, #32
 800475a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800475e:	2300      	movs	r3, #0
 8004760:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004764:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004768:	460b      	mov	r3, r1
 800476a:	4313      	orrs	r3, r2
 800476c:	d055      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800476e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004776:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800477a:	d033      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800477c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004780:	d82c      	bhi.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004786:	d02f      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800478c:	d826      	bhi.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800478e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004792:	d02b      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004794:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004798:	d820      	bhi.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800479a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800479e:	d012      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80047a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a4:	d81a      	bhi.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d022      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80047aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047ae:	d115      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b4:	3308      	adds	r3, #8
 80047b6:	2100      	movs	r1, #0
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 fbff 	bl	8004fbc <RCCEx_PLL2_Config>
 80047be:	4603      	mov	r3, r0
 80047c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80047c4:	e015      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ca:	3328      	adds	r3, #40	@ 0x28
 80047cc:	2102      	movs	r1, #2
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fca6 	bl	8005120 <RCCEx_PLL3_Config>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80047da:	e00a      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047e2:	e006      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047e4:	bf00      	nop
 80047e6:	e004      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047e8:	bf00      	nop
 80047ea:	e002      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047ec:	bf00      	nop
 80047ee:	e000      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10b      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047fa:	4b39      	ldr	r3, [pc, #228]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800480a:	4a35      	ldr	r2, [pc, #212]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800480c:	430b      	orrs	r3, r1
 800480e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004810:	e003      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800481a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004822:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004826:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800482a:	2300      	movs	r3, #0
 800482c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004830:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004834:	460b      	mov	r3, r1
 8004836:	4313      	orrs	r3, r2
 8004838:	d058      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004842:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004846:	d033      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004848:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800484c:	d82c      	bhi.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800484e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004852:	d02f      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004858:	d826      	bhi.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800485a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800485e:	d02b      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004860:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004864:	d820      	bhi.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004866:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800486a:	d012      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800486c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004870:	d81a      	bhi.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004872:	2b00      	cmp	r3, #0
 8004874:	d022      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800487a:	d115      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800487c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004880:	3308      	adds	r3, #8
 8004882:	2100      	movs	r1, #0
 8004884:	4618      	mov	r0, r3
 8004886:	f000 fb99 	bl	8004fbc <RCCEx_PLL2_Config>
 800488a:	4603      	mov	r3, r0
 800488c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004890:	e015      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004896:	3328      	adds	r3, #40	@ 0x28
 8004898:	2102      	movs	r1, #2
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fc40 	bl	8005120 <RCCEx_PLL3_Config>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048a6:	e00a      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ae:	e006      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048b0:	bf00      	nop
 80048b2:	e004      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048b4:	bf00      	nop
 80048b6:	e002      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048b8:	bf00      	nop
 80048ba:	e000      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10e      	bne.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048c6:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80048ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048d6:	4a02      	ldr	r2, [pc, #8]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048d8:	430b      	orrs	r3, r1
 80048da:	6593      	str	r3, [r2, #88]	@ 0x58
 80048dc:	e006      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80048de:	bf00      	nop
 80048e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80048ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80048f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048fc:	2300      	movs	r3, #0
 80048fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004902:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004906:	460b      	mov	r3, r1
 8004908:	4313      	orrs	r3, r2
 800490a:	d055      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800490c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004910:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004914:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004918:	d033      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800491a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800491e:	d82c      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004924:	d02f      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004926:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800492a:	d826      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800492c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004930:	d02b      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004932:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004936:	d820      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004938:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800493c:	d012      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800493e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004942:	d81a      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d022      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800494c:	d115      	bne.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	3308      	adds	r3, #8
 8004954:	2100      	movs	r1, #0
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fb30 	bl	8004fbc <RCCEx_PLL2_Config>
 800495c:	4603      	mov	r3, r0
 800495e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004962:	e015      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004968:	3328      	adds	r3, #40	@ 0x28
 800496a:	2102      	movs	r1, #2
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fbd7 	bl	8005120 <RCCEx_PLL3_Config>
 8004972:	4603      	mov	r3, r0
 8004974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004978:	e00a      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004980:	e006      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004982:	bf00      	nop
 8004984:	e004      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004986:	bf00      	nop
 8004988:	e002      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800498a:	bf00      	nop
 800498c:	e000      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800498e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004990:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004998:	4ba1      	ldr	r3, [pc, #644]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800499a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049a8:	4a9d      	ldr	r2, [pc, #628]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049aa:	430b      	orrs	r3, r1
 80049ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80049ae:	e003      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80049b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c0:	f002 0308 	and.w	r3, r2, #8
 80049c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049c8:	2300      	movs	r3, #0
 80049ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80049d2:	460b      	mov	r3, r1
 80049d4:	4313      	orrs	r3, r2
 80049d6:	d01e      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80049d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049e4:	d10c      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ea:	3328      	adds	r3, #40	@ 0x28
 80049ec:	2102      	movs	r1, #2
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 fb96 	bl	8005120 <RCCEx_PLL3_Config>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d002      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a00:	4b87      	ldr	r3, [pc, #540]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a04:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a10:	4a83      	ldr	r2, [pc, #524]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a12:	430b      	orrs	r3, r1
 8004a14:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1e:	f002 0310 	and.w	r3, r2, #16
 8004a22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a26:	2300      	movs	r3, #0
 8004a28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a2c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004a30:	460b      	mov	r3, r1
 8004a32:	4313      	orrs	r3, r2
 8004a34:	d01e      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a42:	d10c      	bne.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a48:	3328      	adds	r3, #40	@ 0x28
 8004a4a:	2102      	movs	r1, #2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f000 fb67 	bl	8005120 <RCCEx_PLL3_Config>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a5e:	4b70      	ldr	r3, [pc, #448]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a6e:	4a6c      	ldr	r2, [pc, #432]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a84:	2300      	movs	r3, #0
 8004a86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a8a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4313      	orrs	r3, r2
 8004a92:	d03e      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a98:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aa0:	d022      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004aa2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aa6:	d81b      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ab0:	d00b      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004ab2:	e015      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab8:	3308      	adds	r3, #8
 8004aba:	2100      	movs	r1, #0
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fa7d 	bl	8004fbc <RCCEx_PLL2_Config>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ac8:	e00f      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	3328      	adds	r3, #40	@ 0x28
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fb24 	bl	8005120 <RCCEx_PLL3_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ade:	e004      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ae6:	e000      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10b      	bne.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004af2:	4b4b      	ldr	r3, [pc, #300]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b02:	4a47      	ldr	r2, [pc, #284]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b04:	430b      	orrs	r3, r1
 8004b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b08:	e003      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004b1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b20:	2300      	movs	r3, #0
 8004b22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b24:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004b28:	460b      	mov	r3, r1
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	d03b      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b3a:	d01f      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004b3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b40:	d818      	bhi.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004b42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b46:	d003      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004b48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b4c:	d007      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004b4e:	e011      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b50:	4b33      	ldr	r3, [pc, #204]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b54:	4a32      	ldr	r2, [pc, #200]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b5c:	e00f      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b62:	3328      	adds	r3, #40	@ 0x28
 8004b64:	2101      	movs	r1, #1
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fada 	bl	8005120 <RCCEx_PLL3_Config>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b72:	e004      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b7a:	e000      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10b      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b86:	4b26      	ldr	r3, [pc, #152]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b8a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b96:	4a22      	ldr	r2, [pc, #136]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b98:	430b      	orrs	r3, r1
 8004b9a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b9c:	e003      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ba2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004bb2:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	677b      	str	r3, [r7, #116]	@ 0x74
 8004bb8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	d034      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bd0:	d007      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004bd2:	e011      	b.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bd4:	4b12      	ldr	r3, [pc, #72]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	4a11      	ldr	r2, [pc, #68]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004be0:	e00e      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be6:	3308      	adds	r3, #8
 8004be8:	2102      	movs	r1, #2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 f9e6 	bl	8004fbc <RCCEx_PLL2_Config>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004bf6:	e003      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10d      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004c08:	4b05      	ldr	r3, [pc, #20]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c0c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c16:	4a02      	ldr	r2, [pc, #8]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c18:	430b      	orrs	r3, r1
 8004c1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c1c:	e006      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004c1e:	bf00      	nop
 8004c20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c34:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004c38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c3e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004c42:	460b      	mov	r3, r1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	d00c      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	3328      	adds	r3, #40	@ 0x28
 8004c4e:	2102      	movs	r1, #2
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 fa65 	bl	8005120 <RCCEx_PLL3_Config>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004c6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c70:	2300      	movs	r3, #0
 8004c72:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c74:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004c78:	460b      	mov	r3, r1
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	d038      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c8a:	d018      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004c8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c90:	d811      	bhi.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004c92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c96:	d014      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c9c:	d80b      	bhi.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d011      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ca6:	d106      	bne.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ca8:	4bc3      	ldr	r3, [pc, #780]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cac:	4ac2      	ldr	r2, [pc, #776]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cbc:	e004      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cbe:	bf00      	nop
 8004cc0:	e002      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cc2:	bf00      	nop
 8004cc4:	e000      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cd0:	4bb9      	ldr	r3, [pc, #740]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce0:	4ab5      	ldr	r2, [pc, #724]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ce2:	430b      	orrs	r3, r1
 8004ce4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ce6:	e003      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004cfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cfe:	2300      	movs	r3, #0
 8004d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d02:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d06:	460b      	mov	r3, r1
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	d009      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d0c:	4baa      	ldr	r3, [pc, #680]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d10:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d1a:	4aa7      	ldr	r2, [pc, #668]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004d2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d2e:	2300      	movs	r3, #0
 8004d30:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d32:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004d36:	460b      	mov	r3, r1
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	d00a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004d3c:	4b9e      	ldr	r3, [pc, #632]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d48:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004d4c:	4a9a      	ldr	r2, [pc, #616]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d4e:	430b      	orrs	r3, r1
 8004d50:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d60:	2300      	movs	r3, #0
 8004d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d64:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d6e:	4b92      	ldr	r3, [pc, #584]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d72:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d7c:	4a8e      	ldr	r2, [pc, #568]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004d8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d90:	2300      	movs	r3, #0
 8004d92:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d94:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	d00e      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d9e:	4b86      	ldr	r3, [pc, #536]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	4a85      	ldr	r2, [pc, #532]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004da4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004da8:	6113      	str	r3, [r2, #16]
 8004daa:	4b83      	ldr	r3, [pc, #524]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dac:	6919      	ldr	r1, [r3, #16]
 8004dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004db6:	4a80      	ldr	r2, [pc, #512]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004db8:	430b      	orrs	r3, r1
 8004dba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dca:	2300      	movs	r3, #0
 8004dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	d009      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004dd8:	4b77      	ldr	r3, [pc, #476]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ddc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	4a74      	ldr	r2, [pc, #464]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004de8:	430b      	orrs	r3, r1
 8004dea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004df8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dfe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004e02:	460b      	mov	r3, r1
 8004e04:	4313      	orrs	r3, r2
 8004e06:	d00a      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e08:	4b6b      	ldr	r3, [pc, #428]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e18:	4a67      	ldr	r2, [pc, #412]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	2100      	movs	r1, #0
 8004e28:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e30:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004e34:	460b      	mov	r3, r1
 8004e36:	4313      	orrs	r3, r2
 8004e38:	d011      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3e:	3308      	adds	r3, #8
 8004e40:	2100      	movs	r1, #0
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 f8ba 	bl	8004fbc <RCCEx_PLL2_Config>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	2100      	movs	r1, #0
 8004e68:	6239      	str	r1, [r7, #32]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e70:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e74:	460b      	mov	r3, r1
 8004e76:	4313      	orrs	r3, r2
 8004e78:	d011      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7e:	3308      	adds	r3, #8
 8004e80:	2101      	movs	r1, #1
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 f89a 	bl	8004fbc <RCCEx_PLL2_Config>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	61b9      	str	r1, [r7, #24]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	61fb      	str	r3, [r7, #28]
 8004eb0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	d011      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebe:	3308      	adds	r3, #8
 8004ec0:	2102      	movs	r1, #2
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 f87a 	bl	8004fbc <RCCEx_PLL2_Config>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	6139      	str	r1, [r7, #16]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	d011      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	3328      	adds	r3, #40	@ 0x28
 8004f00:	2100      	movs	r1, #0
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 f90c 	bl	8005120 <RCCEx_PLL3_Config>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f26:	2100      	movs	r1, #0
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	f003 0310 	and.w	r3, r3, #16
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004f34:	460b      	mov	r3, r1
 8004f36:	4313      	orrs	r3, r2
 8004f38:	d011      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3e:	3328      	adds	r3, #40	@ 0x28
 8004f40:	2101      	movs	r1, #1
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 f8ec 	bl	8005120 <RCCEx_PLL3_Config>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f66:	2100      	movs	r1, #0
 8004f68:	6039      	str	r1, [r7, #0]
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	607b      	str	r3, [r7, #4]
 8004f70:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004f74:	460b      	mov	r3, r1
 8004f76:	4313      	orrs	r3, r2
 8004f78:	d011      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7e:	3328      	adds	r3, #40	@ 0x28
 8004f80:	2102      	movs	r1, #2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f8cc 	bl	8005120 <RCCEx_PLL3_Config>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004f9e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e000      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fb8:	58024400 	.word	0x58024400

08004fbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fca:	4b53      	ldr	r3, [pc, #332]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d101      	bne.n	8004fda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e099      	b.n	800510e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004fda:	4b4f      	ldr	r3, [pc, #316]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a4e      	ldr	r2, [pc, #312]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8004fe0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004fe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe6:	f7fc fbdd 	bl	80017a4 <HAL_GetTick>
 8004fea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004fec:	e008      	b.n	8005000 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004fee:	f7fc fbd9 	bl	80017a4 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e086      	b.n	800510e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005000:	4b45      	ldr	r3, [pc, #276]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f0      	bne.n	8004fee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800500c:	4b42      	ldr	r3, [pc, #264]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	031b      	lsls	r3, r3, #12
 800501a:	493f      	ldr	r1, [pc, #252]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 800501c:	4313      	orrs	r3, r2
 800501e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	3b01      	subs	r3, #1
 8005026:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	3b01      	subs	r3, #1
 8005030:	025b      	lsls	r3, r3, #9
 8005032:	b29b      	uxth	r3, r3
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	3b01      	subs	r3, #1
 800503c:	041b      	lsls	r3, r3, #16
 800503e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005042:	431a      	orrs	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	3b01      	subs	r3, #1
 800504a:	061b      	lsls	r3, r3, #24
 800504c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005050:	4931      	ldr	r1, [pc, #196]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005052:	4313      	orrs	r3, r2
 8005054:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005056:	4b30      	ldr	r3, [pc, #192]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	492d      	ldr	r1, [pc, #180]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005064:	4313      	orrs	r3, r2
 8005066:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005068:	4b2b      	ldr	r3, [pc, #172]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 800506a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506c:	f023 0220 	bic.w	r2, r3, #32
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	4928      	ldr	r1, [pc, #160]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005076:	4313      	orrs	r3, r2
 8005078:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800507a:	4b27      	ldr	r3, [pc, #156]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 800507c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800507e:	4a26      	ldr	r2, [pc, #152]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005080:	f023 0310 	bic.w	r3, r3, #16
 8005084:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005086:	4b24      	ldr	r3, [pc, #144]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800508a:	4b24      	ldr	r3, [pc, #144]	@ (800511c <RCCEx_PLL2_Config+0x160>)
 800508c:	4013      	ands	r3, r2
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	69d2      	ldr	r2, [r2, #28]
 8005092:	00d2      	lsls	r2, r2, #3
 8005094:	4920      	ldr	r1, [pc, #128]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005096:	4313      	orrs	r3, r2
 8005098:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800509a:	4b1f      	ldr	r3, [pc, #124]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 800509c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509e:	4a1e      	ldr	r2, [pc, #120]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050a0:	f043 0310 	orr.w	r3, r3, #16
 80050a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d106      	bne.n	80050ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80050ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b0:	4a19      	ldr	r2, [pc, #100]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80050b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80050b8:	e00f      	b.n	80050da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d106      	bne.n	80050ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80050c0:	4b15      	ldr	r3, [pc, #84]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c4:	4a14      	ldr	r2, [pc, #80]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80050cc:	e005      	b.n	80050da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80050ce:	4b12      	ldr	r3, [pc, #72]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d2:	4a11      	ldr	r2, [pc, #68]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80050d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80050da:	4b0f      	ldr	r3, [pc, #60]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a0e      	ldr	r2, [pc, #56]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 80050e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e6:	f7fc fb5d 	bl	80017a4 <HAL_GetTick>
 80050ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050ec:	e008      	b.n	8005100 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80050ee:	f7fc fb59 	bl	80017a4 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e006      	b.n	800510e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005100:	4b05      	ldr	r3, [pc, #20]	@ (8005118 <RCCEx_PLL2_Config+0x15c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0f0      	beq.n	80050ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800510c:	7bfb      	ldrb	r3, [r7, #15]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	58024400 	.word	0x58024400
 800511c:	ffff0007 	.word	0xffff0007

08005120 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800512e:	4b53      	ldr	r3, [pc, #332]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005132:	f003 0303 	and.w	r3, r3, #3
 8005136:	2b03      	cmp	r3, #3
 8005138:	d101      	bne.n	800513e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e099      	b.n	8005272 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800513e:	4b4f      	ldr	r3, [pc, #316]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a4e      	ldr	r2, [pc, #312]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005144:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800514a:	f7fc fb2b 	bl	80017a4 <HAL_GetTick>
 800514e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005150:	e008      	b.n	8005164 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005152:	f7fc fb27 	bl	80017a4 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d901      	bls.n	8005164 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e086      	b.n	8005272 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005164:	4b45      	ldr	r3, [pc, #276]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1f0      	bne.n	8005152 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005170:	4b42      	ldr	r3, [pc, #264]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005174:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	051b      	lsls	r3, r3, #20
 800517e:	493f      	ldr	r1, [pc, #252]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	628b      	str	r3, [r1, #40]	@ 0x28
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	3b01      	subs	r3, #1
 800518a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	3b01      	subs	r3, #1
 8005194:	025b      	lsls	r3, r3, #9
 8005196:	b29b      	uxth	r3, r3
 8005198:	431a      	orrs	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	3b01      	subs	r3, #1
 80051a0:	041b      	lsls	r3, r3, #16
 80051a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	3b01      	subs	r3, #1
 80051ae:	061b      	lsls	r3, r3, #24
 80051b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80051b4:	4931      	ldr	r1, [pc, #196]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80051ba:	4b30      	ldr	r3, [pc, #192]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	492d      	ldr	r1, [pc, #180]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80051cc:	4b2b      	ldr	r3, [pc, #172]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	4928      	ldr	r1, [pc, #160]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80051de:	4b27      	ldr	r3, [pc, #156]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e2:	4a26      	ldr	r2, [pc, #152]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80051ea:	4b24      	ldr	r3, [pc, #144]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ee:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <RCCEx_PLL3_Config+0x160>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	69d2      	ldr	r2, [r2, #28]
 80051f6:	00d2      	lsls	r2, r2, #3
 80051f8:	4920      	ldr	r1, [pc, #128]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80051fe:	4b1f      	ldr	r3, [pc, #124]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005202:	4a1e      	ldr	r2, [pc, #120]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005208:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d106      	bne.n	800521e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005210:	4b1a      	ldr	r3, [pc, #104]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005214:	4a19      	ldr	r2, [pc, #100]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005216:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800521a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800521c:	e00f      	b.n	800523e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d106      	bne.n	8005232 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005224:	4b15      	ldr	r3, [pc, #84]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005228:	4a14      	ldr	r2, [pc, #80]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 800522a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800522e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005230:	e005      	b.n	800523e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005232:	4b12      	ldr	r3, [pc, #72]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	4a11      	ldr	r2, [pc, #68]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005238:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800523c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800523e:	4b0f      	ldr	r3, [pc, #60]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a0e      	ldr	r2, [pc, #56]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800524a:	f7fc faab 	bl	80017a4 <HAL_GetTick>
 800524e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005250:	e008      	b.n	8005264 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005252:	f7fc faa7 	bl	80017a4 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b02      	cmp	r3, #2
 800525e:	d901      	bls.n	8005264 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e006      	b.n	8005272 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005264:	4b05      	ldr	r3, [pc, #20]	@ (800527c <RCCEx_PLL3_Config+0x15c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0f0      	beq.n	8005252 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005270:	7bfb      	ldrb	r3, [r7, #15]
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	58024400 	.word	0x58024400
 8005280:	ffff0007 	.word	0xffff0007

08005284 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e10f      	b.n	80054b6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a87      	ldr	r2, [pc, #540]	@ (80054c0 <HAL_SPI_Init+0x23c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00f      	beq.n	80052c6 <HAL_SPI_Init+0x42>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a86      	ldr	r2, [pc, #536]	@ (80054c4 <HAL_SPI_Init+0x240>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d00a      	beq.n	80052c6 <HAL_SPI_Init+0x42>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a84      	ldr	r2, [pc, #528]	@ (80054c8 <HAL_SPI_Init+0x244>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d005      	beq.n	80052c6 <HAL_SPI_Init+0x42>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	2b0f      	cmp	r3, #15
 80052c0:	d901      	bls.n	80052c6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e0f7      	b.n	80054b6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fe2e 	bl	8005f28 <SPI_GetPacketSize>
 80052cc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a7b      	ldr	r2, [pc, #492]	@ (80054c0 <HAL_SPI_Init+0x23c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00c      	beq.n	80052f2 <HAL_SPI_Init+0x6e>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a79      	ldr	r2, [pc, #484]	@ (80054c4 <HAL_SPI_Init+0x240>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d007      	beq.n	80052f2 <HAL_SPI_Init+0x6e>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a78      	ldr	r2, [pc, #480]	@ (80054c8 <HAL_SPI_Init+0x244>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d002      	beq.n	80052f2 <HAL_SPI_Init+0x6e>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d811      	bhi.n	8005316 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80052f6:	4a72      	ldr	r2, [pc, #456]	@ (80054c0 <HAL_SPI_Init+0x23c>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d009      	beq.n	8005310 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a70      	ldr	r2, [pc, #448]	@ (80054c4 <HAL_SPI_Init+0x240>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d004      	beq.n	8005310 <HAL_SPI_Init+0x8c>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a6f      	ldr	r2, [pc, #444]	@ (80054c8 <HAL_SPI_Init+0x244>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d104      	bne.n	800531a <HAL_SPI_Init+0x96>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2b10      	cmp	r3, #16
 8005314:	d901      	bls.n	800531a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e0cd      	b.n	80054b6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7fb fe86 	bl	8001040 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0201 	bic.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005356:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005360:	d119      	bne.n	8005396 <HAL_SPI_Init+0x112>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800536a:	d103      	bne.n	8005374 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005370:	2b00      	cmp	r3, #0
 8005372:	d008      	beq.n	8005386 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10c      	bne.n	8005396 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005380:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005384:	d107      	bne.n	8005396 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005394:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00f      	beq.n	80053c2 <HAL_SPI_Init+0x13e>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	2b06      	cmp	r3, #6
 80053a8:	d90b      	bls.n	80053c2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	e007      	b.n	80053d2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053da:	431a      	orrs	r2, r3
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e4:	ea42 0103 	orr.w	r1, r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68da      	ldr	r2, [r3, #12]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	431a      	orrs	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	431a      	orrs	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005432:	ea42 0103 	orr.w	r1, r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d113      	bne.n	8005472 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800545c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005470:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0201 	bic.w	r2, r2, #1
 8005480:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40013000 	.word	0x40013000
 80054c4:	40003800 	.word	0x40003800
 80054c8:	40003c00 	.word	0x40003c00

080054cc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b088      	sub	sp, #32
 80054d0:	af02      	add	r7, sp, #8
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	4613      	mov	r3, r2
 80054da:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3320      	adds	r3, #32
 80054e2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054e4:	f7fc f95e 	bl	80017a4 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d001      	beq.n	80054fa <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80054f6:	2302      	movs	r3, #2
 80054f8:	e1d1      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <HAL_SPI_Transmit+0x3a>
 8005500:	88fb      	ldrh	r3, [r7, #6]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e1c9      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_SPI_Transmit+0x4c>
 8005514:	2302      	movs	r3, #2
 8005516:	e1c2      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2203      	movs	r2, #3
 8005524:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	88fa      	ldrh	r2, [r7, #6]
 800553a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	88fa      	ldrh	r2, [r7, #6]
 8005542:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005570:	d108      	bne.n	8005584 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	e009      	b.n	8005598 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005596:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	4b96      	ldr	r3, [pc, #600]	@ (80057f8 <HAL_SPI_Transmit+0x32c>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	88f9      	ldrh	r1, [r7, #6]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	6812      	ldr	r2, [r2, #0]
 80055a8:	430b      	orrs	r3, r1
 80055aa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055c4:	d107      	bne.n	80055d6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	2b0f      	cmp	r3, #15
 80055dc:	d947      	bls.n	800566e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80055de:	e03f      	b.n	8005660 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d114      	bne.n	8005618 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055fe:	1d1a      	adds	r2, r3, #4
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005616:	e023      	b.n	8005660 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005618:	f7fc f8c4 	bl	80017a4 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d803      	bhi.n	8005630 <HAL_SPI_Transmit+0x164>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562e:	d102      	bne.n	8005636 <HAL_SPI_Transmit+0x16a>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d114      	bne.n	8005660 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 fba8 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005642:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e11e      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1b9      	bne.n	80055e0 <HAL_SPI_Transmit+0x114>
 800566c:	e0f1      	b.n	8005852 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	2b07      	cmp	r3, #7
 8005674:	f240 80e6 	bls.w	8005844 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005678:	e05d      	b.n	8005736 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b02      	cmp	r3, #2
 8005686:	d132      	bne.n	80056ee <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	d918      	bls.n	80056c6 <HAL_SPI_Transmit+0x1fa>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005698:	2b00      	cmp	r3, #0
 800569a:	d014      	beq.n	80056c6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6812      	ldr	r2, [r2, #0]
 80056a6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ac:	1d1a      	adds	r2, r3, #4
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	3b02      	subs	r3, #2
 80056bc:	b29a      	uxth	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80056c4:	e037      	b.n	8005736 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ca:	881a      	ldrh	r2, [r3, #0]
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056d4:	1c9a      	adds	r2, r3, #2
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80056ec:	e023      	b.n	8005736 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ee:	f7fc f859 	bl	80017a4 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d803      	bhi.n	8005706 <HAL_SPI_Transmit+0x23a>
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005704:	d102      	bne.n	800570c <HAL_SPI_Transmit+0x240>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d114      	bne.n	8005736 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 fb3d 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005718:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e0b3      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d19b      	bne.n	800567a <HAL_SPI_Transmit+0x1ae>
 8005742:	e086      	b.n	8005852 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b02      	cmp	r3, #2
 8005750:	d154      	bne.n	80057fc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b03      	cmp	r3, #3
 800575c:	d918      	bls.n	8005790 <HAL_SPI_Transmit+0x2c4>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005762:	2b40      	cmp	r3, #64	@ 0x40
 8005764:	d914      	bls.n	8005790 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005776:	1d1a      	adds	r2, r3, #4
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005782:	b29b      	uxth	r3, r3
 8005784:	3b04      	subs	r3, #4
 8005786:	b29a      	uxth	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800578e:	e059      	b.n	8005844 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005796:	b29b      	uxth	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	d917      	bls.n	80057cc <HAL_SPI_Transmit+0x300>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d013      	beq.n	80057cc <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a8:	881a      	ldrh	r2, [r3, #0]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b2:	1c9a      	adds	r2, r3, #2
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057be:	b29b      	uxth	r3, r3
 80057c0:	3b02      	subs	r3, #2
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80057ca:	e03b      	b.n	8005844 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3320      	adds	r3, #32
 80057d6:	7812      	ldrb	r2, [r2, #0]
 80057d8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80057f6:	e025      	b.n	8005844 <HAL_SPI_Transmit+0x378>
 80057f8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057fc:	f7fb ffd2 	bl	80017a4 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	429a      	cmp	r2, r3
 800580a:	d803      	bhi.n	8005814 <HAL_SPI_Transmit+0x348>
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005812:	d102      	bne.n	800581a <HAL_SPI_Transmit+0x34e>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d114      	bne.n	8005844 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fab6 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005826:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e02c      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800584a:	b29b      	uxth	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	f47f af79 	bne.w	8005744 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2200      	movs	r2, #0
 800585a:	2108      	movs	r1, #8
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 fb35 	bl	8005ecc <SPI_WaitOnFlagUntilTimeout>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800586e:	f043 0220 	orr.w	r2, r3, #32
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f000 fa87 	bl	8005d8c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005894:	2b00      	cmp	r3, #0
 8005896:	d001      	beq.n	800589c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e000      	b.n	800589e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800589c:	2300      	movs	r3, #0
  }
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3718      	adds	r7, #24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop

080058a8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b088      	sub	sp, #32
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	603b      	str	r3, [r7, #0]
 80058b4:	4613      	mov	r3, r2
 80058b6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	b29b      	uxth	r3, r3
 80058c0:	3301      	adds	r3, #1
 80058c2:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3330      	adds	r3, #48	@ 0x30
 80058ca:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058cc:	f7fb ff6a 	bl	80017a4 <HAL_GetTick>
 80058d0:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d001      	beq.n	80058e2 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80058de:	2302      	movs	r3, #2
 80058e0:	e250      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <HAL_SPI_Receive+0x46>
 80058e8:	88fb      	ldrh	r3, [r7, #6]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e248      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <HAL_SPI_Receive+0x58>
 80058fc:	2302      	movs	r3, #2
 80058fe:	e241      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2204      	movs	r2, #4
 800590c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	88fa      	ldrh	r2, [r7, #6]
 8005922:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005958:	d108      	bne.n	800596c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	e009      	b.n	8005980 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800597e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	4b95      	ldr	r3, [pc, #596]	@ (8005bdc <HAL_SPI_Receive+0x334>)
 8005988:	4013      	ands	r3, r2
 800598a:	88f9      	ldrh	r1, [r7, #6]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	430b      	orrs	r3, r1
 8005992:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f042 0201 	orr.w	r2, r2, #1
 80059a2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059ac:	d107      	bne.n	80059be <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	2b0f      	cmp	r3, #15
 80059c4:	d96c      	bls.n	8005aa0 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80059c6:	e064      	b.n	8005a92 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d114      	bne.n	8005a08 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059e8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a06:	e044      	b.n	8005a92 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	8bfa      	ldrh	r2, [r7, #30]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d919      	bls.n	8005a4a <HAL_SPI_Receive+0x1a2>
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d014      	beq.n	8005a4a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a28:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005a2a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a30:	1d1a      	adds	r2, r3, #4
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a48:	e023      	b.n	8005a92 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a4a:	f7fb feab 	bl	80017a4 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d803      	bhi.n	8005a62 <HAL_SPI_Receive+0x1ba>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d102      	bne.n	8005a68 <HAL_SPI_Receive+0x1c0>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d114      	bne.n	8005a92 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 f98f 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a74:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e178      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d194      	bne.n	80059c8 <HAL_SPI_Receive+0x120>
 8005a9e:	e15e      	b.n	8005d5e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	2b07      	cmp	r3, #7
 8005aa6:	f240 8153 	bls.w	8005d50 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005aaa:	e08f      	b.n	8005bcc <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d114      	bne.n	8005aec <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	8812      	ldrh	r2, [r2, #0]
 8005aca:	b292      	uxth	r2, r2
 8005acc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ad2:	1c9a      	adds	r2, r3, #2
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005aea:	e06f      	b.n	8005bcc <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	8bfa      	ldrh	r2, [r7, #30]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d924      	bls.n	8005b44 <HAL_SPI_Receive+0x29c>
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d01f      	beq.n	8005b44 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	8812      	ldrh	r2, [r2, #0]
 8005b0c:	b292      	uxth	r2, r2
 8005b0e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b14:	1c9a      	adds	r2, r3, #2
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	8812      	ldrh	r2, [r2, #0]
 8005b22:	b292      	uxth	r2, r2
 8005b24:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b2a:	1c9a      	adds	r2, r3, #2
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	3b02      	subs	r3, #2
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b42:	e043      	b.n	8005bcc <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d119      	bne.n	8005b84 <HAL_SPI_Receive+0x2dc>
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d014      	beq.n	8005b84 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	8812      	ldrh	r2, [r2, #0]
 8005b62:	b292      	uxth	r2, r2
 8005b64:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6a:	1c9a      	adds	r2, r3, #2
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b82:	e023      	b.n	8005bcc <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b84:	f7fb fe0e 	bl	80017a4 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d803      	bhi.n	8005b9c <HAL_SPI_Receive+0x2f4>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9a:	d102      	bne.n	8005ba2 <HAL_SPI_Receive+0x2fa>
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d114      	bne.n	8005bcc <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f000 f8f2 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e0db      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f47f af69 	bne.w	8005aac <HAL_SPI_Receive+0x204>
 8005bda:	e0c0      	b.n	8005d5e <HAL_SPI_Receive+0x4b6>
 8005bdc:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d117      	bne.n	8005c26 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c24:	e094      	b.n	8005d50 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	8bfa      	ldrh	r2, [r7, #30]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d946      	bls.n	8005cc2 <HAL_SPI_Receive+0x41a>
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d041      	beq.n	8005cc2 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c4a:	7812      	ldrb	r2, [r2, #0]
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c54:	1c5a      	adds	r2, r3, #1
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c66:	7812      	ldrb	r2, [r2, #0]
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c82:	7812      	ldrb	r2, [r2, #0]
 8005c84:	b2d2      	uxtb	r2, r2
 8005c86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c9e:	7812      	ldrb	r2, [r2, #0]
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b04      	subs	r3, #4
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005cc0:	e046      	b.n	8005d50 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2b03      	cmp	r3, #3
 8005ccc:	d81c      	bhi.n	8005d08 <HAL_SPI_Receive+0x460>
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d017      	beq.n	8005d08 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ce4:	7812      	ldrb	r2, [r2, #0]
 8005ce6:	b2d2      	uxtb	r2, r2
 8005ce8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005d06:	e023      	b.n	8005d50 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d08:	f7fb fd4c 	bl	80017a4 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d803      	bhi.n	8005d20 <HAL_SPI_Receive+0x478>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1e:	d102      	bne.n	8005d26 <HAL_SPI_Receive+0x47e>
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d114      	bne.n	8005d50 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f830 	bl	8005d8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d32:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e019      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f47f af41 	bne.w	8005be0 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 f814 	bl	8005d8c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e000      	b.n	8005d84 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8005d82:	2300      	movs	r3, #0
  }
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3720      	adds	r7, #32
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0208 	orr.w	r2, r2, #8
 8005daa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	699a      	ldr	r2, [r3, #24]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0210 	orr.w	r2, r2, #16
 8005dba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f022 0201 	bic.w	r2, r2, #1
 8005dca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6919      	ldr	r1, [r3, #16]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ec8 <SPI_CloseTransfer+0x13c>)
 8005dd8:	400b      	ands	r3, r1
 8005dda:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005dea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b04      	cmp	r3, #4
 8005df6:	d014      	beq.n	8005e22 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00f      	beq.n	8005e22 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e08:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	699a      	ldr	r2, [r3, #24]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f042 0220 	orr.w	r2, r2, #32
 8005e20:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b03      	cmp	r3, #3
 8005e2c:	d014      	beq.n	8005e58 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00f      	beq.n	8005e58 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e3e:	f043 0204 	orr.w	r2, r3, #4
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699a      	ldr	r2, [r3, #24]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e56:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00f      	beq.n	8005e82 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e68:	f043 0201 	orr.w	r2, r3, #1
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	699a      	ldr	r2, [r3, #24]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e80:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00f      	beq.n	8005eac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e92:	f043 0208 	orr.w	r2, r3, #8
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	699a      	ldr	r2, [r3, #24]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eaa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005ebc:	bf00      	nop
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr
 8005ec8:	fffffc90 	.word	0xfffffc90

08005ecc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	4613      	mov	r3, r2
 8005eda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005edc:	e010      	b.n	8005f00 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ede:	f7fb fc61 	bl	80017a4 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d803      	bhi.n	8005ef6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef4:	d102      	bne.n	8005efc <SPI_WaitOnFlagUntilTimeout+0x30>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e00f      	b.n	8005f20 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	695a      	ldr	r2, [r3, #20]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	4013      	ands	r3, r2
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	bf0c      	ite	eq
 8005f10:	2301      	moveq	r3, #1
 8005f12:	2300      	movne	r3, #0
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	461a      	mov	r2, r3
 8005f18:	79fb      	ldrb	r3, [r7, #7]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d0df      	beq.n	8005ede <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	3301      	adds	r3, #1
 8005f38:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	3307      	adds	r3, #7
 8005f46:	08db      	lsrs	r3, r3, #3
 8005f48:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	fb02 f303 	mul.w	r3, r2, r3
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e049      	b.n	8006004 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d106      	bne.n	8005f8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 f841 	bl	800600c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3304      	adds	r3, #4
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4610      	mov	r0, r2
 8005f9e:	f000 fc61 	bl	8006864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b01      	cmp	r3, #1
 8006032:	d001      	beq.n	8006038 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e054      	b.n	80060e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0201 	orr.w	r2, r2, #1
 800604e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a26      	ldr	r2, [pc, #152]	@ (80060f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d022      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006062:	d01d      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a22      	ldr	r2, [pc, #136]	@ (80060f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d018      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a21      	ldr	r2, [pc, #132]	@ (80060f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d013      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1f      	ldr	r2, [pc, #124]	@ (80060fc <HAL_TIM_Base_Start_IT+0xdc>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00e      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1e      	ldr	r2, [pc, #120]	@ (8006100 <HAL_TIM_Base_Start_IT+0xe0>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d009      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a1c      	ldr	r2, [pc, #112]	@ (8006104 <HAL_TIM_Base_Start_IT+0xe4>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d004      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x80>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <HAL_TIM_Base_Start_IT+0xe8>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d115      	bne.n	80060cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	4b19      	ldr	r3, [pc, #100]	@ (800610c <HAL_TIM_Base_Start_IT+0xec>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b06      	cmp	r3, #6
 80060b0:	d015      	beq.n	80060de <HAL_TIM_Base_Start_IT+0xbe>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b8:	d011      	beq.n	80060de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f042 0201 	orr.w	r2, r2, #1
 80060c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ca:	e008      	b.n	80060de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0201 	orr.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e000      	b.n	80060e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3714      	adds	r7, #20
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	40010000 	.word	0x40010000
 80060f4:	40000400 	.word	0x40000400
 80060f8:	40000800 	.word	0x40000800
 80060fc:	40000c00 	.word	0x40000c00
 8006100:	40010400 	.word	0x40010400
 8006104:	40001800 	.word	0x40001800
 8006108:	40014000 	.word	0x40014000
 800610c:	00010007 	.word	0x00010007

08006110 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e049      	b.n	80061b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d106      	bne.n	800613c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7fb fa62 	bl	8001600 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2202      	movs	r2, #2
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	3304      	adds	r3, #4
 800614c:	4619      	mov	r1, r3
 800614e:	4610      	mov	r0, r2
 8006150:	f000 fb88 	bl	8006864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d109      	bne.n	80061e4 <HAL_TIM_PWM_Start+0x24>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b01      	cmp	r3, #1
 80061da:	bf14      	ite	ne
 80061dc:	2301      	movne	r3, #1
 80061de:	2300      	moveq	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	e03c      	b.n	800625e <HAL_TIM_PWM_Start+0x9e>
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b04      	cmp	r3, #4
 80061e8:	d109      	bne.n	80061fe <HAL_TIM_PWM_Start+0x3e>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	bf14      	ite	ne
 80061f6:	2301      	movne	r3, #1
 80061f8:	2300      	moveq	r3, #0
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	e02f      	b.n	800625e <HAL_TIM_PWM_Start+0x9e>
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b08      	cmp	r3, #8
 8006202:	d109      	bne.n	8006218 <HAL_TIM_PWM_Start+0x58>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800620a:	b2db      	uxtb	r3, r3
 800620c:	2b01      	cmp	r3, #1
 800620e:	bf14      	ite	ne
 8006210:	2301      	movne	r3, #1
 8006212:	2300      	moveq	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	e022      	b.n	800625e <HAL_TIM_PWM_Start+0x9e>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2b0c      	cmp	r3, #12
 800621c:	d109      	bne.n	8006232 <HAL_TIM_PWM_Start+0x72>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b01      	cmp	r3, #1
 8006228:	bf14      	ite	ne
 800622a:	2301      	movne	r3, #1
 800622c:	2300      	moveq	r3, #0
 800622e:	b2db      	uxtb	r3, r3
 8006230:	e015      	b.n	800625e <HAL_TIM_PWM_Start+0x9e>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b10      	cmp	r3, #16
 8006236:	d109      	bne.n	800624c <HAL_TIM_PWM_Start+0x8c>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b01      	cmp	r3, #1
 8006242:	bf14      	ite	ne
 8006244:	2301      	movne	r3, #1
 8006246:	2300      	moveq	r3, #0
 8006248:	b2db      	uxtb	r3, r3
 800624a:	e008      	b.n	800625e <HAL_TIM_PWM_Start+0x9e>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b01      	cmp	r3, #1
 8006256:	bf14      	ite	ne
 8006258:	2301      	movne	r3, #1
 800625a:	2300      	moveq	r3, #0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e0a1      	b.n	80063aa <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d104      	bne.n	8006276 <HAL_TIM_PWM_Start+0xb6>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006274:	e023      	b.n	80062be <HAL_TIM_PWM_Start+0xfe>
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b04      	cmp	r3, #4
 800627a:	d104      	bne.n	8006286 <HAL_TIM_PWM_Start+0xc6>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006284:	e01b      	b.n	80062be <HAL_TIM_PWM_Start+0xfe>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b08      	cmp	r3, #8
 800628a:	d104      	bne.n	8006296 <HAL_TIM_PWM_Start+0xd6>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006294:	e013      	b.n	80062be <HAL_TIM_PWM_Start+0xfe>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b0c      	cmp	r3, #12
 800629a:	d104      	bne.n	80062a6 <HAL_TIM_PWM_Start+0xe6>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062a4:	e00b      	b.n	80062be <HAL_TIM_PWM_Start+0xfe>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b10      	cmp	r3, #16
 80062aa:	d104      	bne.n	80062b6 <HAL_TIM_PWM_Start+0xf6>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062b4:	e003      	b.n	80062be <HAL_TIM_PWM_Start+0xfe>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2201      	movs	r2, #1
 80062c4:	6839      	ldr	r1, [r7, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 fe48 	bl	8006f5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a38      	ldr	r2, [pc, #224]	@ (80063b4 <HAL_TIM_PWM_Start+0x1f4>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d013      	beq.n	80062fe <HAL_TIM_PWM_Start+0x13e>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a37      	ldr	r2, [pc, #220]	@ (80063b8 <HAL_TIM_PWM_Start+0x1f8>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d00e      	beq.n	80062fe <HAL_TIM_PWM_Start+0x13e>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a35      	ldr	r2, [pc, #212]	@ (80063bc <HAL_TIM_PWM_Start+0x1fc>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d009      	beq.n	80062fe <HAL_TIM_PWM_Start+0x13e>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a34      	ldr	r2, [pc, #208]	@ (80063c0 <HAL_TIM_PWM_Start+0x200>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d004      	beq.n	80062fe <HAL_TIM_PWM_Start+0x13e>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a32      	ldr	r2, [pc, #200]	@ (80063c4 <HAL_TIM_PWM_Start+0x204>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d101      	bne.n	8006302 <HAL_TIM_PWM_Start+0x142>
 80062fe:	2301      	movs	r3, #1
 8006300:	e000      	b.n	8006304 <HAL_TIM_PWM_Start+0x144>
 8006302:	2300      	movs	r3, #0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d007      	beq.n	8006318 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006316:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a25      	ldr	r2, [pc, #148]	@ (80063b4 <HAL_TIM_PWM_Start+0x1f4>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d022      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800632a:	d01d      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a25      	ldr	r2, [pc, #148]	@ (80063c8 <HAL_TIM_PWM_Start+0x208>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d018      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a24      	ldr	r2, [pc, #144]	@ (80063cc <HAL_TIM_PWM_Start+0x20c>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d013      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a22      	ldr	r2, [pc, #136]	@ (80063d0 <HAL_TIM_PWM_Start+0x210>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d00e      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a1a      	ldr	r2, [pc, #104]	@ (80063b8 <HAL_TIM_PWM_Start+0x1f8>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d009      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1e      	ldr	r2, [pc, #120]	@ (80063d4 <HAL_TIM_PWM_Start+0x214>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d004      	beq.n	8006368 <HAL_TIM_PWM_Start+0x1a8>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a16      	ldr	r2, [pc, #88]	@ (80063bc <HAL_TIM_PWM_Start+0x1fc>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d115      	bne.n	8006394 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689a      	ldr	r2, [r3, #8]
 800636e:	4b1a      	ldr	r3, [pc, #104]	@ (80063d8 <HAL_TIM_PWM_Start+0x218>)
 8006370:	4013      	ands	r3, r2
 8006372:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2b06      	cmp	r3, #6
 8006378:	d015      	beq.n	80063a6 <HAL_TIM_PWM_Start+0x1e6>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006380:	d011      	beq.n	80063a6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f042 0201 	orr.w	r2, r2, #1
 8006390:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006392:	e008      	b.n	80063a6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	e000      	b.n	80063a8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	40010000 	.word	0x40010000
 80063b8:	40010400 	.word	0x40010400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800
 80063c8:	40000400 	.word	0x40000400
 80063cc:	40000800 	.word	0x40000800
 80063d0:	40000c00 	.word	0x40000c00
 80063d4:	40001800 	.word	0x40001800
 80063d8:	00010007 	.word	0x00010007

080063dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d020      	beq.n	8006440 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d01b      	beq.n	8006440 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f06f 0202 	mvn.w	r2, #2
 8006410:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	f003 0303 	and.w	r3, r3, #3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f9fe 	bl	8006828 <HAL_TIM_IC_CaptureCallback>
 800642c:	e005      	b.n	800643a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f9f0 	bl	8006814 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 fa01 	bl	800683c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	f003 0304 	and.w	r3, r3, #4
 8006446:	2b00      	cmp	r3, #0
 8006448:	d020      	beq.n	800648c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b00      	cmp	r3, #0
 8006452:	d01b      	beq.n	800648c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0204 	mvn.w	r2, #4
 800645c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f9d8 	bl	8006828 <HAL_TIM_IC_CaptureCallback>
 8006478:	e005      	b.n	8006486 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f9ca 	bl	8006814 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f9db 	bl	800683c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f003 0308 	and.w	r3, r3, #8
 8006492:	2b00      	cmp	r3, #0
 8006494:	d020      	beq.n	80064d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f003 0308 	and.w	r3, r3, #8
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01b      	beq.n	80064d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0208 	mvn.w	r2, #8
 80064a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2204      	movs	r2, #4
 80064ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f003 0303 	and.w	r3, r3, #3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f9b2 	bl	8006828 <HAL_TIM_IC_CaptureCallback>
 80064c4:	e005      	b.n	80064d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f9a4 	bl	8006814 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 f9b5 	bl	800683c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 0310 	and.w	r3, r3, #16
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d020      	beq.n	8006524 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 0310 	and.w	r3, r3, #16
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d01b      	beq.n	8006524 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0210 	mvn.w	r2, #16
 80064f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2208      	movs	r2, #8
 80064fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f98c 	bl	8006828 <HAL_TIM_IC_CaptureCallback>
 8006510:	e005      	b.n	800651e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 f97e 	bl	8006814 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 f98f 	bl	800683c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00c      	beq.n	8006548 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	d007      	beq.n	8006548 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0201 	mvn.w	r2, #1
 8006540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fa fcb6 	bl	8000eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800654e:	2b00      	cmp	r3, #0
 8006550:	d104      	bne.n	800655c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00c      	beq.n	8006576 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d007      	beq.n	8006576 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800656e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 fdb1 	bl	80070d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00c      	beq.n	800659a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006586:	2b00      	cmp	r3, #0
 8006588:	d007      	beq.n	800659a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fda9 	bl	80070ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00c      	beq.n	80065be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d007      	beq.n	80065be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 f949 	bl	8006850 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f003 0320 	and.w	r3, r3, #32
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00c      	beq.n	80065e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f003 0320 	and.w	r3, r3, #32
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d007      	beq.n	80065e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f06f 0220 	mvn.w	r2, #32
 80065da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fd71 	bl	80070c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065e2:	bf00      	nop
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
	...

080065ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006602:	2b01      	cmp	r3, #1
 8006604:	d101      	bne.n	800660a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006606:	2302      	movs	r3, #2
 8006608:	e0ff      	b.n	800680a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b14      	cmp	r3, #20
 8006616:	f200 80f0 	bhi.w	80067fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800661a:	a201      	add	r2, pc, #4	@ (adr r2, 8006620 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800661c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006620:	08006675 	.word	0x08006675
 8006624:	080067fb 	.word	0x080067fb
 8006628:	080067fb 	.word	0x080067fb
 800662c:	080067fb 	.word	0x080067fb
 8006630:	080066b5 	.word	0x080066b5
 8006634:	080067fb 	.word	0x080067fb
 8006638:	080067fb 	.word	0x080067fb
 800663c:	080067fb 	.word	0x080067fb
 8006640:	080066f7 	.word	0x080066f7
 8006644:	080067fb 	.word	0x080067fb
 8006648:	080067fb 	.word	0x080067fb
 800664c:	080067fb 	.word	0x080067fb
 8006650:	08006737 	.word	0x08006737
 8006654:	080067fb 	.word	0x080067fb
 8006658:	080067fb 	.word	0x080067fb
 800665c:	080067fb 	.word	0x080067fb
 8006660:	08006779 	.word	0x08006779
 8006664:	080067fb 	.word	0x080067fb
 8006668:	080067fb 	.word	0x080067fb
 800666c:	080067fb 	.word	0x080067fb
 8006670:	080067b9 	.word	0x080067b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68b9      	ldr	r1, [r7, #8]
 800667a:	4618      	mov	r0, r3
 800667c:	f000 f998 	bl	80069b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0208 	orr.w	r2, r2, #8
 800668e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	699a      	ldr	r2, [r3, #24]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f022 0204 	bic.w	r2, r2, #4
 800669e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6999      	ldr	r1, [r3, #24]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	691a      	ldr	r2, [r3, #16]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	619a      	str	r2, [r3, #24]
      break;
 80066b2:	e0a5      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68b9      	ldr	r1, [r7, #8]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 fa08 	bl	8006ad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	699a      	ldr	r2, [r3, #24]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6999      	ldr	r1, [r3, #24]
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	021a      	lsls	r2, r3, #8
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	619a      	str	r2, [r3, #24]
      break;
 80066f4:	e084      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68b9      	ldr	r1, [r7, #8]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 fa71 	bl	8006be4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	69da      	ldr	r2, [r3, #28]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f042 0208 	orr.w	r2, r2, #8
 8006710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69da      	ldr	r2, [r3, #28]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0204 	bic.w	r2, r2, #4
 8006720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	69d9      	ldr	r1, [r3, #28]
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	691a      	ldr	r2, [r3, #16]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	430a      	orrs	r2, r1
 8006732:	61da      	str	r2, [r3, #28]
      break;
 8006734:	e064      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68b9      	ldr	r1, [r7, #8]
 800673c:	4618      	mov	r0, r3
 800673e:	f000 fad9 	bl	8006cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006750:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	69da      	ldr	r2, [r3, #28]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006760:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69d9      	ldr	r1, [r3, #28]
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	021a      	lsls	r2, r3, #8
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	61da      	str	r2, [r3, #28]
      break;
 8006776:	e043      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	4618      	mov	r0, r3
 8006780:	f000 fb22 	bl	8006dc8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f042 0208 	orr.w	r2, r2, #8
 8006792:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f022 0204 	bic.w	r2, r2, #4
 80067a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	691a      	ldr	r2, [r3, #16]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067b6:	e023      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68b9      	ldr	r1, [r7, #8]
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 fb66 	bl	8006e90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	021a      	lsls	r2, r3, #8
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067f8:	e002      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	75fb      	strb	r3, [r7, #23]
      break;
 80067fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006808:	7dfb      	ldrb	r3, [r7, #23]
}
 800680a:	4618      	mov	r0, r3
 800680c:	3718      	adds	r7, #24
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop

08006814 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800681c:	bf00      	nop
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006830:	bf00      	nop
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a46      	ldr	r2, [pc, #280]	@ (8006990 <TIM_Base_SetConfig+0x12c>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d013      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006882:	d00f      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a43      	ldr	r2, [pc, #268]	@ (8006994 <TIM_Base_SetConfig+0x130>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d00b      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a42      	ldr	r2, [pc, #264]	@ (8006998 <TIM_Base_SetConfig+0x134>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d007      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a41      	ldr	r2, [pc, #260]	@ (800699c <TIM_Base_SetConfig+0x138>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d003      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a40      	ldr	r2, [pc, #256]	@ (80069a0 <TIM_Base_SetConfig+0x13c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d108      	bne.n	80068b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a35      	ldr	r2, [pc, #212]	@ (8006990 <TIM_Base_SetConfig+0x12c>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d01f      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068c4:	d01b      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a32      	ldr	r2, [pc, #200]	@ (8006994 <TIM_Base_SetConfig+0x130>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d017      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a31      	ldr	r2, [pc, #196]	@ (8006998 <TIM_Base_SetConfig+0x134>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d013      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a30      	ldr	r2, [pc, #192]	@ (800699c <TIM_Base_SetConfig+0x138>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d00f      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2f      	ldr	r2, [pc, #188]	@ (80069a0 <TIM_Base_SetConfig+0x13c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d00b      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2e      	ldr	r2, [pc, #184]	@ (80069a4 <TIM_Base_SetConfig+0x140>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d007      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2d      	ldr	r2, [pc, #180]	@ (80069a8 <TIM_Base_SetConfig+0x144>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d003      	beq.n	80068fe <TIM_Base_SetConfig+0x9a>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2c      	ldr	r2, [pc, #176]	@ (80069ac <TIM_Base_SetConfig+0x148>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d108      	bne.n	8006910 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	4313      	orrs	r3, r2
 800690e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	4313      	orrs	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	689a      	ldr	r2, [r3, #8]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a16      	ldr	r2, [pc, #88]	@ (8006990 <TIM_Base_SetConfig+0x12c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d00f      	beq.n	800695c <TIM_Base_SetConfig+0xf8>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a18      	ldr	r2, [pc, #96]	@ (80069a0 <TIM_Base_SetConfig+0x13c>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d00b      	beq.n	800695c <TIM_Base_SetConfig+0xf8>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a17      	ldr	r2, [pc, #92]	@ (80069a4 <TIM_Base_SetConfig+0x140>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d007      	beq.n	800695c <TIM_Base_SetConfig+0xf8>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a16      	ldr	r2, [pc, #88]	@ (80069a8 <TIM_Base_SetConfig+0x144>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d003      	beq.n	800695c <TIM_Base_SetConfig+0xf8>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a15      	ldr	r2, [pc, #84]	@ (80069ac <TIM_Base_SetConfig+0x148>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d103      	bne.n	8006964 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	691a      	ldr	r2, [r3, #16]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b01      	cmp	r3, #1
 8006974:	d105      	bne.n	8006982 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f023 0201 	bic.w	r2, r3, #1
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	611a      	str	r2, [r3, #16]
  }
}
 8006982:	bf00      	nop
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	40010000 	.word	0x40010000
 8006994:	40000400 	.word	0x40000400
 8006998:	40000800 	.word	0x40000800
 800699c:	40000c00 	.word	0x40000c00
 80069a0:	40010400 	.word	0x40010400
 80069a4:	40014000 	.word	0x40014000
 80069a8:	40014400 	.word	0x40014400
 80069ac:	40014800 	.word	0x40014800

080069b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	f023 0201 	bic.w	r2, r3, #1
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4b37      	ldr	r3, [pc, #220]	@ (8006ab8 <TIM_OC1_SetConfig+0x108>)
 80069dc:	4013      	ands	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f023 0302 	bic.w	r3, r3, #2
 80069f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a2d      	ldr	r2, [pc, #180]	@ (8006abc <TIM_OC1_SetConfig+0x10c>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d00f      	beq.n	8006a2c <TIM_OC1_SetConfig+0x7c>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8006ac0 <TIM_OC1_SetConfig+0x110>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00b      	beq.n	8006a2c <TIM_OC1_SetConfig+0x7c>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a2b      	ldr	r2, [pc, #172]	@ (8006ac4 <TIM_OC1_SetConfig+0x114>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d007      	beq.n	8006a2c <TIM_OC1_SetConfig+0x7c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a2a      	ldr	r2, [pc, #168]	@ (8006ac8 <TIM_OC1_SetConfig+0x118>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_OC1_SetConfig+0x7c>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a29      	ldr	r2, [pc, #164]	@ (8006acc <TIM_OC1_SetConfig+0x11c>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d10c      	bne.n	8006a46 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f023 0308 	bic.w	r3, r3, #8
 8006a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f023 0304 	bic.w	r3, r3, #4
 8006a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a1c      	ldr	r2, [pc, #112]	@ (8006abc <TIM_OC1_SetConfig+0x10c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d00f      	beq.n	8006a6e <TIM_OC1_SetConfig+0xbe>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac0 <TIM_OC1_SetConfig+0x110>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d00b      	beq.n	8006a6e <TIM_OC1_SetConfig+0xbe>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac4 <TIM_OC1_SetConfig+0x114>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d007      	beq.n	8006a6e <TIM_OC1_SetConfig+0xbe>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a19      	ldr	r2, [pc, #100]	@ (8006ac8 <TIM_OC1_SetConfig+0x118>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d003      	beq.n	8006a6e <TIM_OC1_SetConfig+0xbe>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a18      	ldr	r2, [pc, #96]	@ (8006acc <TIM_OC1_SetConfig+0x11c>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d111      	bne.n	8006a92 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	693a      	ldr	r2, [r7, #16]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	693a      	ldr	r2, [r7, #16]
 8006a96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	621a      	str	r2, [r3, #32]
}
 8006aac:	bf00      	nop
 8006aae:	371c      	adds	r7, #28
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr
 8006ab8:	fffeff8f 	.word	0xfffeff8f
 8006abc:	40010000 	.word	0x40010000
 8006ac0:	40010400 	.word	0x40010400
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40014400 	.word	0x40014400
 8006acc:	40014800 	.word	0x40014800

08006ad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b087      	sub	sp, #28
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a1b      	ldr	r3, [r3, #32]
 8006ae4:	f023 0210 	bic.w	r2, r3, #16
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	4b34      	ldr	r3, [pc, #208]	@ (8006bcc <TIM_OC2_SetConfig+0xfc>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	021b      	lsls	r3, r3, #8
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f023 0320 	bic.w	r3, r3, #32
 8006b1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	011b      	lsls	r3, r3, #4
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a29      	ldr	r2, [pc, #164]	@ (8006bd0 <TIM_OC2_SetConfig+0x100>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d003      	beq.n	8006b38 <TIM_OC2_SetConfig+0x68>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a28      	ldr	r2, [pc, #160]	@ (8006bd4 <TIM_OC2_SetConfig+0x104>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d10d      	bne.n	8006b54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	011b      	lsls	r3, r3, #4
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a1e      	ldr	r2, [pc, #120]	@ (8006bd0 <TIM_OC2_SetConfig+0x100>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00f      	beq.n	8006b7c <TIM_OC2_SetConfig+0xac>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd4 <TIM_OC2_SetConfig+0x104>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d00b      	beq.n	8006b7c <TIM_OC2_SetConfig+0xac>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a1c      	ldr	r2, [pc, #112]	@ (8006bd8 <TIM_OC2_SetConfig+0x108>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d007      	beq.n	8006b7c <TIM_OC2_SetConfig+0xac>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8006bdc <TIM_OC2_SetConfig+0x10c>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d003      	beq.n	8006b7c <TIM_OC2_SetConfig+0xac>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a1a      	ldr	r2, [pc, #104]	@ (8006be0 <TIM_OC2_SetConfig+0x110>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d113      	bne.n	8006ba4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	695b      	ldr	r3, [r3, #20]
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	693a      	ldr	r2, [r7, #16]
 8006ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	621a      	str	r2, [r3, #32]
}
 8006bbe:	bf00      	nop
 8006bc0:	371c      	adds	r7, #28
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	feff8fff 	.word	0xfeff8fff
 8006bd0:	40010000 	.word	0x40010000
 8006bd4:	40010400 	.word	0x40010400
 8006bd8:	40014000 	.word	0x40014000
 8006bdc:	40014400 	.word	0x40014400
 8006be0:	40014800 	.word	0x40014800

08006be4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	69db      	ldr	r3, [r3, #28]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	4b33      	ldr	r3, [pc, #204]	@ (8006cdc <TIM_OC3_SetConfig+0xf8>)
 8006c10:	4013      	ands	r3, r2
 8006c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f023 0303 	bic.w	r3, r3, #3
 8006c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68fa      	ldr	r2, [r7, #12]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	021b      	lsls	r3, r3, #8
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a28      	ldr	r2, [pc, #160]	@ (8006ce0 <TIM_OC3_SetConfig+0xfc>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d003      	beq.n	8006c4a <TIM_OC3_SetConfig+0x66>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a27      	ldr	r2, [pc, #156]	@ (8006ce4 <TIM_OC3_SetConfig+0x100>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d10d      	bne.n	8006c66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	021b      	lsls	r3, r3, #8
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a1d      	ldr	r2, [pc, #116]	@ (8006ce0 <TIM_OC3_SetConfig+0xfc>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d00f      	beq.n	8006c8e <TIM_OC3_SetConfig+0xaa>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a1c      	ldr	r2, [pc, #112]	@ (8006ce4 <TIM_OC3_SetConfig+0x100>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00b      	beq.n	8006c8e <TIM_OC3_SetConfig+0xaa>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a1b      	ldr	r2, [pc, #108]	@ (8006ce8 <TIM_OC3_SetConfig+0x104>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d007      	beq.n	8006c8e <TIM_OC3_SetConfig+0xaa>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1a      	ldr	r2, [pc, #104]	@ (8006cec <TIM_OC3_SetConfig+0x108>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d003      	beq.n	8006c8e <TIM_OC3_SetConfig+0xaa>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a19      	ldr	r2, [pc, #100]	@ (8006cf0 <TIM_OC3_SetConfig+0x10c>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d113      	bne.n	8006cb6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	011b      	lsls	r3, r3, #4
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	621a      	str	r2, [r3, #32]
}
 8006cd0:	bf00      	nop
 8006cd2:	371c      	adds	r7, #28
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	fffeff8f 	.word	0xfffeff8f
 8006ce0:	40010000 	.word	0x40010000
 8006ce4:	40010400 	.word	0x40010400
 8006ce8:	40014000 	.word	0x40014000
 8006cec:	40014400 	.word	0x40014400
 8006cf0:	40014800 	.word	0x40014800

08006cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4b24      	ldr	r3, [pc, #144]	@ (8006db0 <TIM_OC4_SetConfig+0xbc>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	021b      	lsls	r3, r3, #8
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	031b      	lsls	r3, r3, #12
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	4a19      	ldr	r2, [pc, #100]	@ (8006db4 <TIM_OC4_SetConfig+0xc0>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d00f      	beq.n	8006d74 <TIM_OC4_SetConfig+0x80>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	4a18      	ldr	r2, [pc, #96]	@ (8006db8 <TIM_OC4_SetConfig+0xc4>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d00b      	beq.n	8006d74 <TIM_OC4_SetConfig+0x80>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a17      	ldr	r2, [pc, #92]	@ (8006dbc <TIM_OC4_SetConfig+0xc8>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d007      	beq.n	8006d74 <TIM_OC4_SetConfig+0x80>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a16      	ldr	r2, [pc, #88]	@ (8006dc0 <TIM_OC4_SetConfig+0xcc>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d003      	beq.n	8006d74 <TIM_OC4_SetConfig+0x80>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a15      	ldr	r2, [pc, #84]	@ (8006dc4 <TIM_OC4_SetConfig+0xd0>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d109      	bne.n	8006d88 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	695b      	ldr	r3, [r3, #20]
 8006d80:	019b      	lsls	r3, r3, #6
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	621a      	str	r2, [r3, #32]
}
 8006da2:	bf00      	nop
 8006da4:	371c      	adds	r7, #28
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	feff8fff 	.word	0xfeff8fff
 8006db4:	40010000 	.word	0x40010000
 8006db8:	40010400 	.word	0x40010400
 8006dbc:	40014000 	.word	0x40014000
 8006dc0:	40014400 	.word	0x40014400
 8006dc4:	40014800 	.word	0x40014800

08006dc8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	4b21      	ldr	r3, [pc, #132]	@ (8006e78 <TIM_OC5_SetConfig+0xb0>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	041b      	lsls	r3, r3, #16
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a18      	ldr	r2, [pc, #96]	@ (8006e7c <TIM_OC5_SetConfig+0xb4>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00f      	beq.n	8006e3e <TIM_OC5_SetConfig+0x76>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a17      	ldr	r2, [pc, #92]	@ (8006e80 <TIM_OC5_SetConfig+0xb8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d00b      	beq.n	8006e3e <TIM_OC5_SetConfig+0x76>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a16      	ldr	r2, [pc, #88]	@ (8006e84 <TIM_OC5_SetConfig+0xbc>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d007      	beq.n	8006e3e <TIM_OC5_SetConfig+0x76>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a15      	ldr	r2, [pc, #84]	@ (8006e88 <TIM_OC5_SetConfig+0xc0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d003      	beq.n	8006e3e <TIM_OC5_SetConfig+0x76>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a14      	ldr	r2, [pc, #80]	@ (8006e8c <TIM_OC5_SetConfig+0xc4>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d109      	bne.n	8006e52 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	021b      	lsls	r3, r3, #8
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	621a      	str	r2, [r3, #32]
}
 8006e6c:	bf00      	nop
 8006e6e:	371c      	adds	r7, #28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr
 8006e78:	fffeff8f 	.word	0xfffeff8f
 8006e7c:	40010000 	.word	0x40010000
 8006e80:	40010400 	.word	0x40010400
 8006e84:	40014000 	.word	0x40014000
 8006e88:	40014400 	.word	0x40014400
 8006e8c:	40014800 	.word	0x40014800

08006e90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a1b      	ldr	r3, [r3, #32]
 8006ea4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	4b22      	ldr	r3, [pc, #136]	@ (8006f44 <TIM_OC6_SetConfig+0xb4>)
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	021b      	lsls	r3, r3, #8
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ed2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	051b      	lsls	r3, r3, #20
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a19      	ldr	r2, [pc, #100]	@ (8006f48 <TIM_OC6_SetConfig+0xb8>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d00f      	beq.n	8006f08 <TIM_OC6_SetConfig+0x78>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a18      	ldr	r2, [pc, #96]	@ (8006f4c <TIM_OC6_SetConfig+0xbc>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00b      	beq.n	8006f08 <TIM_OC6_SetConfig+0x78>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a17      	ldr	r2, [pc, #92]	@ (8006f50 <TIM_OC6_SetConfig+0xc0>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d007      	beq.n	8006f08 <TIM_OC6_SetConfig+0x78>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a16      	ldr	r2, [pc, #88]	@ (8006f54 <TIM_OC6_SetConfig+0xc4>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d003      	beq.n	8006f08 <TIM_OC6_SetConfig+0x78>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a15      	ldr	r2, [pc, #84]	@ (8006f58 <TIM_OC6_SetConfig+0xc8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d109      	bne.n	8006f1c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	029b      	lsls	r3, r3, #10
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	621a      	str	r2, [r3, #32]
}
 8006f36:	bf00      	nop
 8006f38:	371c      	adds	r7, #28
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	feff8fff 	.word	0xfeff8fff
 8006f48:	40010000 	.word	0x40010000
 8006f4c:	40010400 	.word	0x40010400
 8006f50:	40014000 	.word	0x40014000
 8006f54:	40014400 	.word	0x40014400
 8006f58:	40014800 	.word	0x40014800

08006f5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b087      	sub	sp, #28
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	f003 031f 	and.w	r3, r3, #31
 8006f6e:	2201      	movs	r2, #1
 8006f70:	fa02 f303 	lsl.w	r3, r2, r3
 8006f74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6a1a      	ldr	r2, [r3, #32]
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	43db      	mvns	r3, r3
 8006f7e:	401a      	ands	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6a1a      	ldr	r2, [r3, #32]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f003 031f 	and.w	r3, r3, #31
 8006f8e:	6879      	ldr	r1, [r7, #4]
 8006f90:	fa01 f303 	lsl.w	r3, r1, r3
 8006f94:	431a      	orrs	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	621a      	str	r2, [r3, #32]
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
	...

08006fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d101      	bne.n	8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	e06d      	b.n	800709c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2202      	movs	r2, #2
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a30      	ldr	r2, [pc, #192]	@ (80070a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d004      	beq.n	8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a2f      	ldr	r2, [pc, #188]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d108      	bne.n	8007006 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ffa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800700c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4313      	orrs	r3, r2
 8007016:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a20      	ldr	r2, [pc, #128]	@ (80070a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d022      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007032:	d01d      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a1d      	ldr	r2, [pc, #116]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d018      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a1c      	ldr	r2, [pc, #112]	@ (80070b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d013      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a1a      	ldr	r2, [pc, #104]	@ (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d00e      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a15      	ldr	r2, [pc, #84]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d009      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a16      	ldr	r2, [pc, #88]	@ (80070bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d004      	beq.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a15      	ldr	r2, [pc, #84]	@ (80070c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d10c      	bne.n	800708a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007076:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	4313      	orrs	r3, r2
 8007080:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2201      	movs	r2, #1
 800708e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	40010000 	.word	0x40010000
 80070ac:	40010400 	.word	0x40010400
 80070b0:	40000400 	.word	0x40000400
 80070b4:	40000800 	.word	0x40000800
 80070b8:	40000c00 	.word	0x40000c00
 80070bc:	40001800 	.word	0x40001800
 80070c0:	40014000 	.word	0x40014000

080070c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070cc:	bf00      	nop
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <__NVIC_SetPriority>:
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	4603      	mov	r3, r0
 8007108:	6039      	str	r1, [r7, #0]
 800710a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800710c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007110:	2b00      	cmp	r3, #0
 8007112:	db0a      	blt.n	800712a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	b2da      	uxtb	r2, r3
 8007118:	490c      	ldr	r1, [pc, #48]	@ (800714c <__NVIC_SetPriority+0x4c>)
 800711a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800711e:	0112      	lsls	r2, r2, #4
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	440b      	add	r3, r1
 8007124:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007128:	e00a      	b.n	8007140 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	b2da      	uxtb	r2, r3
 800712e:	4908      	ldr	r1, [pc, #32]	@ (8007150 <__NVIC_SetPriority+0x50>)
 8007130:	88fb      	ldrh	r3, [r7, #6]
 8007132:	f003 030f 	and.w	r3, r3, #15
 8007136:	3b04      	subs	r3, #4
 8007138:	0112      	lsls	r2, r2, #4
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	440b      	add	r3, r1
 800713e:	761a      	strb	r2, [r3, #24]
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr
 800714c:	e000e100 	.word	0xe000e100
 8007150:	e000ed00 	.word	0xe000ed00

08007154 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007154:	b580      	push	{r7, lr}
 8007156:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007158:	4b05      	ldr	r3, [pc, #20]	@ (8007170 <SysTick_Handler+0x1c>)
 800715a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800715c:	f001 fd50 	bl	8008c00 <xTaskGetSchedulerState>
 8007160:	4603      	mov	r3, r0
 8007162:	2b01      	cmp	r3, #1
 8007164:	d001      	beq.n	800716a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007166:	f002 fb47 	bl	80097f8 <xPortSysTickHandler>
  }
}
 800716a:	bf00      	nop
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	e000e010 	.word	0xe000e010

08007174 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007178:	2100      	movs	r1, #0
 800717a:	f06f 0004 	mvn.w	r0, #4
 800717e:	f7ff ffbf 	bl	8007100 <__NVIC_SetPriority>
#endif
}
 8007182:	bf00      	nop
 8007184:	bd80      	pop	{r7, pc}
	...

08007188 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800718e:	f3ef 8305 	mrs	r3, IPSR
 8007192:	603b      	str	r3, [r7, #0]
  return(result);
 8007194:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800719a:	f06f 0305 	mvn.w	r3, #5
 800719e:	607b      	str	r3, [r7, #4]
 80071a0:	e00c      	b.n	80071bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80071a2:	4b0a      	ldr	r3, [pc, #40]	@ (80071cc <osKernelInitialize+0x44>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d105      	bne.n	80071b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80071aa:	4b08      	ldr	r3, [pc, #32]	@ (80071cc <osKernelInitialize+0x44>)
 80071ac:	2201      	movs	r2, #1
 80071ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	607b      	str	r3, [r7, #4]
 80071b4:	e002      	b.n	80071bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80071b6:	f04f 33ff 	mov.w	r3, #4294967295
 80071ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071bc:	687b      	ldr	r3, [r7, #4]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	2400044c 	.word	0x2400044c

080071d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d6:	f3ef 8305 	mrs	r3, IPSR
 80071da:	603b      	str	r3, [r7, #0]
  return(result);
 80071dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80071e2:	f06f 0305 	mvn.w	r3, #5
 80071e6:	607b      	str	r3, [r7, #4]
 80071e8:	e010      	b.n	800720c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80071ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007218 <osKernelStart+0x48>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d109      	bne.n	8007206 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80071f2:	f7ff ffbf 	bl	8007174 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80071f6:	4b08      	ldr	r3, [pc, #32]	@ (8007218 <osKernelStart+0x48>)
 80071f8:	2202      	movs	r2, #2
 80071fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80071fc:	f001 f87a 	bl	80082f4 <vTaskStartScheduler>
      stat = osOK;
 8007200:	2300      	movs	r3, #0
 8007202:	607b      	str	r3, [r7, #4]
 8007204:	e002      	b.n	800720c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007206:	f04f 33ff 	mov.w	r3, #4294967295
 800720a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800720c:	687b      	ldr	r3, [r7, #4]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	2400044c 	.word	0x2400044c

0800721c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800721c:	b580      	push	{r7, lr}
 800721e:	b08e      	sub	sp, #56	@ 0x38
 8007220:	af04      	add	r7, sp, #16
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007228:	2300      	movs	r3, #0
 800722a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800722c:	f3ef 8305 	mrs	r3, IPSR
 8007230:	617b      	str	r3, [r7, #20]
  return(result);
 8007232:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007234:	2b00      	cmp	r3, #0
 8007236:	d17e      	bne.n	8007336 <osThreadNew+0x11a>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d07b      	beq.n	8007336 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800723e:	2380      	movs	r3, #128	@ 0x80
 8007240:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007242:	2318      	movs	r3, #24
 8007244:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007246:	2300      	movs	r3, #0
 8007248:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800724a:	f04f 33ff 	mov.w	r3, #4294967295
 800724e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d045      	beq.n	80072e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d002      	beq.n	8007264 <osThreadNew+0x48>
        name = attr->name;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d008      	beq.n	800728a <osThreadNew+0x6e>
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	2b38      	cmp	r3, #56	@ 0x38
 800727c:	d805      	bhi.n	800728a <osThreadNew+0x6e>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <osThreadNew+0x72>
        return (NULL);
 800728a:	2300      	movs	r3, #0
 800728c:	e054      	b.n	8007338 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d003      	beq.n	800729e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	089b      	lsrs	r3, r3, #2
 800729c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00e      	beq.n	80072c4 <osThreadNew+0xa8>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	2b5b      	cmp	r3, #91	@ 0x5b
 80072ac:	d90a      	bls.n	80072c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d006      	beq.n	80072c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <osThreadNew+0xa8>
        mem = 1;
 80072be:	2301      	movs	r3, #1
 80072c0:	61bb      	str	r3, [r7, #24]
 80072c2:	e010      	b.n	80072e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d10c      	bne.n	80072e6 <osThreadNew+0xca>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d108      	bne.n	80072e6 <osThreadNew+0xca>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <osThreadNew+0xca>
          mem = 0;
 80072dc:	2300      	movs	r3, #0
 80072de:	61bb      	str	r3, [r7, #24]
 80072e0:	e001      	b.n	80072e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80072e2:	2300      	movs	r3, #0
 80072e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d110      	bne.n	800730e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072f4:	9202      	str	r2, [sp, #8]
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	6a3a      	ldr	r2, [r7, #32]
 8007300:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 fe1a 	bl	8007f3c <xTaskCreateStatic>
 8007308:	4603      	mov	r3, r0
 800730a:	613b      	str	r3, [r7, #16]
 800730c:	e013      	b.n	8007336 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d110      	bne.n	8007336 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007314:	6a3b      	ldr	r3, [r7, #32]
 8007316:	b29a      	uxth	r2, r3
 8007318:	f107 0310 	add.w	r3, r7, #16
 800731c:	9301      	str	r3, [sp, #4]
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f000 fe68 	bl	8007ffc <xTaskCreate>
 800732c:	4603      	mov	r3, r0
 800732e:	2b01      	cmp	r3, #1
 8007330:	d001      	beq.n	8007336 <osThreadNew+0x11a>
            hTask = NULL;
 8007332:	2300      	movs	r3, #0
 8007334:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007336:	693b      	ldr	r3, [r7, #16]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3728      	adds	r7, #40	@ 0x28
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007348:	f3ef 8305 	mrs	r3, IPSR
 800734c:	60bb      	str	r3, [r7, #8]
  return(result);
 800734e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <osDelay+0x1c>
    stat = osErrorISR;
 8007354:	f06f 0305 	mvn.w	r3, #5
 8007358:	60fb      	str	r3, [r7, #12]
 800735a:	e007      	b.n	800736c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800735c:	2300      	movs	r3, #0
 800735e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d002      	beq.n	800736c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 ff8e 	bl	8008288 <vTaskDelay>
    }
  }

  return (stat);
 800736c:	68fb      	ldr	r3, [r7, #12]
}
 800736e:	4618      	mov	r0, r3
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
	...

08007378 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4a07      	ldr	r2, [pc, #28]	@ (80073a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007388:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	4a06      	ldr	r2, [pc, #24]	@ (80073a8 <vApplicationGetIdleTaskMemory+0x30>)
 800738e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2280      	movs	r2, #128	@ 0x80
 8007394:	601a      	str	r2, [r3, #0]
}
 8007396:	bf00      	nop
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	24000450 	.word	0x24000450
 80073a8:	240004ac 	.word	0x240004ac

080073ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	4a07      	ldr	r2, [pc, #28]	@ (80073d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80073bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	4a06      	ldr	r2, [pc, #24]	@ (80073dc <vApplicationGetTimerTaskMemory+0x30>)
 80073c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80073ca:	601a      	str	r2, [r3, #0]
}
 80073cc:	bf00      	nop
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	240006ac 	.word	0x240006ac
 80073dc:	24000708 	.word	0x24000708

080073e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f103 0208 	add.w	r2, r3, #8
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f04f 32ff 	mov.w	r2, #4294967295
 80073f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f103 0208 	add.w	r2, r3, #8
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f103 0208 	add.w	r2, r3, #8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800743a:	b480      	push	{r7}
 800743c:	b085      	sub	sp, #20
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	1c5a      	adds	r2, r3, #1
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	601a      	str	r2, [r3, #0]
}
 8007476:	bf00      	nop
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007482:	b480      	push	{r7}
 8007484:	b085      	sub	sp, #20
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007498:	d103      	bne.n	80074a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	60fb      	str	r3, [r7, #12]
 80074a0:	e00c      	b.n	80074bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	3308      	adds	r3, #8
 80074a6:	60fb      	str	r3, [r7, #12]
 80074a8:	e002      	b.n	80074b0 <vListInsert+0x2e>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	60fb      	str	r3, [r7, #12]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68ba      	ldr	r2, [r7, #8]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d2f6      	bcs.n	80074aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	683a      	ldr	r2, [r7, #0]
 80074ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	683a      	ldr	r2, [r7, #0]
 80074d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	601a      	str	r2, [r3, #0]
}
 80074e8:	bf00      	nop
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074f4:	b480      	push	{r7}
 80074f6:	b085      	sub	sp, #20
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	6892      	ldr	r2, [r2, #8]
 800750a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6852      	ldr	r2, [r2, #4]
 8007514:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	429a      	cmp	r2, r3
 800751e:	d103      	bne.n	8007528 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	689a      	ldr	r2, [r3, #8]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	1e5a      	subs	r2, r3, #1
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10b      	bne.n	8007574 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800755c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007560:	f383 8811 	msr	BASEPRI, r3
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800756e:	bf00      	nop
 8007570:	bf00      	nop
 8007572:	e7fd      	b.n	8007570 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007574:	f002 f8b0 	bl	80096d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007580:	68f9      	ldr	r1, [r7, #12]
 8007582:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007584:	fb01 f303 	mul.w	r3, r1, r3
 8007588:	441a      	add	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a4:	3b01      	subs	r3, #1
 80075a6:	68f9      	ldr	r1, [r7, #12]
 80075a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075aa:	fb01 f303 	mul.w	r3, r1, r3
 80075ae:	441a      	add	r2, r3
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	22ff      	movs	r2, #255	@ 0xff
 80075b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	22ff      	movs	r2, #255	@ 0xff
 80075c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d114      	bne.n	80075f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d01a      	beq.n	8007608 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	3310      	adds	r3, #16
 80075d6:	4618      	mov	r0, r3
 80075d8:	f001 f91a 	bl	8008810 <xTaskRemoveFromEventList>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d012      	beq.n	8007608 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80075e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007618 <xQueueGenericReset+0xd0>)
 80075e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075e8:	601a      	str	r2, [r3, #0]
 80075ea:	f3bf 8f4f 	dsb	sy
 80075ee:	f3bf 8f6f 	isb	sy
 80075f2:	e009      	b.n	8007608 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	3310      	adds	r3, #16
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7ff fef1 	bl	80073e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3324      	adds	r3, #36	@ 0x24
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff feec 	bl	80073e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007608:	f002 f898 	bl	800973c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800760c:	2301      	movs	r3, #1
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	e000ed04 	.word	0xe000ed04

0800761c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800761c:	b580      	push	{r7, lr}
 800761e:	b08e      	sub	sp, #56	@ 0x38
 8007620:	af02      	add	r7, sp, #8
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
 8007628:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10b      	bne.n	8007648 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10b      	bne.n	8007666 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d002      	beq.n	8007672 <xQueueGenericCreateStatic+0x56>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d001      	beq.n	8007676 <xQueueGenericCreateStatic+0x5a>
 8007672:	2301      	movs	r3, #1
 8007674:	e000      	b.n	8007678 <xQueueGenericCreateStatic+0x5c>
 8007676:	2300      	movs	r3, #0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10b      	bne.n	8007694 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	623b      	str	r3, [r7, #32]
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	e7fd      	b.n	8007690 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d102      	bne.n	80076a0 <xQueueGenericCreateStatic+0x84>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <xQueueGenericCreateStatic+0x88>
 80076a0:	2301      	movs	r3, #1
 80076a2:	e000      	b.n	80076a6 <xQueueGenericCreateStatic+0x8a>
 80076a4:	2300      	movs	r3, #0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10b      	bne.n	80076c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80076aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ae:	f383 8811 	msr	BASEPRI, r3
 80076b2:	f3bf 8f6f 	isb	sy
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	61fb      	str	r3, [r7, #28]
}
 80076bc:	bf00      	nop
 80076be:	bf00      	nop
 80076c0:	e7fd      	b.n	80076be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80076c2:	2350      	movs	r3, #80	@ 0x50
 80076c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2b50      	cmp	r3, #80	@ 0x50
 80076ca:	d00b      	beq.n	80076e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d0:	f383 8811 	msr	BASEPRI, r3
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	61bb      	str	r3, [r7, #24]
}
 80076de:	bf00      	nop
 80076e0:	bf00      	nop
 80076e2:	e7fd      	b.n	80076e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80076e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80076ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00d      	beq.n	800770c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80076f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80076fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	4613      	mov	r3, r2
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	68b9      	ldr	r1, [r7, #8]
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f000 f805 	bl	8007716 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800770c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800770e:	4618      	mov	r0, r3
 8007710:	3730      	adds	r7, #48	@ 0x30
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b084      	sub	sp, #16
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
 800771e:	60b9      	str	r1, [r7, #8]
 8007720:	607a      	str	r2, [r7, #4]
 8007722:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d103      	bne.n	8007732 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	69ba      	ldr	r2, [r7, #24]
 800772e:	601a      	str	r2, [r3, #0]
 8007730:	e002      	b.n	8007738 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007744:	2101      	movs	r1, #1
 8007746:	69b8      	ldr	r0, [r7, #24]
 8007748:	f7ff fefe 	bl	8007548 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	78fa      	ldrb	r2, [r7, #3]
 8007750:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007754:	bf00      	nop
 8007756:	3710      	adds	r7, #16
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b08e      	sub	sp, #56	@ 0x38
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	607a      	str	r2, [r7, #4]
 8007768:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800776a:	2300      	movs	r3, #0
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	2b00      	cmp	r3, #0
 8007776:	d10b      	bne.n	8007790 <xQueueGenericSend+0x34>
	__asm volatile
 8007778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777c:	f383 8811 	msr	BASEPRI, r3
 8007780:	f3bf 8f6f 	isb	sy
 8007784:	f3bf 8f4f 	dsb	sy
 8007788:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800778a:	bf00      	nop
 800778c:	bf00      	nop
 800778e:	e7fd      	b.n	800778c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d103      	bne.n	800779e <xQueueGenericSend+0x42>
 8007796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800779a:	2b00      	cmp	r3, #0
 800779c:	d101      	bne.n	80077a2 <xQueueGenericSend+0x46>
 800779e:	2301      	movs	r3, #1
 80077a0:	e000      	b.n	80077a4 <xQueueGenericSend+0x48>
 80077a2:	2300      	movs	r3, #0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10b      	bne.n	80077c0 <xQueueGenericSend+0x64>
	__asm volatile
 80077a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ac:	f383 8811 	msr	BASEPRI, r3
 80077b0:	f3bf 8f6f 	isb	sy
 80077b4:	f3bf 8f4f 	dsb	sy
 80077b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80077ba:	bf00      	nop
 80077bc:	bf00      	nop
 80077be:	e7fd      	b.n	80077bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d103      	bne.n	80077ce <xQueueGenericSend+0x72>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d101      	bne.n	80077d2 <xQueueGenericSend+0x76>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <xQueueGenericSend+0x78>
 80077d2:	2300      	movs	r3, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10b      	bne.n	80077f0 <xQueueGenericSend+0x94>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	623b      	str	r3, [r7, #32]
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	e7fd      	b.n	80077ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077f0:	f001 fa06 	bl	8008c00 <xTaskGetSchedulerState>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d102      	bne.n	8007800 <xQueueGenericSend+0xa4>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d101      	bne.n	8007804 <xQueueGenericSend+0xa8>
 8007800:	2301      	movs	r3, #1
 8007802:	e000      	b.n	8007806 <xQueueGenericSend+0xaa>
 8007804:	2300      	movs	r3, #0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10b      	bne.n	8007822 <xQueueGenericSend+0xc6>
	__asm volatile
 800780a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780e:	f383 8811 	msr	BASEPRI, r3
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	61fb      	str	r3, [r7, #28]
}
 800781c:	bf00      	nop
 800781e:	bf00      	nop
 8007820:	e7fd      	b.n	800781e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007822:	f001 ff59 	bl	80096d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007828:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800782a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800782e:	429a      	cmp	r2, r3
 8007830:	d302      	bcc.n	8007838 <xQueueGenericSend+0xdc>
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2b02      	cmp	r3, #2
 8007836:	d129      	bne.n	800788c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007838:	683a      	ldr	r2, [r7, #0]
 800783a:	68b9      	ldr	r1, [r7, #8]
 800783c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800783e:	f000 fa0f 	bl	8007c60 <prvCopyDataToQueue>
 8007842:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007848:	2b00      	cmp	r3, #0
 800784a:	d010      	beq.n	800786e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800784c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784e:	3324      	adds	r3, #36	@ 0x24
 8007850:	4618      	mov	r0, r3
 8007852:	f000 ffdd 	bl	8008810 <xTaskRemoveFromEventList>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d013      	beq.n	8007884 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800785c:	4b3f      	ldr	r3, [pc, #252]	@ (800795c <xQueueGenericSend+0x200>)
 800785e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007862:	601a      	str	r2, [r3, #0]
 8007864:	f3bf 8f4f 	dsb	sy
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	e00a      	b.n	8007884 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800786e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007870:	2b00      	cmp	r3, #0
 8007872:	d007      	beq.n	8007884 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007874:	4b39      	ldr	r3, [pc, #228]	@ (800795c <xQueueGenericSend+0x200>)
 8007876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800787a:	601a      	str	r2, [r3, #0]
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007884:	f001 ff5a 	bl	800973c <vPortExitCritical>
				return pdPASS;
 8007888:	2301      	movs	r3, #1
 800788a:	e063      	b.n	8007954 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d103      	bne.n	800789a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007892:	f001 ff53 	bl	800973c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007896:	2300      	movs	r3, #0
 8007898:	e05c      	b.n	8007954 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800789a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800789c:	2b00      	cmp	r3, #0
 800789e:	d106      	bne.n	80078ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078a0:	f107 0314 	add.w	r3, r7, #20
 80078a4:	4618      	mov	r0, r3
 80078a6:	f001 f817 	bl	80088d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078aa:	2301      	movs	r3, #1
 80078ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80078ae:	f001 ff45 	bl	800973c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80078b2:	f000 fd87 	bl	80083c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078b6:	f001 ff0f 	bl	80096d8 <vPortEnterCritical>
 80078ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078c0:	b25b      	sxtb	r3, r3
 80078c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c6:	d103      	bne.n	80078d0 <xQueueGenericSend+0x174>
 80078c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078d6:	b25b      	sxtb	r3, r3
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d103      	bne.n	80078e6 <xQueueGenericSend+0x18a>
 80078de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e0:	2200      	movs	r2, #0
 80078e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078e6:	f001 ff29 	bl	800973c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078ea:	1d3a      	adds	r2, r7, #4
 80078ec:	f107 0314 	add.w	r3, r7, #20
 80078f0:	4611      	mov	r1, r2
 80078f2:	4618      	mov	r0, r3
 80078f4:	f001 f806 	bl	8008904 <xTaskCheckForTimeOut>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d124      	bne.n	8007948 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80078fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007900:	f000 faa6 	bl	8007e50 <prvIsQueueFull>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d018      	beq.n	800793c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800790a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790c:	3310      	adds	r3, #16
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	4611      	mov	r1, r2
 8007912:	4618      	mov	r0, r3
 8007914:	f000 ff2a 	bl	800876c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007918:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800791a:	f000 fa31 	bl	8007d80 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800791e:	f000 fd5f 	bl	80083e0 <xTaskResumeAll>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	f47f af7c 	bne.w	8007822 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800792a:	4b0c      	ldr	r3, [pc, #48]	@ (800795c <xQueueGenericSend+0x200>)
 800792c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	e772      	b.n	8007822 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800793c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800793e:	f000 fa1f 	bl	8007d80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007942:	f000 fd4d 	bl	80083e0 <xTaskResumeAll>
 8007946:	e76c      	b.n	8007822 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007948:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800794a:	f000 fa19 	bl	8007d80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800794e:	f000 fd47 	bl	80083e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007952:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007954:	4618      	mov	r0, r3
 8007956:	3738      	adds	r7, #56	@ 0x38
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	e000ed04 	.word	0xe000ed04

08007960 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b090      	sub	sp, #64	@ 0x40
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	607a      	str	r2, [r7, #4]
 800796c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007974:	2b00      	cmp	r3, #0
 8007976:	d10b      	bne.n	8007990 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797c:	f383 8811 	msr	BASEPRI, r3
 8007980:	f3bf 8f6f 	isb	sy
 8007984:	f3bf 8f4f 	dsb	sy
 8007988:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800798a:	bf00      	nop
 800798c:	bf00      	nop
 800798e:	e7fd      	b.n	800798c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d103      	bne.n	800799e <xQueueGenericSendFromISR+0x3e>
 8007996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <xQueueGenericSendFromISR+0x42>
 800799e:	2301      	movs	r3, #1
 80079a0:	e000      	b.n	80079a4 <xQueueGenericSendFromISR+0x44>
 80079a2:	2300      	movs	r3, #0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10b      	bne.n	80079c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d103      	bne.n	80079ce <xQueueGenericSendFromISR+0x6e>
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d101      	bne.n	80079d2 <xQueueGenericSendFromISR+0x72>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e000      	b.n	80079d4 <xQueueGenericSendFromISR+0x74>
 80079d2:	2300      	movs	r3, #0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10b      	bne.n	80079f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80079d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	623b      	str	r3, [r7, #32]
}
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
 80079ee:	e7fd      	b.n	80079ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079f0:	f001 ff52 	bl	8009898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80079f4:	f3ef 8211 	mrs	r2, BASEPRI
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	f383 8811 	msr	BASEPRI, r3
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	f3bf 8f4f 	dsb	sy
 8007a08:	61fa      	str	r2, [r7, #28]
 8007a0a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007a0c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a0e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d302      	bcc.n	8007a22 <xQueueGenericSendFromISR+0xc2>
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	d12f      	bne.n	8007a82 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a32:	683a      	ldr	r2, [r7, #0]
 8007a34:	68b9      	ldr	r1, [r7, #8]
 8007a36:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007a38:	f000 f912 	bl	8007c60 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007a3c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a44:	d112      	bne.n	8007a6c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d016      	beq.n	8007a7c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a50:	3324      	adds	r3, #36	@ 0x24
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fedc 	bl	8008810 <xTaskRemoveFromEventList>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00e      	beq.n	8007a7c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00b      	beq.n	8007a7c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	601a      	str	r2, [r3, #0]
 8007a6a:	e007      	b.n	8007a7c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007a70:	3301      	adds	r3, #1
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	b25a      	sxtb	r2, r3
 8007a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007a80:	e001      	b.n	8007a86 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007a82:	2300      	movs	r3, #0
 8007a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a88:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007a90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3740      	adds	r7, #64	@ 0x40
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b08c      	sub	sp, #48	@ 0x30
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d10b      	bne.n	8007ace <xQueueReceive+0x32>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	623b      	str	r3, [r7, #32]
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	e7fd      	b.n	8007aca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d103      	bne.n	8007adc <xQueueReceive+0x40>
 8007ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d101      	bne.n	8007ae0 <xQueueReceive+0x44>
 8007adc:	2301      	movs	r3, #1
 8007ade:	e000      	b.n	8007ae2 <xQueueReceive+0x46>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10b      	bne.n	8007afe <xQueueReceive+0x62>
	__asm volatile
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	f383 8811 	msr	BASEPRI, r3
 8007aee:	f3bf 8f6f 	isb	sy
 8007af2:	f3bf 8f4f 	dsb	sy
 8007af6:	61fb      	str	r3, [r7, #28]
}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	e7fd      	b.n	8007afa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007afe:	f001 f87f 	bl	8008c00 <xTaskGetSchedulerState>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d102      	bne.n	8007b0e <xQueueReceive+0x72>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d101      	bne.n	8007b12 <xQueueReceive+0x76>
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e000      	b.n	8007b14 <xQueueReceive+0x78>
 8007b12:	2300      	movs	r3, #0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d10b      	bne.n	8007b30 <xQueueReceive+0x94>
	__asm volatile
 8007b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1c:	f383 8811 	msr	BASEPRI, r3
 8007b20:	f3bf 8f6f 	isb	sy
 8007b24:	f3bf 8f4f 	dsb	sy
 8007b28:	61bb      	str	r3, [r7, #24]
}
 8007b2a:	bf00      	nop
 8007b2c:	bf00      	nop
 8007b2e:	e7fd      	b.n	8007b2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b30:	f001 fdd2 	bl	80096d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01f      	beq.n	8007b80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b40:	68b9      	ldr	r1, [r7, #8]
 8007b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b44:	f000 f8f6 	bl	8007d34 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4a:	1e5a      	subs	r2, r3, #1
 8007b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00f      	beq.n	8007b78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5a:	3310      	adds	r3, #16
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fe57 	bl	8008810 <xTaskRemoveFromEventList>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b68:	4b3c      	ldr	r3, [pc, #240]	@ (8007c5c <xQueueReceive+0x1c0>)
 8007b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b6e:	601a      	str	r2, [r3, #0]
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007b78:	f001 fde0 	bl	800973c <vPortExitCritical>
				return pdPASS;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e069      	b.n	8007c54 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d103      	bne.n	8007b8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b86:	f001 fdd9 	bl	800973c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e062      	b.n	8007c54 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d106      	bne.n	8007ba2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b94:	f107 0310 	add.w	r3, r7, #16
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f000 fe9d 	bl	80088d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ba2:	f001 fdcb 	bl	800973c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ba6:	f000 fc0d 	bl	80083c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007baa:	f001 fd95 	bl	80096d8 <vPortEnterCritical>
 8007bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bb4:	b25b      	sxtb	r3, r3
 8007bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bba:	d103      	bne.n	8007bc4 <xQueueReceive+0x128>
 8007bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bca:	b25b      	sxtb	r3, r3
 8007bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bd0:	d103      	bne.n	8007bda <xQueueReceive+0x13e>
 8007bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bda:	f001 fdaf 	bl	800973c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bde:	1d3a      	adds	r2, r7, #4
 8007be0:	f107 0310 	add.w	r3, r7, #16
 8007be4:	4611      	mov	r1, r2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 fe8c 	bl	8008904 <xTaskCheckForTimeOut>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d123      	bne.n	8007c3a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bf4:	f000 f916 	bl	8007e24 <prvIsQueueEmpty>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d017      	beq.n	8007c2e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c00:	3324      	adds	r3, #36	@ 0x24
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	4611      	mov	r1, r2
 8007c06:	4618      	mov	r0, r3
 8007c08:	f000 fdb0 	bl	800876c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007c0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c0e:	f000 f8b7 	bl	8007d80 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007c12:	f000 fbe5 	bl	80083e0 <xTaskResumeAll>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d189      	bne.n	8007b30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8007c5c <xQueueReceive+0x1c0>)
 8007c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c22:	601a      	str	r2, [r3, #0]
 8007c24:	f3bf 8f4f 	dsb	sy
 8007c28:	f3bf 8f6f 	isb	sy
 8007c2c:	e780      	b.n	8007b30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007c2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c30:	f000 f8a6 	bl	8007d80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c34:	f000 fbd4 	bl	80083e0 <xTaskResumeAll>
 8007c38:	e77a      	b.n	8007b30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c3c:	f000 f8a0 	bl	8007d80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c40:	f000 fbce 	bl	80083e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c46:	f000 f8ed 	bl	8007e24 <prvIsQueueEmpty>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f43f af6f 	beq.w	8007b30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c52:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3730      	adds	r7, #48	@ 0x30
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	e000ed04 	.word	0xe000ed04

08007c60 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c74:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10d      	bne.n	8007c9a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d14d      	bne.n	8007d22 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f000 ffd6 	bl	8008c3c <xTaskPriorityDisinherit>
 8007c90:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	609a      	str	r2, [r3, #8]
 8007c98:	e043      	b.n	8007d22 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d119      	bne.n	8007cd4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6858      	ldr	r0, [r3, #4]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca8:	461a      	mov	r2, r3
 8007caa:	68b9      	ldr	r1, [r7, #8]
 8007cac:	f003 facd 	bl	800b24a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	685a      	ldr	r2, [r3, #4]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb8:	441a      	add	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	685a      	ldr	r2, [r3, #4]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d32b      	bcc.n	8007d22 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	605a      	str	r2, [r3, #4]
 8007cd2:	e026      	b.n	8007d22 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	68d8      	ldr	r0, [r3, #12]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cdc:	461a      	mov	r2, r3
 8007cde:	68b9      	ldr	r1, [r7, #8]
 8007ce0:	f003 fab3 	bl	800b24a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	68da      	ldr	r2, [r3, #12]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cec:	425b      	negs	r3, r3
 8007cee:	441a      	add	r2, r3
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	68da      	ldr	r2, [r3, #12]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d207      	bcs.n	8007d10 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d08:	425b      	negs	r3, r3
 8007d0a:	441a      	add	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b02      	cmp	r3, #2
 8007d14:	d105      	bne.n	8007d22 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	1c5a      	adds	r2, r3, #1
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007d2a:	697b      	ldr	r3, [r7, #20]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3718      	adds	r7, #24
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d018      	beq.n	8007d78 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68da      	ldr	r2, [r3, #12]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4e:	441a      	add	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d303      	bcc.n	8007d68 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68d9      	ldr	r1, [r3, #12]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d70:	461a      	mov	r2, r3
 8007d72:	6838      	ldr	r0, [r7, #0]
 8007d74:	f003 fa69 	bl	800b24a <memcpy>
	}
}
 8007d78:	bf00      	nop
 8007d7a:	3708      	adds	r7, #8
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d88:	f001 fca6 	bl	80096d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d92:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d94:	e011      	b.n	8007dba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d012      	beq.n	8007dc4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	3324      	adds	r3, #36	@ 0x24
 8007da2:	4618      	mov	r0, r3
 8007da4:	f000 fd34 	bl	8008810 <xTaskRemoveFromEventList>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d001      	beq.n	8007db2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007dae:	f000 fe0d 	bl	80089cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007db2:	7bfb      	ldrb	r3, [r7, #15]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	dce9      	bgt.n	8007d96 <prvUnlockQueue+0x16>
 8007dc2:	e000      	b.n	8007dc6 <prvUnlockQueue+0x46>
					break;
 8007dc4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	22ff      	movs	r2, #255	@ 0xff
 8007dca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007dce:	f001 fcb5 	bl	800973c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007dd2:	f001 fc81 	bl	80096d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ddc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007dde:	e011      	b.n	8007e04 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d012      	beq.n	8007e0e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3310      	adds	r3, #16
 8007dec:	4618      	mov	r0, r3
 8007dee:	f000 fd0f 	bl	8008810 <xTaskRemoveFromEventList>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007df8:	f000 fde8 	bl	80089cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007dfc:	7bbb      	ldrb	r3, [r7, #14]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	dce9      	bgt.n	8007de0 <prvUnlockQueue+0x60>
 8007e0c:	e000      	b.n	8007e10 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e0e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	22ff      	movs	r2, #255	@ 0xff
 8007e14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007e18:	f001 fc90 	bl	800973c <vPortExitCritical>
}
 8007e1c:	bf00      	nop
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b084      	sub	sp, #16
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e2c:	f001 fc54 	bl	80096d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d102      	bne.n	8007e3e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	60fb      	str	r3, [r7, #12]
 8007e3c:	e001      	b.n	8007e42 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e42:	f001 fc7b 	bl	800973c <vPortExitCritical>

	return xReturn;
 8007e46:	68fb      	ldr	r3, [r7, #12]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e58:	f001 fc3e 	bl	80096d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d102      	bne.n	8007e6e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	60fb      	str	r3, [r7, #12]
 8007e6c:	e001      	b.n	8007e72 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e72:	f001 fc63 	bl	800973c <vPortExitCritical>

	return xReturn;
 8007e76:	68fb      	ldr	r3, [r7, #12]
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3710      	adds	r7, #16
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	60fb      	str	r3, [r7, #12]
 8007e8e:	e014      	b.n	8007eba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e90:	4a0f      	ldr	r2, [pc, #60]	@ (8007ed0 <vQueueAddToRegistry+0x50>)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d10b      	bne.n	8007eb4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e9c:	490c      	ldr	r1, [pc, #48]	@ (8007ed0 <vQueueAddToRegistry+0x50>)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	683a      	ldr	r2, [r7, #0]
 8007ea2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8007ed0 <vQueueAddToRegistry+0x50>)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	00db      	lsls	r3, r3, #3
 8007eac:	4413      	add	r3, r2
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007eb2:	e006      	b.n	8007ec2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	60fb      	str	r3, [r7, #12]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2b07      	cmp	r3, #7
 8007ebe:	d9e7      	bls.n	8007e90 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ec0:	bf00      	nop
 8007ec2:	bf00      	nop
 8007ec4:	3714      	adds	r7, #20
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	24000b08 	.word	0x24000b08

08007ed4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b086      	sub	sp, #24
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007ee4:	f001 fbf8 	bl	80096d8 <vPortEnterCritical>
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007eee:	b25b      	sxtb	r3, r3
 8007ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef4:	d103      	bne.n	8007efe <vQueueWaitForMessageRestricted+0x2a>
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f04:	b25b      	sxtb	r3, r3
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d103      	bne.n	8007f14 <vQueueWaitForMessageRestricted+0x40>
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f14:	f001 fc12 	bl	800973c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d106      	bne.n	8007f2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	3324      	adds	r3, #36	@ 0x24
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	68b9      	ldr	r1, [r7, #8]
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f000 fc45 	bl	80087b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f2e:	6978      	ldr	r0, [r7, #20]
 8007f30:	f7ff ff26 	bl	8007d80 <prvUnlockQueue>
	}
 8007f34:	bf00      	nop
 8007f36:	3718      	adds	r7, #24
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b08e      	sub	sp, #56	@ 0x38
 8007f40:	af04      	add	r7, sp, #16
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
 8007f48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d10b      	bne.n	8007f68 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	623b      	str	r3, [r7, #32]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10b      	bne.n	8007f86 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	61fb      	str	r3, [r7, #28]
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	e7fd      	b.n	8007f82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f86:	235c      	movs	r3, #92	@ 0x5c
 8007f88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b5c      	cmp	r3, #92	@ 0x5c
 8007f8e:	d00b      	beq.n	8007fa8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	61bb      	str	r3, [r7, #24]
}
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
 8007fa6:	e7fd      	b.n	8007fa4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007fa8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d01e      	beq.n	8007fee <xTaskCreateStatic+0xb2>
 8007fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d01b      	beq.n	8007fee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fb8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007fbe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007fc8:	2300      	movs	r3, #0
 8007fca:	9303      	str	r3, [sp, #12]
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fce:	9302      	str	r3, [sp, #8]
 8007fd0:	f107 0314 	add.w	r3, r7, #20
 8007fd4:	9301      	str	r3, [sp, #4]
 8007fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	68b9      	ldr	r1, [r7, #8]
 8007fe0:	68f8      	ldr	r0, [r7, #12]
 8007fe2:	f000 f850 	bl	8008086 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fe6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007fe8:	f000 f8de 	bl	80081a8 <prvAddNewTaskToReadyList>
 8007fec:	e001      	b.n	8007ff2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ff2:	697b      	ldr	r3, [r7, #20]
	}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3728      	adds	r7, #40	@ 0x28
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b08c      	sub	sp, #48	@ 0x30
 8008000:	af04      	add	r7, sp, #16
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	603b      	str	r3, [r7, #0]
 8008008:	4613      	mov	r3, r2
 800800a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800800c:	88fb      	ldrh	r3, [r7, #6]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	4618      	mov	r0, r3
 8008012:	f001 fc83 	bl	800991c <pvPortMalloc>
 8008016:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00e      	beq.n	800803c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800801e:	205c      	movs	r0, #92	@ 0x5c
 8008020:	f001 fc7c 	bl	800991c <pvPortMalloc>
 8008024:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d003      	beq.n	8008034 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	631a      	str	r2, [r3, #48]	@ 0x30
 8008032:	e005      	b.n	8008040 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008034:	6978      	ldr	r0, [r7, #20]
 8008036:	f001 fd3f 	bl	8009ab8 <vPortFree>
 800803a:	e001      	b.n	8008040 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800803c:	2300      	movs	r3, #0
 800803e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d017      	beq.n	8008076 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	2200      	movs	r2, #0
 800804a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800804e:	88fa      	ldrh	r2, [r7, #6]
 8008050:	2300      	movs	r3, #0
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	9302      	str	r3, [sp, #8]
 8008058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805a:	9301      	str	r3, [sp, #4]
 800805c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805e:	9300      	str	r3, [sp, #0]
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	68b9      	ldr	r1, [r7, #8]
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 f80e 	bl	8008086 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800806a:	69f8      	ldr	r0, [r7, #28]
 800806c:	f000 f89c 	bl	80081a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008070:	2301      	movs	r3, #1
 8008072:	61bb      	str	r3, [r7, #24]
 8008074:	e002      	b.n	800807c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008076:	f04f 33ff 	mov.w	r3, #4294967295
 800807a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800807c:	69bb      	ldr	r3, [r7, #24]
	}
 800807e:	4618      	mov	r0, r3
 8008080:	3720      	adds	r7, #32
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b088      	sub	sp, #32
 800808a:	af00      	add	r7, sp, #0
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	607a      	str	r2, [r7, #4]
 8008092:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008096:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	461a      	mov	r2, r3
 800809e:	21a5      	movs	r1, #165	@ 0xa5
 80080a0:	f003 f853 	bl	800b14a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080a8:	6879      	ldr	r1, [r7, #4]
 80080aa:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80080ae:	440b      	add	r3, r1
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4413      	add	r3, r2
 80080b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	f023 0307 	bic.w	r3, r3, #7
 80080bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	f003 0307 	and.w	r3, r3, #7
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00b      	beq.n	80080e0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80080c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	617b      	str	r3, [r7, #20]
}
 80080da:	bf00      	nop
 80080dc:	bf00      	nop
 80080de:	e7fd      	b.n	80080dc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d01f      	beq.n	8008126 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080e6:	2300      	movs	r3, #0
 80080e8:	61fb      	str	r3, [r7, #28]
 80080ea:	e012      	b.n	8008112 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	4413      	add	r3, r2
 80080f2:	7819      	ldrb	r1, [r3, #0]
 80080f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	4413      	add	r3, r2
 80080fa:	3334      	adds	r3, #52	@ 0x34
 80080fc:	460a      	mov	r2, r1
 80080fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	4413      	add	r3, r2
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d006      	beq.n	800811a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	3301      	adds	r3, #1
 8008110:	61fb      	str	r3, [r7, #28]
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	2b0f      	cmp	r3, #15
 8008116:	d9e9      	bls.n	80080ec <prvInitialiseNewTask+0x66>
 8008118:	e000      	b.n	800811c <prvInitialiseNewTask+0x96>
			{
				break;
 800811a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800811c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008124:	e003      	b.n	800812e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	2200      	movs	r2, #0
 800812a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800812e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008130:	2b37      	cmp	r3, #55	@ 0x37
 8008132:	d901      	bls.n	8008138 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008134:	2337      	movs	r3, #55	@ 0x37
 8008136:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800813c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800813e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008142:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008146:	2200      	movs	r2, #0
 8008148:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800814a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814c:	3304      	adds	r3, #4
 800814e:	4618      	mov	r0, r3
 8008150:	f7ff f966 	bl	8007420 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	3318      	adds	r3, #24
 8008158:	4618      	mov	r0, r3
 800815a:	f7ff f961 	bl	8007420 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800815e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008162:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008166:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800816e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008172:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008176:	2200      	movs	r2, #0
 8008178:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	68f9      	ldr	r1, [r7, #12]
 8008186:	69b8      	ldr	r0, [r7, #24]
 8008188:	f001 f976 	bl	8009478 <pxPortInitialiseStack>
 800818c:	4602      	mov	r2, r0
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008194:	2b00      	cmp	r3, #0
 8008196:	d002      	beq.n	800819e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800819a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800819c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800819e:	bf00      	nop
 80081a0:	3720      	adds	r7, #32
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80081b0:	f001 fa92 	bl	80096d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80081b4:	4b2d      	ldr	r3, [pc, #180]	@ (800826c <prvAddNewTaskToReadyList+0xc4>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3301      	adds	r3, #1
 80081ba:	4a2c      	ldr	r2, [pc, #176]	@ (800826c <prvAddNewTaskToReadyList+0xc4>)
 80081bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80081be:	4b2c      	ldr	r3, [pc, #176]	@ (8008270 <prvAddNewTaskToReadyList+0xc8>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d109      	bne.n	80081da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80081c6:	4a2a      	ldr	r2, [pc, #168]	@ (8008270 <prvAddNewTaskToReadyList+0xc8>)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081cc:	4b27      	ldr	r3, [pc, #156]	@ (800826c <prvAddNewTaskToReadyList+0xc4>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d110      	bne.n	80081f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80081d4:	f000 fc1e 	bl	8008a14 <prvInitialiseTaskLists>
 80081d8:	e00d      	b.n	80081f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80081da:	4b26      	ldr	r3, [pc, #152]	@ (8008274 <prvAddNewTaskToReadyList+0xcc>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d109      	bne.n	80081f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081e2:	4b23      	ldr	r3, [pc, #140]	@ (8008270 <prvAddNewTaskToReadyList+0xc8>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d802      	bhi.n	80081f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008270 <prvAddNewTaskToReadyList+0xc8>)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081f6:	4b20      	ldr	r3, [pc, #128]	@ (8008278 <prvAddNewTaskToReadyList+0xd0>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3301      	adds	r3, #1
 80081fc:	4a1e      	ldr	r2, [pc, #120]	@ (8008278 <prvAddNewTaskToReadyList+0xd0>)
 80081fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008200:	4b1d      	ldr	r3, [pc, #116]	@ (8008278 <prvAddNewTaskToReadyList+0xd0>)
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800820c:	4b1b      	ldr	r3, [pc, #108]	@ (800827c <prvAddNewTaskToReadyList+0xd4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	429a      	cmp	r2, r3
 8008212:	d903      	bls.n	800821c <prvAddNewTaskToReadyList+0x74>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008218:	4a18      	ldr	r2, [pc, #96]	@ (800827c <prvAddNewTaskToReadyList+0xd4>)
 800821a:	6013      	str	r3, [r2, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008220:	4613      	mov	r3, r2
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	4413      	add	r3, r2
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4a15      	ldr	r2, [pc, #84]	@ (8008280 <prvAddNewTaskToReadyList+0xd8>)
 800822a:	441a      	add	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3304      	adds	r3, #4
 8008230:	4619      	mov	r1, r3
 8008232:	4610      	mov	r0, r2
 8008234:	f7ff f901 	bl	800743a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008238:	f001 fa80 	bl	800973c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800823c:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <prvAddNewTaskToReadyList+0xcc>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00e      	beq.n	8008262 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008244:	4b0a      	ldr	r3, [pc, #40]	@ (8008270 <prvAddNewTaskToReadyList+0xc8>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824e:	429a      	cmp	r2, r3
 8008250:	d207      	bcs.n	8008262 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008252:	4b0c      	ldr	r3, [pc, #48]	@ (8008284 <prvAddNewTaskToReadyList+0xdc>)
 8008254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008258:	601a      	str	r2, [r3, #0]
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008262:	bf00      	nop
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	2400101c 	.word	0x2400101c
 8008270:	24000b48 	.word	0x24000b48
 8008274:	24001028 	.word	0x24001028
 8008278:	24001038 	.word	0x24001038
 800827c:	24001024 	.word	0x24001024
 8008280:	24000b4c 	.word	0x24000b4c
 8008284:	e000ed04 	.word	0xe000ed04

08008288 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008290:	2300      	movs	r3, #0
 8008292:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d018      	beq.n	80082cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800829a:	4b14      	ldr	r3, [pc, #80]	@ (80082ec <vTaskDelay+0x64>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00b      	beq.n	80082ba <vTaskDelay+0x32>
	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	60bb      	str	r3, [r7, #8]
}
 80082b4:	bf00      	nop
 80082b6:	bf00      	nop
 80082b8:	e7fd      	b.n	80082b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80082ba:	f000 f883 	bl	80083c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80082be:	2100      	movs	r1, #0
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fd2b 	bl	8008d1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082c6:	f000 f88b 	bl	80083e0 <xTaskResumeAll>
 80082ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d107      	bne.n	80082e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80082d2:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <vTaskDelay+0x68>)
 80082d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082e2:	bf00      	nop
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	24001044 	.word	0x24001044
 80082f0:	e000ed04 	.word	0xe000ed04

080082f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b08a      	sub	sp, #40	@ 0x28
 80082f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80082fa:	2300      	movs	r3, #0
 80082fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082fe:	2300      	movs	r3, #0
 8008300:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008302:	463a      	mov	r2, r7
 8008304:	1d39      	adds	r1, r7, #4
 8008306:	f107 0308 	add.w	r3, r7, #8
 800830a:	4618      	mov	r0, r3
 800830c:	f7ff f834 	bl	8007378 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008310:	6839      	ldr	r1, [r7, #0]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	9202      	str	r2, [sp, #8]
 8008318:	9301      	str	r3, [sp, #4]
 800831a:	2300      	movs	r3, #0
 800831c:	9300      	str	r3, [sp, #0]
 800831e:	2300      	movs	r3, #0
 8008320:	460a      	mov	r2, r1
 8008322:	4922      	ldr	r1, [pc, #136]	@ (80083ac <vTaskStartScheduler+0xb8>)
 8008324:	4822      	ldr	r0, [pc, #136]	@ (80083b0 <vTaskStartScheduler+0xbc>)
 8008326:	f7ff fe09 	bl	8007f3c <xTaskCreateStatic>
 800832a:	4603      	mov	r3, r0
 800832c:	4a21      	ldr	r2, [pc, #132]	@ (80083b4 <vTaskStartScheduler+0xc0>)
 800832e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008330:	4b20      	ldr	r3, [pc, #128]	@ (80083b4 <vTaskStartScheduler+0xc0>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d002      	beq.n	800833e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008338:	2301      	movs	r3, #1
 800833a:	617b      	str	r3, [r7, #20]
 800833c:	e001      	b.n	8008342 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800833e:	2300      	movs	r3, #0
 8008340:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d102      	bne.n	800834e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008348:	f000 fd3c 	bl	8008dc4 <xTimerCreateTimerTask>
 800834c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d116      	bne.n	8008382 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	613b      	str	r3, [r7, #16]
}
 8008366:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008368:	4b13      	ldr	r3, [pc, #76]	@ (80083b8 <vTaskStartScheduler+0xc4>)
 800836a:	f04f 32ff 	mov.w	r2, #4294967295
 800836e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008370:	4b12      	ldr	r3, [pc, #72]	@ (80083bc <vTaskStartScheduler+0xc8>)
 8008372:	2201      	movs	r2, #1
 8008374:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008376:	4b12      	ldr	r3, [pc, #72]	@ (80083c0 <vTaskStartScheduler+0xcc>)
 8008378:	2200      	movs	r2, #0
 800837a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800837c:	f001 f908 	bl	8009590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008380:	e00f      	b.n	80083a2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008388:	d10b      	bne.n	80083a2 <vTaskStartScheduler+0xae>
	__asm volatile
 800838a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838e:	f383 8811 	msr	BASEPRI, r3
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	f3bf 8f4f 	dsb	sy
 800839a:	60fb      	str	r3, [r7, #12]
}
 800839c:	bf00      	nop
 800839e:	bf00      	nop
 80083a0:	e7fd      	b.n	800839e <vTaskStartScheduler+0xaa>
}
 80083a2:	bf00      	nop
 80083a4:	3718      	adds	r7, #24
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	0800d288 	.word	0x0800d288
 80083b0:	080089e5 	.word	0x080089e5
 80083b4:	24001040 	.word	0x24001040
 80083b8:	2400103c 	.word	0x2400103c
 80083bc:	24001028 	.word	0x24001028
 80083c0:	24001020 	.word	0x24001020

080083c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80083c8:	4b04      	ldr	r3, [pc, #16]	@ (80083dc <vTaskSuspendAll+0x18>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3301      	adds	r3, #1
 80083ce:	4a03      	ldr	r2, [pc, #12]	@ (80083dc <vTaskSuspendAll+0x18>)
 80083d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80083d2:	bf00      	nop
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr
 80083dc:	24001044 	.word	0x24001044

080083e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083e6:	2300      	movs	r3, #0
 80083e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80083ea:	2300      	movs	r3, #0
 80083ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80083ee:	4b42      	ldr	r3, [pc, #264]	@ (80084f8 <xTaskResumeAll+0x118>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d10b      	bne.n	800840e <xTaskResumeAll+0x2e>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	603b      	str	r3, [r7, #0]
}
 8008408:	bf00      	nop
 800840a:	bf00      	nop
 800840c:	e7fd      	b.n	800840a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800840e:	f001 f963 	bl	80096d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008412:	4b39      	ldr	r3, [pc, #228]	@ (80084f8 <xTaskResumeAll+0x118>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	3b01      	subs	r3, #1
 8008418:	4a37      	ldr	r2, [pc, #220]	@ (80084f8 <xTaskResumeAll+0x118>)
 800841a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800841c:	4b36      	ldr	r3, [pc, #216]	@ (80084f8 <xTaskResumeAll+0x118>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d162      	bne.n	80084ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008424:	4b35      	ldr	r3, [pc, #212]	@ (80084fc <xTaskResumeAll+0x11c>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d05e      	beq.n	80084ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800842c:	e02f      	b.n	800848e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800842e:	4b34      	ldr	r3, [pc, #208]	@ (8008500 <xTaskResumeAll+0x120>)
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3318      	adds	r3, #24
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff f85a 	bl	80074f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3304      	adds	r3, #4
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff f855 	bl	80074f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800844e:	4b2d      	ldr	r3, [pc, #180]	@ (8008504 <xTaskResumeAll+0x124>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	429a      	cmp	r2, r3
 8008454:	d903      	bls.n	800845e <xTaskResumeAll+0x7e>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845a:	4a2a      	ldr	r2, [pc, #168]	@ (8008504 <xTaskResumeAll+0x124>)
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008462:	4613      	mov	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4413      	add	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4a27      	ldr	r2, [pc, #156]	@ (8008508 <xTaskResumeAll+0x128>)
 800846c:	441a      	add	r2, r3
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	3304      	adds	r3, #4
 8008472:	4619      	mov	r1, r3
 8008474:	4610      	mov	r0, r2
 8008476:	f7fe ffe0 	bl	800743a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800847e:	4b23      	ldr	r3, [pc, #140]	@ (800850c <xTaskResumeAll+0x12c>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008484:	429a      	cmp	r2, r3
 8008486:	d302      	bcc.n	800848e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008488:	4b21      	ldr	r3, [pc, #132]	@ (8008510 <xTaskResumeAll+0x130>)
 800848a:	2201      	movs	r2, #1
 800848c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800848e:	4b1c      	ldr	r3, [pc, #112]	@ (8008500 <xTaskResumeAll+0x120>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1cb      	bne.n	800842e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800849c:	f000 fb90 	bl	8008bc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80084a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008514 <xTaskResumeAll+0x134>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d010      	beq.n	80084ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80084ac:	f000 f846 	bl	800853c <xTaskIncrementTick>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d002      	beq.n	80084bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80084b6:	4b16      	ldr	r3, [pc, #88]	@ (8008510 <xTaskResumeAll+0x130>)
 80084b8:	2201      	movs	r2, #1
 80084ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	3b01      	subs	r3, #1
 80084c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d1f1      	bne.n	80084ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80084c8:	4b12      	ldr	r3, [pc, #72]	@ (8008514 <xTaskResumeAll+0x134>)
 80084ca:	2200      	movs	r2, #0
 80084cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084ce:	4b10      	ldr	r3, [pc, #64]	@ (8008510 <xTaskResumeAll+0x130>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d009      	beq.n	80084ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084d6:	2301      	movs	r3, #1
 80084d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084da:	4b0f      	ldr	r3, [pc, #60]	@ (8008518 <xTaskResumeAll+0x138>)
 80084dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	f3bf 8f4f 	dsb	sy
 80084e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084ea:	f001 f927 	bl	800973c <vPortExitCritical>

	return xAlreadyYielded;
 80084ee:	68bb      	ldr	r3, [r7, #8]
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	24001044 	.word	0x24001044
 80084fc:	2400101c 	.word	0x2400101c
 8008500:	24000fdc 	.word	0x24000fdc
 8008504:	24001024 	.word	0x24001024
 8008508:	24000b4c 	.word	0x24000b4c
 800850c:	24000b48 	.word	0x24000b48
 8008510:	24001030 	.word	0x24001030
 8008514:	2400102c 	.word	0x2400102c
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008522:	4b05      	ldr	r3, [pc, #20]	@ (8008538 <xTaskGetTickCount+0x1c>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008528:	687b      	ldr	r3, [r7, #4]
}
 800852a:	4618      	mov	r0, r3
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	24001020 	.word	0x24001020

0800853c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008542:	2300      	movs	r3, #0
 8008544:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008546:	4b4f      	ldr	r3, [pc, #316]	@ (8008684 <xTaskIncrementTick+0x148>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f040 8090 	bne.w	8008670 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008550:	4b4d      	ldr	r3, [pc, #308]	@ (8008688 <xTaskIncrementTick+0x14c>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3301      	adds	r3, #1
 8008556:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008558:	4a4b      	ldr	r2, [pc, #300]	@ (8008688 <xTaskIncrementTick+0x14c>)
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d121      	bne.n	80085a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008564:	4b49      	ldr	r3, [pc, #292]	@ (800868c <xTaskIncrementTick+0x150>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <xTaskIncrementTick+0x4a>
	__asm volatile
 800856e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008572:	f383 8811 	msr	BASEPRI, r3
 8008576:	f3bf 8f6f 	isb	sy
 800857a:	f3bf 8f4f 	dsb	sy
 800857e:	603b      	str	r3, [r7, #0]
}
 8008580:	bf00      	nop
 8008582:	bf00      	nop
 8008584:	e7fd      	b.n	8008582 <xTaskIncrementTick+0x46>
 8008586:	4b41      	ldr	r3, [pc, #260]	@ (800868c <xTaskIncrementTick+0x150>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	60fb      	str	r3, [r7, #12]
 800858c:	4b40      	ldr	r3, [pc, #256]	@ (8008690 <xTaskIncrementTick+0x154>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a3e      	ldr	r2, [pc, #248]	@ (800868c <xTaskIncrementTick+0x150>)
 8008592:	6013      	str	r3, [r2, #0]
 8008594:	4a3e      	ldr	r2, [pc, #248]	@ (8008690 <xTaskIncrementTick+0x154>)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	4b3e      	ldr	r3, [pc, #248]	@ (8008694 <xTaskIncrementTick+0x158>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3301      	adds	r3, #1
 80085a0:	4a3c      	ldr	r2, [pc, #240]	@ (8008694 <xTaskIncrementTick+0x158>)
 80085a2:	6013      	str	r3, [r2, #0]
 80085a4:	f000 fb0c 	bl	8008bc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80085a8:	4b3b      	ldr	r3, [pc, #236]	@ (8008698 <xTaskIncrementTick+0x15c>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d349      	bcc.n	8008646 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085b2:	4b36      	ldr	r3, [pc, #216]	@ (800868c <xTaskIncrementTick+0x150>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d104      	bne.n	80085c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085bc:	4b36      	ldr	r3, [pc, #216]	@ (8008698 <xTaskIncrementTick+0x15c>)
 80085be:	f04f 32ff 	mov.w	r2, #4294967295
 80085c2:	601a      	str	r2, [r3, #0]
					break;
 80085c4:	e03f      	b.n	8008646 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085c6:	4b31      	ldr	r3, [pc, #196]	@ (800868c <xTaskIncrementTick+0x150>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d203      	bcs.n	80085e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085de:	4a2e      	ldr	r2, [pc, #184]	@ (8008698 <xTaskIncrementTick+0x15c>)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085e4:	e02f      	b.n	8008646 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	3304      	adds	r3, #4
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7fe ff82 	bl	80074f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d004      	beq.n	8008602 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	3318      	adds	r3, #24
 80085fc:	4618      	mov	r0, r3
 80085fe:	f7fe ff79 	bl	80074f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008606:	4b25      	ldr	r3, [pc, #148]	@ (800869c <xTaskIncrementTick+0x160>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	429a      	cmp	r2, r3
 800860c:	d903      	bls.n	8008616 <xTaskIncrementTick+0xda>
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008612:	4a22      	ldr	r2, [pc, #136]	@ (800869c <xTaskIncrementTick+0x160>)
 8008614:	6013      	str	r3, [r2, #0]
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800861a:	4613      	mov	r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4413      	add	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4a1f      	ldr	r2, [pc, #124]	@ (80086a0 <xTaskIncrementTick+0x164>)
 8008624:	441a      	add	r2, r3
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	3304      	adds	r3, #4
 800862a:	4619      	mov	r1, r3
 800862c:	4610      	mov	r0, r2
 800862e:	f7fe ff04 	bl	800743a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008636:	4b1b      	ldr	r3, [pc, #108]	@ (80086a4 <xTaskIncrementTick+0x168>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863c:	429a      	cmp	r2, r3
 800863e:	d3b8      	bcc.n	80085b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008640:	2301      	movs	r3, #1
 8008642:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008644:	e7b5      	b.n	80085b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008646:	4b17      	ldr	r3, [pc, #92]	@ (80086a4 <xTaskIncrementTick+0x168>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800864c:	4914      	ldr	r1, [pc, #80]	@ (80086a0 <xTaskIncrementTick+0x164>)
 800864e:	4613      	mov	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	4413      	add	r3, r2
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	440b      	add	r3, r1
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d901      	bls.n	8008662 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800865e:	2301      	movs	r3, #1
 8008660:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008662:	4b11      	ldr	r3, [pc, #68]	@ (80086a8 <xTaskIncrementTick+0x16c>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d007      	beq.n	800867a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800866a:	2301      	movs	r3, #1
 800866c:	617b      	str	r3, [r7, #20]
 800866e:	e004      	b.n	800867a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008670:	4b0e      	ldr	r3, [pc, #56]	@ (80086ac <xTaskIncrementTick+0x170>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3301      	adds	r3, #1
 8008676:	4a0d      	ldr	r2, [pc, #52]	@ (80086ac <xTaskIncrementTick+0x170>)
 8008678:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800867a:	697b      	ldr	r3, [r7, #20]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3718      	adds	r7, #24
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	24001044 	.word	0x24001044
 8008688:	24001020 	.word	0x24001020
 800868c:	24000fd4 	.word	0x24000fd4
 8008690:	24000fd8 	.word	0x24000fd8
 8008694:	24001034 	.word	0x24001034
 8008698:	2400103c 	.word	0x2400103c
 800869c:	24001024 	.word	0x24001024
 80086a0:	24000b4c 	.word	0x24000b4c
 80086a4:	24000b48 	.word	0x24000b48
 80086a8:	24001030 	.word	0x24001030
 80086ac:	2400102c 	.word	0x2400102c

080086b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086b6:	4b28      	ldr	r3, [pc, #160]	@ (8008758 <vTaskSwitchContext+0xa8>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d003      	beq.n	80086c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80086be:	4b27      	ldr	r3, [pc, #156]	@ (800875c <vTaskSwitchContext+0xac>)
 80086c0:	2201      	movs	r2, #1
 80086c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80086c4:	e042      	b.n	800874c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80086c6:	4b25      	ldr	r3, [pc, #148]	@ (800875c <vTaskSwitchContext+0xac>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086cc:	4b24      	ldr	r3, [pc, #144]	@ (8008760 <vTaskSwitchContext+0xb0>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	60fb      	str	r3, [r7, #12]
 80086d2:	e011      	b.n	80086f8 <vTaskSwitchContext+0x48>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d10b      	bne.n	80086f2 <vTaskSwitchContext+0x42>
	__asm volatile
 80086da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086de:	f383 8811 	msr	BASEPRI, r3
 80086e2:	f3bf 8f6f 	isb	sy
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	607b      	str	r3, [r7, #4]
}
 80086ec:	bf00      	nop
 80086ee:	bf00      	nop
 80086f0:	e7fd      	b.n	80086ee <vTaskSwitchContext+0x3e>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	3b01      	subs	r3, #1
 80086f6:	60fb      	str	r3, [r7, #12]
 80086f8:	491a      	ldr	r1, [pc, #104]	@ (8008764 <vTaskSwitchContext+0xb4>)
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	440b      	add	r3, r1
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d0e3      	beq.n	80086d4 <vTaskSwitchContext+0x24>
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	4613      	mov	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4413      	add	r3, r2
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4a13      	ldr	r2, [pc, #76]	@ (8008764 <vTaskSwitchContext+0xb4>)
 8008718:	4413      	add	r3, r2
 800871a:	60bb      	str	r3, [r7, #8]
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	605a      	str	r2, [r3, #4]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	685a      	ldr	r2, [r3, #4]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	3308      	adds	r3, #8
 800872e:	429a      	cmp	r2, r3
 8008730:	d104      	bne.n	800873c <vTaskSwitchContext+0x8c>
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	685a      	ldr	r2, [r3, #4]
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	605a      	str	r2, [r3, #4]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	4a09      	ldr	r2, [pc, #36]	@ (8008768 <vTaskSwitchContext+0xb8>)
 8008744:	6013      	str	r3, [r2, #0]
 8008746:	4a06      	ldr	r2, [pc, #24]	@ (8008760 <vTaskSwitchContext+0xb0>)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6013      	str	r3, [r2, #0]
}
 800874c:	bf00      	nop
 800874e:	3714      	adds	r7, #20
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr
 8008758:	24001044 	.word	0x24001044
 800875c:	24001030 	.word	0x24001030
 8008760:	24001024 	.word	0x24001024
 8008764:	24000b4c 	.word	0x24000b4c
 8008768:	24000b48 	.word	0x24000b48

0800876c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d10b      	bne.n	8008794 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800877c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008780:	f383 8811 	msr	BASEPRI, r3
 8008784:	f3bf 8f6f 	isb	sy
 8008788:	f3bf 8f4f 	dsb	sy
 800878c:	60fb      	str	r3, [r7, #12]
}
 800878e:	bf00      	nop
 8008790:	bf00      	nop
 8008792:	e7fd      	b.n	8008790 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008794:	4b07      	ldr	r3, [pc, #28]	@ (80087b4 <vTaskPlaceOnEventList+0x48>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	3318      	adds	r3, #24
 800879a:	4619      	mov	r1, r3
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f7fe fe70 	bl	8007482 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80087a2:	2101      	movs	r1, #1
 80087a4:	6838      	ldr	r0, [r7, #0]
 80087a6:	f000 fab9 	bl	8008d1c <prvAddCurrentTaskToDelayedList>
}
 80087aa:	bf00      	nop
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	24000b48 	.word	0x24000b48

080087b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10b      	bne.n	80087e2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	617b      	str	r3, [r7, #20]
}
 80087dc:	bf00      	nop
 80087de:	bf00      	nop
 80087e0:	e7fd      	b.n	80087de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80087e2:	4b0a      	ldr	r3, [pc, #40]	@ (800880c <vTaskPlaceOnEventListRestricted+0x54>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	3318      	adds	r3, #24
 80087e8:	4619      	mov	r1, r3
 80087ea:	68f8      	ldr	r0, [r7, #12]
 80087ec:	f7fe fe25 	bl	800743a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d002      	beq.n	80087fc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80087f6:	f04f 33ff 	mov.w	r3, #4294967295
 80087fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	68b8      	ldr	r0, [r7, #8]
 8008800:	f000 fa8c 	bl	8008d1c <prvAddCurrentTaskToDelayedList>
	}
 8008804:	bf00      	nop
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	24000b48 	.word	0x24000b48

08008810 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b086      	sub	sp, #24
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10b      	bne.n	800883e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	60fb      	str	r3, [r7, #12]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	3318      	adds	r3, #24
 8008842:	4618      	mov	r0, r3
 8008844:	f7fe fe56 	bl	80074f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008848:	4b1d      	ldr	r3, [pc, #116]	@ (80088c0 <xTaskRemoveFromEventList+0xb0>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d11d      	bne.n	800888c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	3304      	adds	r3, #4
 8008854:	4618      	mov	r0, r3
 8008856:	f7fe fe4d 	bl	80074f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800885e:	4b19      	ldr	r3, [pc, #100]	@ (80088c4 <xTaskRemoveFromEventList+0xb4>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	429a      	cmp	r2, r3
 8008864:	d903      	bls.n	800886e <xTaskRemoveFromEventList+0x5e>
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886a:	4a16      	ldr	r2, [pc, #88]	@ (80088c4 <xTaskRemoveFromEventList+0xb4>)
 800886c:	6013      	str	r3, [r2, #0]
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008872:	4613      	mov	r3, r2
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	4413      	add	r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4a13      	ldr	r2, [pc, #76]	@ (80088c8 <xTaskRemoveFromEventList+0xb8>)
 800887c:	441a      	add	r2, r3
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	3304      	adds	r3, #4
 8008882:	4619      	mov	r1, r3
 8008884:	4610      	mov	r0, r2
 8008886:	f7fe fdd8 	bl	800743a <vListInsertEnd>
 800888a:	e005      	b.n	8008898 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	3318      	adds	r3, #24
 8008890:	4619      	mov	r1, r3
 8008892:	480e      	ldr	r0, [pc, #56]	@ (80088cc <xTaskRemoveFromEventList+0xbc>)
 8008894:	f7fe fdd1 	bl	800743a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800889c:	4b0c      	ldr	r3, [pc, #48]	@ (80088d0 <xTaskRemoveFromEventList+0xc0>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d905      	bls.n	80088b2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80088a6:	2301      	movs	r3, #1
 80088a8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80088aa:	4b0a      	ldr	r3, [pc, #40]	@ (80088d4 <xTaskRemoveFromEventList+0xc4>)
 80088ac:	2201      	movs	r2, #1
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	e001      	b.n	80088b6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80088b2:	2300      	movs	r3, #0
 80088b4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80088b6:	697b      	ldr	r3, [r7, #20]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3718      	adds	r7, #24
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	24001044 	.word	0x24001044
 80088c4:	24001024 	.word	0x24001024
 80088c8:	24000b4c 	.word	0x24000b4c
 80088cc:	24000fdc 	.word	0x24000fdc
 80088d0:	24000b48 	.word	0x24000b48
 80088d4:	24001030 	.word	0x24001030

080088d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088e0:	4b06      	ldr	r3, [pc, #24]	@ (80088fc <vTaskInternalSetTimeOutState+0x24>)
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088e8:	4b05      	ldr	r3, [pc, #20]	@ (8008900 <vTaskInternalSetTimeOutState+0x28>)
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	605a      	str	r2, [r3, #4]
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	24001034 	.word	0x24001034
 8008900:	24001020 	.word	0x24001020

08008904 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b088      	sub	sp, #32
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d10b      	bne.n	800892c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	613b      	str	r3, [r7, #16]
}
 8008926:	bf00      	nop
 8008928:	bf00      	nop
 800892a:	e7fd      	b.n	8008928 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10b      	bne.n	800894a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	60fb      	str	r3, [r7, #12]
}
 8008944:	bf00      	nop
 8008946:	bf00      	nop
 8008948:	e7fd      	b.n	8008946 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800894a:	f000 fec5 	bl	80096d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800894e:	4b1d      	ldr	r3, [pc, #116]	@ (80089c4 <xTaskCheckForTimeOut+0xc0>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	69ba      	ldr	r2, [r7, #24]
 800895a:	1ad3      	subs	r3, r2, r3
 800895c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008966:	d102      	bne.n	800896e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008968:	2300      	movs	r3, #0
 800896a:	61fb      	str	r3, [r7, #28]
 800896c:	e023      	b.n	80089b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	4b15      	ldr	r3, [pc, #84]	@ (80089c8 <xTaskCheckForTimeOut+0xc4>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	429a      	cmp	r2, r3
 8008978:	d007      	beq.n	800898a <xTaskCheckForTimeOut+0x86>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	69ba      	ldr	r2, [r7, #24]
 8008980:	429a      	cmp	r2, r3
 8008982:	d302      	bcc.n	800898a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008984:	2301      	movs	r3, #1
 8008986:	61fb      	str	r3, [r7, #28]
 8008988:	e015      	b.n	80089b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	697a      	ldr	r2, [r7, #20]
 8008990:	429a      	cmp	r2, r3
 8008992:	d20b      	bcs.n	80089ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	1ad2      	subs	r2, r2, r3
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff ff99 	bl	80088d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	61fb      	str	r3, [r7, #28]
 80089aa:	e004      	b.n	80089b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	2200      	movs	r2, #0
 80089b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80089b2:	2301      	movs	r3, #1
 80089b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80089b6:	f000 fec1 	bl	800973c <vPortExitCritical>

	return xReturn;
 80089ba:	69fb      	ldr	r3, [r7, #28]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3720      	adds	r7, #32
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	24001020 	.word	0x24001020
 80089c8:	24001034 	.word	0x24001034

080089cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80089cc:	b480      	push	{r7}
 80089ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80089d0:	4b03      	ldr	r3, [pc, #12]	@ (80089e0 <vTaskMissedYield+0x14>)
 80089d2:	2201      	movs	r2, #1
 80089d4:	601a      	str	r2, [r3, #0]
}
 80089d6:	bf00      	nop
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr
 80089e0:	24001030 	.word	0x24001030

080089e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b082      	sub	sp, #8
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089ec:	f000 f852 	bl	8008a94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089f0:	4b06      	ldr	r3, [pc, #24]	@ (8008a0c <prvIdleTask+0x28>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d9f9      	bls.n	80089ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80089f8:	4b05      	ldr	r3, [pc, #20]	@ (8008a10 <prvIdleTask+0x2c>)
 80089fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	f3bf 8f4f 	dsb	sy
 8008a04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a08:	e7f0      	b.n	80089ec <prvIdleTask+0x8>
 8008a0a:	bf00      	nop
 8008a0c:	24000b4c 	.word	0x24000b4c
 8008a10:	e000ed04 	.word	0xe000ed04

08008a14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	607b      	str	r3, [r7, #4]
 8008a1e:	e00c      	b.n	8008a3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	4613      	mov	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4413      	add	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4a12      	ldr	r2, [pc, #72]	@ (8008a74 <prvInitialiseTaskLists+0x60>)
 8008a2c:	4413      	add	r3, r2
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fe fcd6 	bl	80073e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3301      	adds	r3, #1
 8008a38:	607b      	str	r3, [r7, #4]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b37      	cmp	r3, #55	@ 0x37
 8008a3e:	d9ef      	bls.n	8008a20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a40:	480d      	ldr	r0, [pc, #52]	@ (8008a78 <prvInitialiseTaskLists+0x64>)
 8008a42:	f7fe fccd 	bl	80073e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a46:	480d      	ldr	r0, [pc, #52]	@ (8008a7c <prvInitialiseTaskLists+0x68>)
 8008a48:	f7fe fcca 	bl	80073e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a4c:	480c      	ldr	r0, [pc, #48]	@ (8008a80 <prvInitialiseTaskLists+0x6c>)
 8008a4e:	f7fe fcc7 	bl	80073e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a52:	480c      	ldr	r0, [pc, #48]	@ (8008a84 <prvInitialiseTaskLists+0x70>)
 8008a54:	f7fe fcc4 	bl	80073e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a58:	480b      	ldr	r0, [pc, #44]	@ (8008a88 <prvInitialiseTaskLists+0x74>)
 8008a5a:	f7fe fcc1 	bl	80073e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a8c <prvInitialiseTaskLists+0x78>)
 8008a60:	4a05      	ldr	r2, [pc, #20]	@ (8008a78 <prvInitialiseTaskLists+0x64>)
 8008a62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a64:	4b0a      	ldr	r3, [pc, #40]	@ (8008a90 <prvInitialiseTaskLists+0x7c>)
 8008a66:	4a05      	ldr	r2, [pc, #20]	@ (8008a7c <prvInitialiseTaskLists+0x68>)
 8008a68:	601a      	str	r2, [r3, #0]
}
 8008a6a:	bf00      	nop
 8008a6c:	3708      	adds	r7, #8
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	24000b4c 	.word	0x24000b4c
 8008a78:	24000fac 	.word	0x24000fac
 8008a7c:	24000fc0 	.word	0x24000fc0
 8008a80:	24000fdc 	.word	0x24000fdc
 8008a84:	24000ff0 	.word	0x24000ff0
 8008a88:	24001008 	.word	0x24001008
 8008a8c:	24000fd4 	.word	0x24000fd4
 8008a90:	24000fd8 	.word	0x24000fd8

08008a94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a9a:	e019      	b.n	8008ad0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a9c:	f000 fe1c 	bl	80096d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aa0:	4b10      	ldr	r3, [pc, #64]	@ (8008ae4 <prvCheckTasksWaitingTermination+0x50>)
 8008aa2:	68db      	ldr	r3, [r3, #12]
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7fe fd21 	bl	80074f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8008ae8 <prvCheckTasksWaitingTermination+0x54>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8008ae8 <prvCheckTasksWaitingTermination+0x54>)
 8008aba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008abc:	4b0b      	ldr	r3, [pc, #44]	@ (8008aec <prvCheckTasksWaitingTermination+0x58>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8008aec <prvCheckTasksWaitingTermination+0x58>)
 8008ac4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ac6:	f000 fe39 	bl	800973c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f848 	bl	8008b60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ad0:	4b06      	ldr	r3, [pc, #24]	@ (8008aec <prvCheckTasksWaitingTermination+0x58>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d1e1      	bne.n	8008a9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ad8:	bf00      	nop
 8008ada:	bf00      	nop
 8008adc:	3708      	adds	r7, #8
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop
 8008ae4:	24000ff0 	.word	0x24000ff0
 8008ae8:	2400101c 	.word	0x2400101c
 8008aec:	24001004 	.word	0x24001004

08008af0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8008af0:	b480      	push	{r7}
 8008af2:	b085      	sub	sp, #20
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8008af8:	2300      	movs	r3, #0
 8008afa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008afc:	e005      	b.n	8008b0a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	3301      	adds	r3, #1
 8008b02:	607b      	str	r3, [r7, #4]
			ulCount++;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	3301      	adds	r3, #1
 8008b08:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	2ba5      	cmp	r3, #165	@ 0xa5
 8008b10:	d0f5      	beq.n	8008afe <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	089b      	lsrs	r3, r3, #2
 8008b16:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	b29b      	uxth	r3, r3
	}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3714      	adds	r7, #20
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b086      	sub	sp, #24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d102      	bne.n	8008b3c <uxTaskGetStackHighWaterMark+0x14>
 8008b36:	4b09      	ldr	r3, [pc, #36]	@ (8008b5c <uxTaskGetStackHighWaterMark+0x34>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	e000      	b.n	8008b3e <uxTaskGetStackHighWaterMark+0x16>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b44:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8008b46:	6938      	ldr	r0, [r7, #16]
 8008b48:	f7ff ffd2 	bl	8008af0 <prvTaskCheckFreeStackSpace>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8008b50:	68fb      	ldr	r3, [r7, #12]
	}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3718      	adds	r7, #24
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	24000b48 	.word	0x24000b48

08008b60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d108      	bne.n	8008b84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 ff9e 	bl	8009ab8 <vPortFree>
				vPortFree( pxTCB );
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 ff9b 	bl	8009ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b82:	e019      	b.n	8008bb8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d103      	bne.n	8008b96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 ff92 	bl	8009ab8 <vPortFree>
	}
 8008b94:	e010      	b.n	8008bb8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	d00b      	beq.n	8008bb8 <prvDeleteTCB+0x58>
	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	60fb      	str	r3, [r7, #12]
}
 8008bb2:	bf00      	nop
 8008bb4:	bf00      	nop
 8008bb6:	e7fd      	b.n	8008bb4 <prvDeleteTCB+0x54>
	}
 8008bb8:	bf00      	nop
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf8 <prvResetNextTaskUnblockTime+0x38>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d104      	bne.n	8008bda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bfc <prvResetNextTaskUnblockTime+0x3c>)
 8008bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bd8:	e008      	b.n	8008bec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bda:	4b07      	ldr	r3, [pc, #28]	@ (8008bf8 <prvResetNextTaskUnblockTime+0x38>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	68db      	ldr	r3, [r3, #12]
 8008be2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	4a04      	ldr	r2, [pc, #16]	@ (8008bfc <prvResetNextTaskUnblockTime+0x3c>)
 8008bea:	6013      	str	r3, [r2, #0]
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr
 8008bf8:	24000fd4 	.word	0x24000fd4
 8008bfc:	2400103c 	.word	0x2400103c

08008c00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c06:	4b0b      	ldr	r3, [pc, #44]	@ (8008c34 <xTaskGetSchedulerState+0x34>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d102      	bne.n	8008c14 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	607b      	str	r3, [r7, #4]
 8008c12:	e008      	b.n	8008c26 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c14:	4b08      	ldr	r3, [pc, #32]	@ (8008c38 <xTaskGetSchedulerState+0x38>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d102      	bne.n	8008c22 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	607b      	str	r3, [r7, #4]
 8008c20:	e001      	b.n	8008c26 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c22:	2300      	movs	r3, #0
 8008c24:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c26:	687b      	ldr	r3, [r7, #4]
	}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr
 8008c34:	24001028 	.word	0x24001028
 8008c38:	24001044 	.word	0x24001044

08008c3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d058      	beq.n	8008d04 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008c52:	4b2f      	ldr	r3, [pc, #188]	@ (8008d10 <xTaskPriorityDisinherit+0xd4>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	693a      	ldr	r2, [r7, #16]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d00b      	beq.n	8008c74 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c60:	f383 8811 	msr	BASEPRI, r3
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	60fb      	str	r3, [r7, #12]
}
 8008c6e:	bf00      	nop
 8008c70:	bf00      	nop
 8008c72:	e7fd      	b.n	8008c70 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10b      	bne.n	8008c94 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c80:	f383 8811 	msr	BASEPRI, r3
 8008c84:	f3bf 8f6f 	isb	sy
 8008c88:	f3bf 8f4f 	dsb	sy
 8008c8c:	60bb      	str	r3, [r7, #8]
}
 8008c8e:	bf00      	nop
 8008c90:	bf00      	nop
 8008c92:	e7fd      	b.n	8008c90 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c98:	1e5a      	subs	r2, r3, #1
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d02c      	beq.n	8008d04 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d128      	bne.n	8008d04 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7fe fc1c 	bl	80074f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8008d14 <xTaskPriorityDisinherit+0xd8>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d903      	bls.n	8008ce4 <xTaskPriorityDisinherit+0xa8>
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8008d14 <xTaskPriorityDisinherit+0xd8>)
 8008ce2:	6013      	str	r3, [r2, #0]
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce8:	4613      	mov	r3, r2
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	4a09      	ldr	r2, [pc, #36]	@ (8008d18 <xTaskPriorityDisinherit+0xdc>)
 8008cf2:	441a      	add	r2, r3
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	4610      	mov	r0, r2
 8008cfc:	f7fe fb9d 	bl	800743a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d00:	2301      	movs	r3, #1
 8008d02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d04:	697b      	ldr	r3, [r7, #20]
	}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3718      	adds	r7, #24
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	24000b48 	.word	0x24000b48
 8008d14:	24001024 	.word	0x24001024
 8008d18:	24000b4c 	.word	0x24000b4c

08008d1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d26:	4b21      	ldr	r3, [pc, #132]	@ (8008dac <prvAddCurrentTaskToDelayedList+0x90>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d2c:	4b20      	ldr	r3, [pc, #128]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	3304      	adds	r3, #4
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7fe fbde 	bl	80074f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3e:	d10a      	bne.n	8008d56 <prvAddCurrentTaskToDelayedList+0x3a>
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d007      	beq.n	8008d56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d46:	4b1a      	ldr	r3, [pc, #104]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3304      	adds	r3, #4
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	4819      	ldr	r0, [pc, #100]	@ (8008db4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008d50:	f7fe fb73 	bl	800743a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008d54:	e026      	b.n	8008da4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008d5e:	4b14      	ldr	r3, [pc, #80]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68ba      	ldr	r2, [r7, #8]
 8008d64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d209      	bcs.n	8008d82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d6e:	4b12      	ldr	r3, [pc, #72]	@ (8008db8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	4b0f      	ldr	r3, [pc, #60]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3304      	adds	r3, #4
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	f7fe fb81 	bl	8007482 <vListInsert>
}
 8008d80:	e010      	b.n	8008da4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d82:	4b0e      	ldr	r3, [pc, #56]	@ (8008dbc <prvAddCurrentTaskToDelayedList+0xa0>)
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	4b0a      	ldr	r3, [pc, #40]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	3304      	adds	r3, #4
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	4610      	mov	r0, r2
 8008d90:	f7fe fb77 	bl	8007482 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d94:	4b0a      	ldr	r3, [pc, #40]	@ (8008dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d202      	bcs.n	8008da4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d9e:	4a08      	ldr	r2, [pc, #32]	@ (8008dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	6013      	str	r3, [r2, #0]
}
 8008da4:	bf00      	nop
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	24001020 	.word	0x24001020
 8008db0:	24000b48 	.word	0x24000b48
 8008db4:	24001008 	.word	0x24001008
 8008db8:	24000fd8 	.word	0x24000fd8
 8008dbc:	24000fd4 	.word	0x24000fd4
 8008dc0:	2400103c 	.word	0x2400103c

08008dc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b08a      	sub	sp, #40	@ 0x28
 8008dc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008dce:	f000 fb13 	bl	80093f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8008e48 <xTimerCreateTimerTask+0x84>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d021      	beq.n	8008e1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008dde:	2300      	movs	r3, #0
 8008de0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008de2:	1d3a      	adds	r2, r7, #4
 8008de4:	f107 0108 	add.w	r1, r7, #8
 8008de8:	f107 030c 	add.w	r3, r7, #12
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fe fadd 	bl	80073ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008df2:	6879      	ldr	r1, [r7, #4]
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	9202      	str	r2, [sp, #8]
 8008dfa:	9301      	str	r3, [sp, #4]
 8008dfc:	2302      	movs	r3, #2
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	2300      	movs	r3, #0
 8008e02:	460a      	mov	r2, r1
 8008e04:	4911      	ldr	r1, [pc, #68]	@ (8008e4c <xTimerCreateTimerTask+0x88>)
 8008e06:	4812      	ldr	r0, [pc, #72]	@ (8008e50 <xTimerCreateTimerTask+0x8c>)
 8008e08:	f7ff f898 	bl	8007f3c <xTaskCreateStatic>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	4a11      	ldr	r2, [pc, #68]	@ (8008e54 <xTimerCreateTimerTask+0x90>)
 8008e10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008e12:	4b10      	ldr	r3, [pc, #64]	@ (8008e54 <xTimerCreateTimerTask+0x90>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d10b      	bne.n	8008e3c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	613b      	str	r3, [r7, #16]
}
 8008e36:	bf00      	nop
 8008e38:	bf00      	nop
 8008e3a:	e7fd      	b.n	8008e38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008e3c:	697b      	ldr	r3, [r7, #20]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3718      	adds	r7, #24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	24001078 	.word	0x24001078
 8008e4c:	0800d290 	.word	0x0800d290
 8008e50:	08008f91 	.word	0x08008f91
 8008e54:	2400107c 	.word	0x2400107c

08008e58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b08a      	sub	sp, #40	@ 0x28
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
 8008e64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e66:	2300      	movs	r3, #0
 8008e68:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d10b      	bne.n	8008e88 <xTimerGenericCommand+0x30>
	__asm volatile
 8008e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	623b      	str	r3, [r7, #32]
}
 8008e82:	bf00      	nop
 8008e84:	bf00      	nop
 8008e86:	e7fd      	b.n	8008e84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008e88:	4b19      	ldr	r3, [pc, #100]	@ (8008ef0 <xTimerGenericCommand+0x98>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d02a      	beq.n	8008ee6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	2b05      	cmp	r3, #5
 8008ea0:	dc18      	bgt.n	8008ed4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ea2:	f7ff fead 	bl	8008c00 <xTaskGetSchedulerState>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d109      	bne.n	8008ec0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008eac:	4b10      	ldr	r3, [pc, #64]	@ (8008ef0 <xTimerGenericCommand+0x98>)
 8008eae:	6818      	ldr	r0, [r3, #0]
 8008eb0:	f107 0110 	add.w	r1, r7, #16
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eb8:	f7fe fc50 	bl	800775c <xQueueGenericSend>
 8008ebc:	6278      	str	r0, [r7, #36]	@ 0x24
 8008ebe:	e012      	b.n	8008ee6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8008ef0 <xTimerGenericCommand+0x98>)
 8008ec2:	6818      	ldr	r0, [r3, #0]
 8008ec4:	f107 0110 	add.w	r1, r7, #16
 8008ec8:	2300      	movs	r3, #0
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f7fe fc46 	bl	800775c <xQueueGenericSend>
 8008ed0:	6278      	str	r0, [r7, #36]	@ 0x24
 8008ed2:	e008      	b.n	8008ee6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ed4:	4b06      	ldr	r3, [pc, #24]	@ (8008ef0 <xTimerGenericCommand+0x98>)
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	f107 0110 	add.w	r1, r7, #16
 8008edc:	2300      	movs	r3, #0
 8008ede:	683a      	ldr	r2, [r7, #0]
 8008ee0:	f7fe fd3e 	bl	8007960 <xQueueGenericSendFromISR>
 8008ee4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3728      	adds	r7, #40	@ 0x28
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}
 8008ef0:	24001078 	.word	0x24001078

08008ef4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b088      	sub	sp, #32
 8008ef8:	af02      	add	r7, sp, #8
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008efe:	4b23      	ldr	r3, [pc, #140]	@ (8008f8c <prvProcessExpiredTimer+0x98>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7fe faf1 	bl	80074f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f18:	f003 0304 	and.w	r3, r3, #4
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d023      	beq.n	8008f68 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	699a      	ldr	r2, [r3, #24]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	18d1      	adds	r1, r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	6978      	ldr	r0, [r7, #20]
 8008f2e:	f000 f8d5 	bl	80090dc <prvInsertTimerInActiveList>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d020      	beq.n	8008f7a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	2100      	movs	r1, #0
 8008f42:	6978      	ldr	r0, [r7, #20]
 8008f44:	f7ff ff88 	bl	8008e58 <xTimerGenericCommand>
 8008f48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d114      	bne.n	8008f7a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	60fb      	str	r3, [r7, #12]
}
 8008f62:	bf00      	nop
 8008f64:	bf00      	nop
 8008f66:	e7fd      	b.n	8008f64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f6e:	f023 0301 	bic.w	r3, r3, #1
 8008f72:	b2da      	uxtb	r2, r3
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	6978      	ldr	r0, [r7, #20]
 8008f80:	4798      	blx	r3
}
 8008f82:	bf00      	nop
 8008f84:	3718      	adds	r7, #24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	24001070 	.word	0x24001070

08008f90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f98:	f107 0308 	add.w	r3, r7, #8
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f000 f859 	bl	8009054 <prvGetNextExpireTime>
 8008fa2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 f805 	bl	8008fb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008fae:	f000 f8d7 	bl	8009160 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008fb2:	bf00      	nop
 8008fb4:	e7f0      	b.n	8008f98 <prvTimerTask+0x8>
	...

08008fb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008fc2:	f7ff f9ff 	bl	80083c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fc6:	f107 0308 	add.w	r3, r7, #8
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f000 f866 	bl	800909c <prvSampleTimeNow>
 8008fd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d130      	bne.n	800903a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10a      	bne.n	8008ff4 <prvProcessTimerOrBlockTask+0x3c>
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d806      	bhi.n	8008ff4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008fe6:	f7ff f9fb 	bl	80083e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008fea:	68f9      	ldr	r1, [r7, #12]
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff ff81 	bl	8008ef4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ff2:	e024      	b.n	800903e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d008      	beq.n	800900c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ffa:	4b13      	ldr	r3, [pc, #76]	@ (8009048 <prvProcessTimerOrBlockTask+0x90>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d101      	bne.n	8009008 <prvProcessTimerOrBlockTask+0x50>
 8009004:	2301      	movs	r3, #1
 8009006:	e000      	b.n	800900a <prvProcessTimerOrBlockTask+0x52>
 8009008:	2300      	movs	r3, #0
 800900a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800900c:	4b0f      	ldr	r3, [pc, #60]	@ (800904c <prvProcessTimerOrBlockTask+0x94>)
 800900e:	6818      	ldr	r0, [r3, #0]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	4619      	mov	r1, r3
 800901a:	f7fe ff5b 	bl	8007ed4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800901e:	f7ff f9df 	bl	80083e0 <xTaskResumeAll>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d10a      	bne.n	800903e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009028:	4b09      	ldr	r3, [pc, #36]	@ (8009050 <prvProcessTimerOrBlockTask+0x98>)
 800902a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	f3bf 8f6f 	isb	sy
}
 8009038:	e001      	b.n	800903e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800903a:	f7ff f9d1 	bl	80083e0 <xTaskResumeAll>
}
 800903e:	bf00      	nop
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	24001074 	.word	0x24001074
 800904c:	24001078 	.word	0x24001078
 8009050:	e000ed04 	.word	0xe000ed04

08009054 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800905c:	4b0e      	ldr	r3, [pc, #56]	@ (8009098 <prvGetNextExpireTime+0x44>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d101      	bne.n	800906a <prvGetNextExpireTime+0x16>
 8009066:	2201      	movs	r2, #1
 8009068:	e000      	b.n	800906c <prvGetNextExpireTime+0x18>
 800906a:	2200      	movs	r2, #0
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d105      	bne.n	8009084 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009078:	4b07      	ldr	r3, [pc, #28]	@ (8009098 <prvGetNextExpireTime+0x44>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	60fb      	str	r3, [r7, #12]
 8009082:	e001      	b.n	8009088 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009084:	2300      	movs	r3, #0
 8009086:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009088:	68fb      	ldr	r3, [r7, #12]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3714      	adds	r7, #20
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	24001070 	.word	0x24001070

0800909c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80090a4:	f7ff fa3a 	bl	800851c <xTaskGetTickCount>
 80090a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80090aa:	4b0b      	ldr	r3, [pc, #44]	@ (80090d8 <prvSampleTimeNow+0x3c>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d205      	bcs.n	80090c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80090b4:	f000 f93a 	bl	800932c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2201      	movs	r2, #1
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e002      	b.n	80090c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80090c6:	4a04      	ldr	r2, [pc, #16]	@ (80090d8 <prvSampleTimeNow+0x3c>)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80090cc:	68fb      	ldr	r3, [r7, #12]
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	24001080 	.word	0x24001080

080090dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b086      	sub	sp, #24
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80090ea:	2300      	movs	r3, #0
 80090ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80090fa:	68ba      	ldr	r2, [r7, #8]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d812      	bhi.n	8009128 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	1ad2      	subs	r2, r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	429a      	cmp	r2, r3
 800910e:	d302      	bcc.n	8009116 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009110:	2301      	movs	r3, #1
 8009112:	617b      	str	r3, [r7, #20]
 8009114:	e01b      	b.n	800914e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009116:	4b10      	ldr	r3, [pc, #64]	@ (8009158 <prvInsertTimerInActiveList+0x7c>)
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	3304      	adds	r3, #4
 800911e:	4619      	mov	r1, r3
 8009120:	4610      	mov	r0, r2
 8009122:	f7fe f9ae 	bl	8007482 <vListInsert>
 8009126:	e012      	b.n	800914e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	429a      	cmp	r2, r3
 800912e:	d206      	bcs.n	800913e <prvInsertTimerInActiveList+0x62>
 8009130:	68ba      	ldr	r2, [r7, #8]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	429a      	cmp	r2, r3
 8009136:	d302      	bcc.n	800913e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009138:	2301      	movs	r3, #1
 800913a:	617b      	str	r3, [r7, #20]
 800913c:	e007      	b.n	800914e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800913e:	4b07      	ldr	r3, [pc, #28]	@ (800915c <prvInsertTimerInActiveList+0x80>)
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	3304      	adds	r3, #4
 8009146:	4619      	mov	r1, r3
 8009148:	4610      	mov	r0, r2
 800914a:	f7fe f99a 	bl	8007482 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800914e:	697b      	ldr	r3, [r7, #20]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3718      	adds	r7, #24
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	24001074 	.word	0x24001074
 800915c:	24001070 	.word	0x24001070

08009160 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b08e      	sub	sp, #56	@ 0x38
 8009164:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009166:	e0ce      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	da19      	bge.n	80091a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800916e:	1d3b      	adds	r3, r7, #4
 8009170:	3304      	adds	r3, #4
 8009172:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009176:	2b00      	cmp	r3, #0
 8009178:	d10b      	bne.n	8009192 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800917a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917e:	f383 8811 	msr	BASEPRI, r3
 8009182:	f3bf 8f6f 	isb	sy
 8009186:	f3bf 8f4f 	dsb	sy
 800918a:	61fb      	str	r3, [r7, #28]
}
 800918c:	bf00      	nop
 800918e:	bf00      	nop
 8009190:	e7fd      	b.n	800918e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009198:	6850      	ldr	r0, [r2, #4]
 800919a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800919c:	6892      	ldr	r2, [r2, #8]
 800919e:	4611      	mov	r1, r2
 80091a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f2c0 80ae 	blt.w	8009306 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80091ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b0:	695b      	ldr	r3, [r3, #20]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d004      	beq.n	80091c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b8:	3304      	adds	r3, #4
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fe f99a 	bl	80074f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091c0:	463b      	mov	r3, r7
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff ff6a 	bl	800909c <prvSampleTimeNow>
 80091c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2b09      	cmp	r3, #9
 80091ce:	f200 8097 	bhi.w	8009300 <prvProcessReceivedCommands+0x1a0>
 80091d2:	a201      	add	r2, pc, #4	@ (adr r2, 80091d8 <prvProcessReceivedCommands+0x78>)
 80091d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d8:	08009201 	.word	0x08009201
 80091dc:	08009201 	.word	0x08009201
 80091e0:	08009201 	.word	0x08009201
 80091e4:	08009277 	.word	0x08009277
 80091e8:	0800928b 	.word	0x0800928b
 80091ec:	080092d7 	.word	0x080092d7
 80091f0:	08009201 	.word	0x08009201
 80091f4:	08009201 	.word	0x08009201
 80091f8:	08009277 	.word	0x08009277
 80091fc:	0800928b 	.word	0x0800928b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009206:	f043 0301 	orr.w	r3, r3, #1
 800920a:	b2da      	uxtb	r2, r3
 800920c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009212:	68ba      	ldr	r2, [r7, #8]
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	699b      	ldr	r3, [r3, #24]
 8009218:	18d1      	adds	r1, r2, r3
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800921e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009220:	f7ff ff5c 	bl	80090dc <prvInsertTimerInActiveList>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d06c      	beq.n	8009304 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800922a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009230:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009238:	f003 0304 	and.w	r3, r3, #4
 800923c:	2b00      	cmp	r3, #0
 800923e:	d061      	beq.n	8009304 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009244:	699b      	ldr	r3, [r3, #24]
 8009246:	441a      	add	r2, r3
 8009248:	2300      	movs	r3, #0
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	2300      	movs	r3, #0
 800924e:	2100      	movs	r1, #0
 8009250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009252:	f7ff fe01 	bl	8008e58 <xTimerGenericCommand>
 8009256:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d152      	bne.n	8009304 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800925e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009262:	f383 8811 	msr	BASEPRI, r3
 8009266:	f3bf 8f6f 	isb	sy
 800926a:	f3bf 8f4f 	dsb	sy
 800926e:	61bb      	str	r3, [r7, #24]
}
 8009270:	bf00      	nop
 8009272:	bf00      	nop
 8009274:	e7fd      	b.n	8009272 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800927c:	f023 0301 	bic.w	r3, r3, #1
 8009280:	b2da      	uxtb	r2, r3
 8009282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009284:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009288:	e03d      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800928a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009290:	f043 0301 	orr.w	r3, r3, #1
 8009294:	b2da      	uxtb	r2, r3
 8009296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009298:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80092a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10b      	bne.n	80092c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80092aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ae:	f383 8811 	msr	BASEPRI, r3
 80092b2:	f3bf 8f6f 	isb	sy
 80092b6:	f3bf 8f4f 	dsb	sy
 80092ba:	617b      	str	r3, [r7, #20]
}
 80092bc:	bf00      	nop
 80092be:	bf00      	nop
 80092c0:	e7fd      	b.n	80092be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c4:	699a      	ldr	r2, [r3, #24]
 80092c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c8:	18d1      	adds	r1, r2, r3
 80092ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092d0:	f7ff ff04 	bl	80090dc <prvInsertTimerInActiveList>
					break;
 80092d4:	e017      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80092d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d103      	bne.n	80092ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80092e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092e6:	f000 fbe7 	bl	8009ab8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80092ea:	e00c      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092f2:	f023 0301 	bic.w	r3, r3, #1
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80092fe:	e002      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009300:	bf00      	nop
 8009302:	e000      	b.n	8009306 <prvProcessReceivedCommands+0x1a6>
					break;
 8009304:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009306:	4b08      	ldr	r3, [pc, #32]	@ (8009328 <prvProcessReceivedCommands+0x1c8>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	1d39      	adds	r1, r7, #4
 800930c:	2200      	movs	r2, #0
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe fbc4 	bl	8007a9c <xQueueReceive>
 8009314:	4603      	mov	r3, r0
 8009316:	2b00      	cmp	r3, #0
 8009318:	f47f af26 	bne.w	8009168 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800931c:	bf00      	nop
 800931e:	bf00      	nop
 8009320:	3730      	adds	r7, #48	@ 0x30
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	24001078 	.word	0x24001078

0800932c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b088      	sub	sp, #32
 8009330:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009332:	e049      	b.n	80093c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009334:	4b2e      	ldr	r3, [pc, #184]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800933e:	4b2c      	ldr	r3, [pc, #176]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	3304      	adds	r3, #4
 800934c:	4618      	mov	r0, r3
 800934e:	f7fe f8d1 	bl	80074f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	68f8      	ldr	r0, [r7, #12]
 8009358:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009360:	f003 0304 	and.w	r3, r3, #4
 8009364:	2b00      	cmp	r3, #0
 8009366:	d02f      	beq.n	80093c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	4413      	add	r3, r2
 8009370:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009372:	68ba      	ldr	r2, [r7, #8]
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	429a      	cmp	r2, r3
 8009378:	d90e      	bls.n	8009398 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009386:	4b1a      	ldr	r3, [pc, #104]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3304      	adds	r3, #4
 800938e:	4619      	mov	r1, r3
 8009390:	4610      	mov	r0, r2
 8009392:	f7fe f876 	bl	8007482 <vListInsert>
 8009396:	e017      	b.n	80093c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009398:	2300      	movs	r3, #0
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	2300      	movs	r3, #0
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	2100      	movs	r1, #0
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f7ff fd58 	bl	8008e58 <xTimerGenericCommand>
 80093a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10b      	bne.n	80093c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	603b      	str	r3, [r7, #0]
}
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	e7fd      	b.n	80093c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093c8:	4b09      	ldr	r3, [pc, #36]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1b0      	bne.n	8009334 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80093d2:	4b07      	ldr	r3, [pc, #28]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80093d8:	4b06      	ldr	r3, [pc, #24]	@ (80093f4 <prvSwitchTimerLists+0xc8>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a04      	ldr	r2, [pc, #16]	@ (80093f0 <prvSwitchTimerLists+0xc4>)
 80093de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093e0:	4a04      	ldr	r2, [pc, #16]	@ (80093f4 <prvSwitchTimerLists+0xc8>)
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	6013      	str	r3, [r2, #0]
}
 80093e6:	bf00      	nop
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	24001070 	.word	0x24001070
 80093f4:	24001074 	.word	0x24001074

080093f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093fe:	f000 f96b 	bl	80096d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009402:	4b15      	ldr	r3, [pc, #84]	@ (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d120      	bne.n	800944c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800940a:	4814      	ldr	r0, [pc, #80]	@ (800945c <prvCheckForValidListAndQueue+0x64>)
 800940c:	f7fd ffe8 	bl	80073e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009410:	4813      	ldr	r0, [pc, #76]	@ (8009460 <prvCheckForValidListAndQueue+0x68>)
 8009412:	f7fd ffe5 	bl	80073e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009416:	4b13      	ldr	r3, [pc, #76]	@ (8009464 <prvCheckForValidListAndQueue+0x6c>)
 8009418:	4a10      	ldr	r2, [pc, #64]	@ (800945c <prvCheckForValidListAndQueue+0x64>)
 800941a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800941c:	4b12      	ldr	r3, [pc, #72]	@ (8009468 <prvCheckForValidListAndQueue+0x70>)
 800941e:	4a10      	ldr	r2, [pc, #64]	@ (8009460 <prvCheckForValidListAndQueue+0x68>)
 8009420:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009422:	2300      	movs	r3, #0
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	4b11      	ldr	r3, [pc, #68]	@ (800946c <prvCheckForValidListAndQueue+0x74>)
 8009428:	4a11      	ldr	r2, [pc, #68]	@ (8009470 <prvCheckForValidListAndQueue+0x78>)
 800942a:	2110      	movs	r1, #16
 800942c:	200a      	movs	r0, #10
 800942e:	f7fe f8f5 	bl	800761c <xQueueGenericCreateStatic>
 8009432:	4603      	mov	r3, r0
 8009434:	4a08      	ldr	r2, [pc, #32]	@ (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009436:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009438:	4b07      	ldr	r3, [pc, #28]	@ (8009458 <prvCheckForValidListAndQueue+0x60>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d005      	beq.n	800944c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009440:	4b05      	ldr	r3, [pc, #20]	@ (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	490b      	ldr	r1, [pc, #44]	@ (8009474 <prvCheckForValidListAndQueue+0x7c>)
 8009446:	4618      	mov	r0, r3
 8009448:	f7fe fd1a 	bl	8007e80 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800944c:	f000 f976 	bl	800973c <vPortExitCritical>
}
 8009450:	bf00      	nop
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
 8009456:	bf00      	nop
 8009458:	24001078 	.word	0x24001078
 800945c:	24001048 	.word	0x24001048
 8009460:	2400105c 	.word	0x2400105c
 8009464:	24001070 	.word	0x24001070
 8009468:	24001074 	.word	0x24001074
 800946c:	24001124 	.word	0x24001124
 8009470:	24001084 	.word	0x24001084
 8009474:	0800d298 	.word	0x0800d298

08009478 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	3b04      	subs	r3, #4
 8009488:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	3b04      	subs	r3, #4
 8009496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	f023 0201 	bic.w	r2, r3, #1
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3b04      	subs	r3, #4
 80094a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094a8:	4a0c      	ldr	r2, [pc, #48]	@ (80094dc <pxPortInitialiseStack+0x64>)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3b14      	subs	r3, #20
 80094b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094b4:	687a      	ldr	r2, [r7, #4]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3b04      	subs	r3, #4
 80094be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f06f 0202 	mvn.w	r2, #2
 80094c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	3b20      	subs	r3, #32
 80094cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80094ce:	68fb      	ldr	r3, [r7, #12]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr
 80094dc:	080094e1 	.word	0x080094e1

080094e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80094e6:	2300      	movs	r3, #0
 80094e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80094ea:	4b13      	ldr	r3, [pc, #76]	@ (8009538 <prvTaskExitError+0x58>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f2:	d00b      	beq.n	800950c <prvTaskExitError+0x2c>
	__asm volatile
 80094f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	60fb      	str	r3, [r7, #12]
}
 8009506:	bf00      	nop
 8009508:	bf00      	nop
 800950a:	e7fd      	b.n	8009508 <prvTaskExitError+0x28>
	__asm volatile
 800950c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009510:	f383 8811 	msr	BASEPRI, r3
 8009514:	f3bf 8f6f 	isb	sy
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	60bb      	str	r3, [r7, #8]
}
 800951e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009520:	bf00      	nop
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d0fc      	beq.n	8009522 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009528:	bf00      	nop
 800952a:	bf00      	nop
 800952c:	3714      	adds	r7, #20
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr
 8009536:	bf00      	nop
 8009538:	24000010 	.word	0x24000010
 800953c:	00000000 	.word	0x00000000

08009540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009540:	4b07      	ldr	r3, [pc, #28]	@ (8009560 <pxCurrentTCBConst2>)
 8009542:	6819      	ldr	r1, [r3, #0]
 8009544:	6808      	ldr	r0, [r1, #0]
 8009546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800954a:	f380 8809 	msr	PSP, r0
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	f04f 0000 	mov.w	r0, #0
 8009556:	f380 8811 	msr	BASEPRI, r0
 800955a:	4770      	bx	lr
 800955c:	f3af 8000 	nop.w

08009560 <pxCurrentTCBConst2>:
 8009560:	24000b48 	.word	0x24000b48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009564:	bf00      	nop
 8009566:	bf00      	nop

08009568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009568:	4808      	ldr	r0, [pc, #32]	@ (800958c <prvPortStartFirstTask+0x24>)
 800956a:	6800      	ldr	r0, [r0, #0]
 800956c:	6800      	ldr	r0, [r0, #0]
 800956e:	f380 8808 	msr	MSP, r0
 8009572:	f04f 0000 	mov.w	r0, #0
 8009576:	f380 8814 	msr	CONTROL, r0
 800957a:	b662      	cpsie	i
 800957c:	b661      	cpsie	f
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	f3bf 8f6f 	isb	sy
 8009586:	df00      	svc	0
 8009588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800958a:	bf00      	nop
 800958c:	e000ed08 	.word	0xe000ed08

08009590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b086      	sub	sp, #24
 8009594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009596:	4b47      	ldr	r3, [pc, #284]	@ (80096b4 <xPortStartScheduler+0x124>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a47      	ldr	r2, [pc, #284]	@ (80096b8 <xPortStartScheduler+0x128>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d10b      	bne.n	80095b8 <xPortStartScheduler+0x28>
	__asm volatile
 80095a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a4:	f383 8811 	msr	BASEPRI, r3
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	613b      	str	r3, [r7, #16]
}
 80095b2:	bf00      	nop
 80095b4:	bf00      	nop
 80095b6:	e7fd      	b.n	80095b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80095b8:	4b3e      	ldr	r3, [pc, #248]	@ (80096b4 <xPortStartScheduler+0x124>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a3f      	ldr	r2, [pc, #252]	@ (80096bc <xPortStartScheduler+0x12c>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d10b      	bne.n	80095da <xPortStartScheduler+0x4a>
	__asm volatile
 80095c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c6:	f383 8811 	msr	BASEPRI, r3
 80095ca:	f3bf 8f6f 	isb	sy
 80095ce:	f3bf 8f4f 	dsb	sy
 80095d2:	60fb      	str	r3, [r7, #12]
}
 80095d4:	bf00      	nop
 80095d6:	bf00      	nop
 80095d8:	e7fd      	b.n	80095d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80095da:	4b39      	ldr	r3, [pc, #228]	@ (80096c0 <xPortStartScheduler+0x130>)
 80095dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	22ff      	movs	r2, #255	@ 0xff
 80095ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80095f4:	78fb      	ldrb	r3, [r7, #3]
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	4b31      	ldr	r3, [pc, #196]	@ (80096c4 <xPortStartScheduler+0x134>)
 8009600:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009602:	4b31      	ldr	r3, [pc, #196]	@ (80096c8 <xPortStartScheduler+0x138>)
 8009604:	2207      	movs	r2, #7
 8009606:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009608:	e009      	b.n	800961e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800960a:	4b2f      	ldr	r3, [pc, #188]	@ (80096c8 <xPortStartScheduler+0x138>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3b01      	subs	r3, #1
 8009610:	4a2d      	ldr	r2, [pc, #180]	@ (80096c8 <xPortStartScheduler+0x138>)
 8009612:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009614:	78fb      	ldrb	r3, [r7, #3]
 8009616:	b2db      	uxtb	r3, r3
 8009618:	005b      	lsls	r3, r3, #1
 800961a:	b2db      	uxtb	r3, r3
 800961c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800961e:	78fb      	ldrb	r3, [r7, #3]
 8009620:	b2db      	uxtb	r3, r3
 8009622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009626:	2b80      	cmp	r3, #128	@ 0x80
 8009628:	d0ef      	beq.n	800960a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800962a:	4b27      	ldr	r3, [pc, #156]	@ (80096c8 <xPortStartScheduler+0x138>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f1c3 0307 	rsb	r3, r3, #7
 8009632:	2b04      	cmp	r3, #4
 8009634:	d00b      	beq.n	800964e <xPortStartScheduler+0xbe>
	__asm volatile
 8009636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963a:	f383 8811 	msr	BASEPRI, r3
 800963e:	f3bf 8f6f 	isb	sy
 8009642:	f3bf 8f4f 	dsb	sy
 8009646:	60bb      	str	r3, [r7, #8]
}
 8009648:	bf00      	nop
 800964a:	bf00      	nop
 800964c:	e7fd      	b.n	800964a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800964e:	4b1e      	ldr	r3, [pc, #120]	@ (80096c8 <xPortStartScheduler+0x138>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	021b      	lsls	r3, r3, #8
 8009654:	4a1c      	ldr	r2, [pc, #112]	@ (80096c8 <xPortStartScheduler+0x138>)
 8009656:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009658:	4b1b      	ldr	r3, [pc, #108]	@ (80096c8 <xPortStartScheduler+0x138>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009660:	4a19      	ldr	r2, [pc, #100]	@ (80096c8 <xPortStartScheduler+0x138>)
 8009662:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	b2da      	uxtb	r2, r3
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800966c:	4b17      	ldr	r3, [pc, #92]	@ (80096cc <xPortStartScheduler+0x13c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a16      	ldr	r2, [pc, #88]	@ (80096cc <xPortStartScheduler+0x13c>)
 8009672:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009676:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009678:	4b14      	ldr	r3, [pc, #80]	@ (80096cc <xPortStartScheduler+0x13c>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a13      	ldr	r2, [pc, #76]	@ (80096cc <xPortStartScheduler+0x13c>)
 800967e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009682:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009684:	f000 f8da 	bl	800983c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009688:	4b11      	ldr	r3, [pc, #68]	@ (80096d0 <xPortStartScheduler+0x140>)
 800968a:	2200      	movs	r2, #0
 800968c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800968e:	f000 f8f9 	bl	8009884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009692:	4b10      	ldr	r3, [pc, #64]	@ (80096d4 <xPortStartScheduler+0x144>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a0f      	ldr	r2, [pc, #60]	@ (80096d4 <xPortStartScheduler+0x144>)
 8009698:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800969c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800969e:	f7ff ff63 	bl	8009568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096a2:	f7ff f805 	bl	80086b0 <vTaskSwitchContext>
	prvTaskExitError();
 80096a6:	f7ff ff1b 	bl	80094e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096aa:	2300      	movs	r3, #0
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3718      	adds	r7, #24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	e000ed00 	.word	0xe000ed00
 80096b8:	410fc271 	.word	0x410fc271
 80096bc:	410fc270 	.word	0x410fc270
 80096c0:	e000e400 	.word	0xe000e400
 80096c4:	24001174 	.word	0x24001174
 80096c8:	24001178 	.word	0x24001178
 80096cc:	e000ed20 	.word	0xe000ed20
 80096d0:	24000010 	.word	0x24000010
 80096d4:	e000ef34 	.word	0xe000ef34

080096d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
	__asm volatile
 80096de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e2:	f383 8811 	msr	BASEPRI, r3
 80096e6:	f3bf 8f6f 	isb	sy
 80096ea:	f3bf 8f4f 	dsb	sy
 80096ee:	607b      	str	r3, [r7, #4]
}
 80096f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80096f2:	4b10      	ldr	r3, [pc, #64]	@ (8009734 <vPortEnterCritical+0x5c>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	3301      	adds	r3, #1
 80096f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009734 <vPortEnterCritical+0x5c>)
 80096fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80096fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009734 <vPortEnterCritical+0x5c>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d110      	bne.n	8009726 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009704:	4b0c      	ldr	r3, [pc, #48]	@ (8009738 <vPortEnterCritical+0x60>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00b      	beq.n	8009726 <vPortEnterCritical+0x4e>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	603b      	str	r3, [r7, #0]
}
 8009720:	bf00      	nop
 8009722:	bf00      	nop
 8009724:	e7fd      	b.n	8009722 <vPortEnterCritical+0x4a>
	}
}
 8009726:	bf00      	nop
 8009728:	370c      	adds	r7, #12
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr
 8009732:	bf00      	nop
 8009734:	24000010 	.word	0x24000010
 8009738:	e000ed04 	.word	0xe000ed04

0800973c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009742:	4b12      	ldr	r3, [pc, #72]	@ (800978c <vPortExitCritical+0x50>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d10b      	bne.n	8009762 <vPortExitCritical+0x26>
	__asm volatile
 800974a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974e:	f383 8811 	msr	BASEPRI, r3
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	f3bf 8f4f 	dsb	sy
 800975a:	607b      	str	r3, [r7, #4]
}
 800975c:	bf00      	nop
 800975e:	bf00      	nop
 8009760:	e7fd      	b.n	800975e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009762:	4b0a      	ldr	r3, [pc, #40]	@ (800978c <vPortExitCritical+0x50>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	3b01      	subs	r3, #1
 8009768:	4a08      	ldr	r2, [pc, #32]	@ (800978c <vPortExitCritical+0x50>)
 800976a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800976c:	4b07      	ldr	r3, [pc, #28]	@ (800978c <vPortExitCritical+0x50>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d105      	bne.n	8009780 <vPortExitCritical+0x44>
 8009774:	2300      	movs	r3, #0
 8009776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	f383 8811 	msr	BASEPRI, r3
}
 800977e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009780:	bf00      	nop
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr
 800978c:	24000010 	.word	0x24000010

08009790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009790:	f3ef 8009 	mrs	r0, PSP
 8009794:	f3bf 8f6f 	isb	sy
 8009798:	4b15      	ldr	r3, [pc, #84]	@ (80097f0 <pxCurrentTCBConst>)
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	f01e 0f10 	tst.w	lr, #16
 80097a0:	bf08      	it	eq
 80097a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80097a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097aa:	6010      	str	r0, [r2, #0]
 80097ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80097b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80097b4:	f380 8811 	msr	BASEPRI, r0
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f7fe ff76 	bl	80086b0 <vTaskSwitchContext>
 80097c4:	f04f 0000 	mov.w	r0, #0
 80097c8:	f380 8811 	msr	BASEPRI, r0
 80097cc:	bc09      	pop	{r0, r3}
 80097ce:	6819      	ldr	r1, [r3, #0]
 80097d0:	6808      	ldr	r0, [r1, #0]
 80097d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d6:	f01e 0f10 	tst.w	lr, #16
 80097da:	bf08      	it	eq
 80097dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80097e0:	f380 8809 	msr	PSP, r0
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	f3af 8000 	nop.w

080097f0 <pxCurrentTCBConst>:
 80097f0:	24000b48 	.word	0x24000b48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80097f4:	bf00      	nop
 80097f6:	bf00      	nop

080097f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	607b      	str	r3, [r7, #4]
}
 8009810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009812:	f7fe fe93 	bl	800853c <xTaskIncrementTick>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d003      	beq.n	8009824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800981c:	4b06      	ldr	r3, [pc, #24]	@ (8009838 <xPortSysTickHandler+0x40>)
 800981e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	2300      	movs	r3, #0
 8009826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	f383 8811 	msr	BASEPRI, r3
}
 800982e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009830:	bf00      	nop
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	e000ed04 	.word	0xe000ed04

0800983c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009840:	4b0b      	ldr	r3, [pc, #44]	@ (8009870 <vPortSetupTimerInterrupt+0x34>)
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009846:	4b0b      	ldr	r3, [pc, #44]	@ (8009874 <vPortSetupTimerInterrupt+0x38>)
 8009848:	2200      	movs	r2, #0
 800984a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800984c:	4b0a      	ldr	r3, [pc, #40]	@ (8009878 <vPortSetupTimerInterrupt+0x3c>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a0a      	ldr	r2, [pc, #40]	@ (800987c <vPortSetupTimerInterrupt+0x40>)
 8009852:	fba2 2303 	umull	r2, r3, r2, r3
 8009856:	099b      	lsrs	r3, r3, #6
 8009858:	4a09      	ldr	r2, [pc, #36]	@ (8009880 <vPortSetupTimerInterrupt+0x44>)
 800985a:	3b01      	subs	r3, #1
 800985c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800985e:	4b04      	ldr	r3, [pc, #16]	@ (8009870 <vPortSetupTimerInterrupt+0x34>)
 8009860:	2207      	movs	r2, #7
 8009862:	601a      	str	r2, [r3, #0]
}
 8009864:	bf00      	nop
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	e000e010 	.word	0xe000e010
 8009874:	e000e018 	.word	0xe000e018
 8009878:	24000000 	.word	0x24000000
 800987c:	10624dd3 	.word	0x10624dd3
 8009880:	e000e014 	.word	0xe000e014

08009884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009884:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009894 <vPortEnableVFP+0x10>
 8009888:	6801      	ldr	r1, [r0, #0]
 800988a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800988e:	6001      	str	r1, [r0, #0]
 8009890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009892:	bf00      	nop
 8009894:	e000ed88 	.word	0xe000ed88

08009898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800989e:	f3ef 8305 	mrs	r3, IPSR
 80098a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2b0f      	cmp	r3, #15
 80098a8:	d915      	bls.n	80098d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098aa:	4a18      	ldr	r2, [pc, #96]	@ (800990c <vPortValidateInterruptPriority+0x74>)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	4413      	add	r3, r2
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80098b4:	4b16      	ldr	r3, [pc, #88]	@ (8009910 <vPortValidateInterruptPriority+0x78>)
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	7afa      	ldrb	r2, [r7, #11]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d20b      	bcs.n	80098d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80098be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c2:	f383 8811 	msr	BASEPRI, r3
 80098c6:	f3bf 8f6f 	isb	sy
 80098ca:	f3bf 8f4f 	dsb	sy
 80098ce:	607b      	str	r3, [r7, #4]
}
 80098d0:	bf00      	nop
 80098d2:	bf00      	nop
 80098d4:	e7fd      	b.n	80098d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80098d6:	4b0f      	ldr	r3, [pc, #60]	@ (8009914 <vPortValidateInterruptPriority+0x7c>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80098de:	4b0e      	ldr	r3, [pc, #56]	@ (8009918 <vPortValidateInterruptPriority+0x80>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d90b      	bls.n	80098fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80098e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ea:	f383 8811 	msr	BASEPRI, r3
 80098ee:	f3bf 8f6f 	isb	sy
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	603b      	str	r3, [r7, #0]
}
 80098f8:	bf00      	nop
 80098fa:	bf00      	nop
 80098fc:	e7fd      	b.n	80098fa <vPortValidateInterruptPriority+0x62>
	}
 80098fe:	bf00      	nop
 8009900:	3714      	adds	r7, #20
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr
 800990a:	bf00      	nop
 800990c:	e000e3f0 	.word	0xe000e3f0
 8009910:	24001174 	.word	0x24001174
 8009914:	e000ed0c 	.word	0xe000ed0c
 8009918:	24001178 	.word	0x24001178

0800991c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b08a      	sub	sp, #40	@ 0x28
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009924:	2300      	movs	r3, #0
 8009926:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009928:	f7fe fd4c 	bl	80083c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800992c:	4b5c      	ldr	r3, [pc, #368]	@ (8009aa0 <pvPortMalloc+0x184>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d101      	bne.n	8009938 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009934:	f000 f924 	bl	8009b80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009938:	4b5a      	ldr	r3, [pc, #360]	@ (8009aa4 <pvPortMalloc+0x188>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	4013      	ands	r3, r2
 8009940:	2b00      	cmp	r3, #0
 8009942:	f040 8095 	bne.w	8009a70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d01e      	beq.n	800998a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800994c:	2208      	movs	r2, #8
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4413      	add	r3, r2
 8009952:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f003 0307 	and.w	r3, r3, #7
 800995a:	2b00      	cmp	r3, #0
 800995c:	d015      	beq.n	800998a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f023 0307 	bic.w	r3, r3, #7
 8009964:	3308      	adds	r3, #8
 8009966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f003 0307 	and.w	r3, r3, #7
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00b      	beq.n	800998a <pvPortMalloc+0x6e>
	__asm volatile
 8009972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009976:	f383 8811 	msr	BASEPRI, r3
 800997a:	f3bf 8f6f 	isb	sy
 800997e:	f3bf 8f4f 	dsb	sy
 8009982:	617b      	str	r3, [r7, #20]
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	e7fd      	b.n	8009986 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d06f      	beq.n	8009a70 <pvPortMalloc+0x154>
 8009990:	4b45      	ldr	r3, [pc, #276]	@ (8009aa8 <pvPortMalloc+0x18c>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	429a      	cmp	r2, r3
 8009998:	d86a      	bhi.n	8009a70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800999a:	4b44      	ldr	r3, [pc, #272]	@ (8009aac <pvPortMalloc+0x190>)
 800999c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800999e:	4b43      	ldr	r3, [pc, #268]	@ (8009aac <pvPortMalloc+0x190>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099a4:	e004      	b.n	80099b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d903      	bls.n	80099c2 <pvPortMalloc+0xa6>
 80099ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d1f1      	bne.n	80099a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099c2:	4b37      	ldr	r3, [pc, #220]	@ (8009aa0 <pvPortMalloc+0x184>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d051      	beq.n	8009a70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099cc:	6a3b      	ldr	r3, [r7, #32]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	2208      	movs	r2, #8
 80099d2:	4413      	add	r3, r2
 80099d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e0:	685a      	ldr	r2, [r3, #4]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	1ad2      	subs	r2, r2, r3
 80099e6:	2308      	movs	r3, #8
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d920      	bls.n	8009a30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	4413      	add	r3, r2
 80099f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	f003 0307 	and.w	r3, r3, #7
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00b      	beq.n	8009a18 <pvPortMalloc+0xfc>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	613b      	str	r3, [r7, #16]
}
 8009a12:	bf00      	nop
 8009a14:	bf00      	nop
 8009a16:	e7fd      	b.n	8009a14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1a:	685a      	ldr	r2, [r3, #4]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	1ad2      	subs	r2, r2, r3
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a26:	687a      	ldr	r2, [r7, #4]
 8009a28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a2a:	69b8      	ldr	r0, [r7, #24]
 8009a2c:	f000 f90a 	bl	8009c44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a30:	4b1d      	ldr	r3, [pc, #116]	@ (8009aa8 <pvPortMalloc+0x18c>)
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	1ad3      	subs	r3, r2, r3
 8009a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8009aa8 <pvPortMalloc+0x18c>)
 8009a3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8009aa8 <pvPortMalloc+0x18c>)
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	4b1b      	ldr	r3, [pc, #108]	@ (8009ab0 <pvPortMalloc+0x194>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d203      	bcs.n	8009a52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a4a:	4b17      	ldr	r3, [pc, #92]	@ (8009aa8 <pvPortMalloc+0x18c>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a18      	ldr	r2, [pc, #96]	@ (8009ab0 <pvPortMalloc+0x194>)
 8009a50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a54:	685a      	ldr	r2, [r3, #4]
 8009a56:	4b13      	ldr	r3, [pc, #76]	@ (8009aa4 <pvPortMalloc+0x188>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	431a      	orrs	r2, r3
 8009a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	2200      	movs	r2, #0
 8009a64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a66:	4b13      	ldr	r3, [pc, #76]	@ (8009ab4 <pvPortMalloc+0x198>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	4a11      	ldr	r2, [pc, #68]	@ (8009ab4 <pvPortMalloc+0x198>)
 8009a6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a70:	f7fe fcb6 	bl	80083e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	f003 0307 	and.w	r3, r3, #7
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d00b      	beq.n	8009a96 <pvPortMalloc+0x17a>
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	60fb      	str	r3, [r7, #12]
}
 8009a90:	bf00      	nop
 8009a92:	bf00      	nop
 8009a94:	e7fd      	b.n	8009a92 <pvPortMalloc+0x176>
	return pvReturn;
 8009a96:	69fb      	ldr	r3, [r7, #28]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3728      	adds	r7, #40	@ 0x28
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	24004d84 	.word	0x24004d84
 8009aa4:	24004d98 	.word	0x24004d98
 8009aa8:	24004d88 	.word	0x24004d88
 8009aac:	24004d7c 	.word	0x24004d7c
 8009ab0:	24004d8c 	.word	0x24004d8c
 8009ab4:	24004d90 	.word	0x24004d90

08009ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b086      	sub	sp, #24
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d04f      	beq.n	8009b6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009aca:	2308      	movs	r3, #8
 8009acc:	425b      	negs	r3, r3
 8009ace:	697a      	ldr	r2, [r7, #20]
 8009ad0:	4413      	add	r3, r2
 8009ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	685a      	ldr	r2, [r3, #4]
 8009adc:	4b25      	ldr	r3, [pc, #148]	@ (8009b74 <vPortFree+0xbc>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4013      	ands	r3, r2
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d10b      	bne.n	8009afe <vPortFree+0x46>
	__asm volatile
 8009ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aea:	f383 8811 	msr	BASEPRI, r3
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f3bf 8f4f 	dsb	sy
 8009af6:	60fb      	str	r3, [r7, #12]
}
 8009af8:	bf00      	nop
 8009afa:	bf00      	nop
 8009afc:	e7fd      	b.n	8009afa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00b      	beq.n	8009b1e <vPortFree+0x66>
	__asm volatile
 8009b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0a:	f383 8811 	msr	BASEPRI, r3
 8009b0e:	f3bf 8f6f 	isb	sy
 8009b12:	f3bf 8f4f 	dsb	sy
 8009b16:	60bb      	str	r3, [r7, #8]
}
 8009b18:	bf00      	nop
 8009b1a:	bf00      	nop
 8009b1c:	e7fd      	b.n	8009b1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	685a      	ldr	r2, [r3, #4]
 8009b22:	4b14      	ldr	r3, [pc, #80]	@ (8009b74 <vPortFree+0xbc>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4013      	ands	r3, r2
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d01e      	beq.n	8009b6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d11a      	bne.n	8009b6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	685a      	ldr	r2, [r3, #4]
 8009b38:	4b0e      	ldr	r3, [pc, #56]	@ (8009b74 <vPortFree+0xbc>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	43db      	mvns	r3, r3
 8009b3e:	401a      	ands	r2, r3
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b44:	f7fe fc3e 	bl	80083c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	685a      	ldr	r2, [r3, #4]
 8009b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b78 <vPortFree+0xc0>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4413      	add	r3, r2
 8009b52:	4a09      	ldr	r2, [pc, #36]	@ (8009b78 <vPortFree+0xc0>)
 8009b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b56:	6938      	ldr	r0, [r7, #16]
 8009b58:	f000 f874 	bl	8009c44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b5c:	4b07      	ldr	r3, [pc, #28]	@ (8009b7c <vPortFree+0xc4>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	3301      	adds	r3, #1
 8009b62:	4a06      	ldr	r2, [pc, #24]	@ (8009b7c <vPortFree+0xc4>)
 8009b64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b66:	f7fe fc3b 	bl	80083e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b6a:	bf00      	nop
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	24004d98 	.word	0x24004d98
 8009b78:	24004d88 	.word	0x24004d88
 8009b7c:	24004d94 	.word	0x24004d94

08009b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009b8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b8c:	4b27      	ldr	r3, [pc, #156]	@ (8009c2c <prvHeapInit+0xac>)
 8009b8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f003 0307 	and.w	r3, r3, #7
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00c      	beq.n	8009bb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	3307      	adds	r3, #7
 8009b9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f023 0307 	bic.w	r3, r3, #7
 8009ba6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	1ad3      	subs	r3, r2, r3
 8009bae:	4a1f      	ldr	r2, [pc, #124]	@ (8009c2c <prvHeapInit+0xac>)
 8009bb0:	4413      	add	r3, r2
 8009bb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c30 <prvHeapInit+0xb0>)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8009c30 <prvHeapInit+0xb0>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	68ba      	ldr	r2, [r7, #8]
 8009bc8:	4413      	add	r3, r2
 8009bca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009bcc:	2208      	movs	r2, #8
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	1a9b      	subs	r3, r3, r2
 8009bd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f023 0307 	bic.w	r3, r3, #7
 8009bda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4a15      	ldr	r2, [pc, #84]	@ (8009c34 <prvHeapInit+0xb4>)
 8009be0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009be2:	4b14      	ldr	r3, [pc, #80]	@ (8009c34 <prvHeapInit+0xb4>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2200      	movs	r2, #0
 8009be8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009bea:	4b12      	ldr	r3, [pc, #72]	@ (8009c34 <prvHeapInit+0xb4>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	1ad2      	subs	r2, r2, r3
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c00:	4b0c      	ldr	r3, [pc, #48]	@ (8009c34 <prvHeapInit+0xb4>)
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8009c38 <prvHeapInit+0xb8>)
 8009c0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	4a09      	ldr	r2, [pc, #36]	@ (8009c3c <prvHeapInit+0xbc>)
 8009c16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c18:	4b09      	ldr	r3, [pc, #36]	@ (8009c40 <prvHeapInit+0xc0>)
 8009c1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009c1e:	601a      	str	r2, [r3, #0]
}
 8009c20:	bf00      	nop
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr
 8009c2c:	2400117c 	.word	0x2400117c
 8009c30:	24004d7c 	.word	0x24004d7c
 8009c34:	24004d84 	.word	0x24004d84
 8009c38:	24004d8c 	.word	0x24004d8c
 8009c3c:	24004d88 	.word	0x24004d88
 8009c40:	24004d98 	.word	0x24004d98

08009c44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c44:	b480      	push	{r7}
 8009c46:	b085      	sub	sp, #20
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c4c:	4b28      	ldr	r3, [pc, #160]	@ (8009cf0 <prvInsertBlockIntoFreeList+0xac>)
 8009c4e:	60fb      	str	r3, [r7, #12]
 8009c50:	e002      	b.n	8009c58 <prvInsertBlockIntoFreeList+0x14>
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60fb      	str	r3, [r7, #12]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d8f7      	bhi.n	8009c52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d108      	bne.n	8009c86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	685a      	ldr	r2, [r3, #4]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	441a      	add	r2, r3
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	441a      	add	r2, r3
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d118      	bne.n	8009ccc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b15      	ldr	r3, [pc, #84]	@ (8009cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d00d      	beq.n	8009cc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	441a      	add	r2, r3
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	601a      	str	r2, [r3, #0]
 8009cc0:	e008      	b.n	8009cd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	601a      	str	r2, [r3, #0]
 8009cca:	e003      	b.n	8009cd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009cd4:	68fa      	ldr	r2, [r7, #12]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d002      	beq.n	8009ce2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ce2:	bf00      	nop
 8009ce4:	3714      	adds	r7, #20
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
 8009cee:	bf00      	nop
 8009cf0:	24004d7c 	.word	0x24004d7c
 8009cf4:	24004d84 	.word	0x24004d84

08009cf8 <ad7606_Init>:

/**
 * @brief AD7606初始化
 */
void ad7606_Init(void)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	af00      	add	r7, sp, #0
    AD7606_RST_RESET();
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	2108      	movs	r1, #8
 8009d00:	480a      	ldr	r0, [pc, #40]	@ (8009d2c <ad7606_Init+0x34>)
 8009d02:	f7f8 f893 	bl	8001e2c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8009d06:	2001      	movs	r0, #1
 8009d08:	f7f7 fd58 	bl	80017bc <HAL_Delay>
    AD7606_RST_SET();
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	2108      	movs	r1, #8
 8009d10:	4806      	ldr	r0, [pc, #24]	@ (8009d2c <ad7606_Init+0x34>)
 8009d12:	f7f8 f88b 	bl	8001e2c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8009d16:	2001      	movs	r0, #1
 8009d18:	f7f7 fd50 	bl	80017bc <HAL_Delay>
    AD7606_RST_RESET();
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	2108      	movs	r1, #8
 8009d20:	4802      	ldr	r0, [pc, #8]	@ (8009d2c <ad7606_Init+0x34>)
 8009d22:	f7f8 f883 	bl	8001e2c <HAL_GPIO_WritePin>
}
 8009d26:	bf00      	nop
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	58021800 	.word	0x58021800

08009d30 <ad7606_Read>:
 * @param hspi SPI句柄
 * @param data 数据指针
 * @param channel 读取几个通道
 */
void ad7606_Read(SPI_HandleTypeDef *hspi, int16_t *data, uint16_t channel)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b084      	sub	sp, #16
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	80fb      	strh	r3, [r7, #6]
    AD7606_CS_RESET();
 8009d3e:	2200      	movs	r2, #0
 8009d40:	2180      	movs	r1, #128	@ 0x80
 8009d42:	4809      	ldr	r0, [pc, #36]	@ (8009d68 <ad7606_Read+0x38>)
 8009d44:	f7f8 f872 	bl	8001e2c <HAL_GPIO_WritePin>
    HAL_SPI_Receive(hspi, (uint8_t *)data, channel, 100);
 8009d48:	88fa      	ldrh	r2, [r7, #6]
 8009d4a:	2364      	movs	r3, #100	@ 0x64
 8009d4c:	68b9      	ldr	r1, [r7, #8]
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f7fb fdaa 	bl	80058a8 <HAL_SPI_Receive>
    AD7606_CS_SET();
 8009d54:	2201      	movs	r2, #1
 8009d56:	2180      	movs	r1, #128	@ 0x80
 8009d58:	4803      	ldr	r0, [pc, #12]	@ (8009d68 <ad7606_Read+0x38>)
 8009d5a:	f7f8 f867 	bl	8001e2c <HAL_GPIO_WritePin>
}
 8009d5e:	bf00      	nop
 8009d60:	3710      	adds	r7, #16
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
 8009d66:	bf00      	nop
 8009d68:	58021800 	.word	0x58021800

08009d6c <ad7606_Start>:
 * @brief 启动AD7606
 * @param htim PWM产生的时钟
 * @param channel PWM产生的通道
 */
void ad7606_Start(TIM_HandleTypeDef *htim, uint32_t channel)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
    HAL_TIM_PWM_Start(htim, channel);
 8009d76:	6839      	ldr	r1, [r7, #0]
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f7fc fa21 	bl	80061c0 <HAL_TIM_PWM_Start>
}
 8009d7e:	bf00      	nop
 8009d80:	3708      	adds	r7, #8
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
	...

08009d88 <ad7606_Convert>:
 * @param data 数据指针
 * @param channel 通道数
 * @param adcValue 采样值
 */
void ad7606_Convert(int16_t *data, uint16_t channel, float *adcValue)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	460b      	mov	r3, r1
 8009d92:	607a      	str	r2, [r7, #4]
 8009d94:	817b      	strh	r3, [r7, #10]
    for (int i = 0; i < channel; i++)
 8009d96:	2300      	movs	r3, #0
 8009d98:	617b      	str	r3, [r7, #20]
 8009d9a:	e03d      	b.n	8009e18 <ad7606_Convert+0x90>
    {
        // 16位二进制补码转单精度浮点数
        data[i] = data[i] & 0x8000 ? (-((~data[i] + 1) & 0x7fff)) : data[i];
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	005b      	lsls	r3, r3, #1
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	4413      	add	r3, r2
 8009da4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	da0f      	bge.n	8009dcc <ad7606_Convert+0x44>
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	005b      	lsls	r3, r3, #1
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	4413      	add	r3, r2
 8009db4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	425b      	negs	r3, r3
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	425b      	negs	r3, r3
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	b21b      	sxth	r3, r3
 8009dca:	e005      	b.n	8009dd8 <ad7606_Convert+0x50>
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	005b      	lsls	r3, r3, #1
 8009dd0:	68fa      	ldr	r2, [r7, #12]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009dd8:	697a      	ldr	r2, [r7, #20]
 8009dda:	0052      	lsls	r2, r2, #1
 8009ddc:	68f9      	ldr	r1, [r7, #12]
 8009dde:	440a      	add	r2, r1
 8009de0:	8013      	strh	r3, [r2, #0]
        adcValue[i] = 5.f * data[i] / 32768.f;
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	68fa      	ldr	r2, [r7, #12]
 8009de8:	4413      	add	r3, r2
 8009dea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009dee:	ee07 3a90 	vmov	s15, r3
 8009df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009df6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009dfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	687a      	ldr	r2, [r7, #4]
 8009e04:	4413      	add	r3, r2
 8009e06:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8009e30 <ad7606_Convert+0xa8>
 8009e0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009e0e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < channel; i++)
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	3301      	adds	r3, #1
 8009e16:	617b      	str	r3, [r7, #20]
 8009e18:	897b      	ldrh	r3, [r7, #10]
 8009e1a:	697a      	ldr	r2, [r7, #20]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	dbbd      	blt.n	8009d9c <ad7606_Convert+0x14>
    }
}
 8009e20:	bf00      	nop
 8009e22:	bf00      	nop
 8009e24:	371c      	adds	r7, #28
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	47000000 	.word	0x47000000

08009e34 <ad7606_GetValue>:
 * @param hspi SPI句柄
 * @param channel 读取几个通道 1-8
 * @param adcValue 采样值
 */
void ad7606_GetValue(SPI_HandleTypeDef *hspi, uint16_t channel, float *adcValue)
{
 8009e34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e38:	b087      	sub	sp, #28
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	60f8      	str	r0, [r7, #12]
 8009e3e:	460b      	mov	r3, r1
 8009e40:	607a      	str	r2, [r7, #4]
 8009e42:	817b      	strh	r3, [r7, #10]
 8009e44:	466b      	mov	r3, sp
 8009e46:	461e      	mov	r6, r3
    int16_t ad7606_data[channel];
 8009e48:	8979      	ldrh	r1, [r7, #10]
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	3b01      	subs	r3, #1
 8009e4e:	617b      	str	r3, [r7, #20]
 8009e50:	b28b      	uxth	r3, r1
 8009e52:	2200      	movs	r2, #0
 8009e54:	4698      	mov	r8, r3
 8009e56:	4691      	mov	r9, r2
 8009e58:	f04f 0200 	mov.w	r2, #0
 8009e5c:	f04f 0300 	mov.w	r3, #0
 8009e60:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8009e64:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8009e68:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8009e6c:	b28b      	uxth	r3, r1
 8009e6e:	2200      	movs	r2, #0
 8009e70:	461c      	mov	r4, r3
 8009e72:	4615      	mov	r5, r2
 8009e74:	f04f 0200 	mov.w	r2, #0
 8009e78:	f04f 0300 	mov.w	r3, #0
 8009e7c:	012b      	lsls	r3, r5, #4
 8009e7e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8009e82:	0122      	lsls	r2, r4, #4
 8009e84:	460b      	mov	r3, r1
 8009e86:	005b      	lsls	r3, r3, #1
 8009e88:	3307      	adds	r3, #7
 8009e8a:	08db      	lsrs	r3, r3, #3
 8009e8c:	00db      	lsls	r3, r3, #3
 8009e8e:	ebad 0d03 	sub.w	sp, sp, r3
 8009e92:	466b      	mov	r3, sp
 8009e94:	3301      	adds	r3, #1
 8009e96:	085b      	lsrs	r3, r3, #1
 8009e98:	005b      	lsls	r3, r3, #1
 8009e9a:	613b      	str	r3, [r7, #16]
    ad7606_Read(hspi, ad7606_data, channel);
 8009e9c:	897b      	ldrh	r3, [r7, #10]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	6939      	ldr	r1, [r7, #16]
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f7ff ff44 	bl	8009d30 <ad7606_Read>
    ad7606_Convert(ad7606_data, channel, adcValue);
 8009ea8:	897b      	ldrh	r3, [r7, #10]
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	4619      	mov	r1, r3
 8009eae:	6938      	ldr	r0, [r7, #16]
 8009eb0:	f7ff ff6a 	bl	8009d88 <ad7606_Convert>
 8009eb4:	46b5      	mov	sp, r6
}
 8009eb6:	bf00      	nop
 8009eb8:	371c      	adds	r7, #28
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009ec0 <INA228_writeReg>:
 * @param sensor INA228传感器的句柄
 * @param regAddr 要写入的寄存器地址
 * @param value 要写入的值
 */
void INA228_writeReg(INA228_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b088      	sub	sp, #32
 8009ec4:	af04      	add	r7, sp, #16
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	460b      	mov	r3, r1
 8009eca:	70fb      	strb	r3, [r7, #3]
 8009ecc:	4613      	mov	r3, r2
 8009ece:	803b      	strh	r3, [r7, #0]
	uint8_t txBuf[2] = {0}; // 所有可写寄存器均为 2 字节
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	81bb      	strh	r3, [r7, #12]

	txBuf[0] = MSB(value);
 8009ed4:	883b      	ldrh	r3, [r7, #0]
 8009ed6:	0a1b      	lsrs	r3, r3, #8
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	733b      	strb	r3, [r7, #12]
	txBuf[1] = LSB(value);
 8009ede:	883b      	ldrh	r3, [r7, #0]
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	737b      	strb	r3, [r7, #13]
	// 写入寄存器
	HAL_I2C_Mem_Write(sensor->hi2c, sensor->devAddr, regAddr, I2C_MEMADD_SIZE_8BIT, txBuf, 2, 100);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	69d8      	ldr	r0, [r3, #28]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009eee:	4619      	mov	r1, r3
 8009ef0:	78fb      	ldrb	r3, [r7, #3]
 8009ef2:	b29a      	uxth	r2, r3
 8009ef4:	2364      	movs	r3, #100	@ 0x64
 8009ef6:	9302      	str	r3, [sp, #8]
 8009ef8:	2302      	movs	r3, #2
 8009efa:	9301      	str	r3, [sp, #4]
 8009efc:	f107 030c 	add.w	r3, r7, #12
 8009f00:	9300      	str	r3, [sp, #0]
 8009f02:	2301      	movs	r3, #1
 8009f04:	f7f8 f87c 	bl	8002000 <HAL_I2C_Mem_Write>

	// 检查 ADC量程 的变化
	if (regAddr == INA228_config_register)
 8009f08:	78fb      	ldrb	r3, [r7, #3]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d105      	bne.n	8009f1a <INA228_writeReg+0x5a>
	{
		sensor->adcrange = value & INA228_config_register_adcrange_4096mV;
 8009f0e:	883b      	ldrh	r3, [r7, #0]
 8009f10:	f003 0310 	and.w	r3, r3, #16
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	82da      	strh	r2, [r3, #22]
	}
}
 8009f1a:	bf00      	nop
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <INA228_config>:
/**
 * @brief 使用当前设置配置设备
 * @param sensor INA228传感器的句柄
 */
void INA228_config(INA228_Handle sensor)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b082      	sub	sp, #8
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
	// 写入传感器配置寄存器
	INA228_writeReg(sensor, INA228_config_register, sensor->configRegister);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	881b      	ldrh	r3, [r3, #0]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	2100      	movs	r1, #0
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7ff ffc4 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_adc_config_register, sensor->adcConfigRegister);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	885b      	ldrh	r3, [r3, #2]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	2101      	movs	r1, #1
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f7ff ffbd 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_shunt_cal_register, sensor->shuntCalRegister);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	889b      	ldrh	r3, [r3, #4]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	2102      	movs	r1, #2
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f7ff ffb6 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_shunt_tempco_register, sensor->shuntTempcoRegister);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	88db      	ldrh	r3, [r3, #6]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	2103      	movs	r1, #3
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f7ff ffaf 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_diag_alrt_register, sensor->diagAlrtRegister);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	891b      	ldrh	r3, [r3, #8]
 8009f66:	461a      	mov	r2, r3
 8009f68:	210b      	movs	r1, #11
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f7ff ffa8 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_sovl_register, sensor->sovlRegister);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	895b      	ldrh	r3, [r3, #10]
 8009f74:	461a      	mov	r2, r3
 8009f76:	210c      	movs	r1, #12
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff ffa1 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_suvl_register, sensor->suvlRegister);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	899b      	ldrh	r3, [r3, #12]
 8009f82:	461a      	mov	r2, r3
 8009f84:	210d      	movs	r1, #13
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f7ff ff9a 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_bovl_register, sensor->bovlRegister);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	89db      	ldrh	r3, [r3, #14]
 8009f90:	461a      	mov	r2, r3
 8009f92:	210e      	movs	r1, #14
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f7ff ff93 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_buvl_register, sensor->buvlRegister);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	8a1b      	ldrh	r3, [r3, #16]
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	210f      	movs	r1, #15
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f7ff ff8c 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_temp_limit_register, sensor->tempLimitRegister);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	8a5b      	ldrh	r3, [r3, #18]
 8009fac:	461a      	mov	r2, r3
 8009fae:	2110      	movs	r1, #16
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f7ff ff85 	bl	8009ec0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_pwr_limit_register, sensor->pwrLimitRegister);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	8a9b      	ldrh	r3, [r3, #20]
 8009fba:	461a      	mov	r2, r3
 8009fbc:	2111      	movs	r1, #17
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f7ff ff7e 	bl	8009ec0 <INA228_writeReg>
}
 8009fc4:	bf00      	nop
 8009fc6:	3708      	adds	r7, #8
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <INA228_readReg>:
 * @param sensor INA228传感器的句柄
 * @param regAddr 要读取的寄存器地址
 * @return 寄存器中的值
 */
uint64_t INA228_readReg(INA228_Handle sensor, uint8_t regAddr)
{
 8009fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fd0:	b08c      	sub	sp, #48	@ 0x30
 8009fd2:	af04      	add	r7, sp, #16
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	70fb      	strb	r3, [r7, #3]
	uint64_t value;
	int i;

	uint8_t rxBuf[5] = {0}; // max buffer size
 8009fda:	2300      	movs	r3, #0
 8009fdc:	60fb      	str	r3, [r7, #12]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	743b      	strb	r3, [r7, #16]
	// 读取寄存器值
	HAL_I2C_Mem_Read(&hi2c1, sensor->devAddr, regAddr, I2C_MEMADD_SIZE_8BIT, rxBuf, INA228_regSize[regAddr], 100);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009fe8:	4618      	mov	r0, r3
 8009fea:	78fb      	ldrb	r3, [r7, #3]
 8009fec:	b29a      	uxth	r2, r3
 8009fee:	78fb      	ldrb	r3, [r7, #3]
 8009ff0:	4921      	ldr	r1, [pc, #132]	@ (800a078 <INA228_readReg+0xac>)
 8009ff2:	5ccb      	ldrb	r3, [r1, r3]
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	2364      	movs	r3, #100	@ 0x64
 8009ff8:	9302      	str	r3, [sp, #8]
 8009ffa:	9101      	str	r1, [sp, #4]
 8009ffc:	f107 030c 	add.w	r3, r7, #12
 800a000:	9300      	str	r3, [sp, #0]
 800a002:	2301      	movs	r3, #1
 800a004:	4601      	mov	r1, r0
 800a006:	481d      	ldr	r0, [pc, #116]	@ (800a07c <INA228_readReg+0xb0>)
 800a008:	f7f8 f90e 	bl	8002228 <HAL_I2C_Mem_Read>

	// 合并字节
	value = rxBuf[0];
 800a00c:	7b3b      	ldrb	r3, [r7, #12]
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2200      	movs	r2, #0
 800a012:	469a      	mov	sl, r3
 800a014:	4693      	mov	fp, r2
 800a016:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	for (i = 1; i < INA228_regSize[regAddr]; i++)
 800a01a:	2301      	movs	r3, #1
 800a01c:	617b      	str	r3, [r7, #20]
 800a01e:	e01b      	b.n	800a058 <INA228_readReg+0x8c>
	{
		value = (value << 8) | rxBuf[i];
 800a020:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a024:	f04f 0200 	mov.w	r2, #0
 800a028:	f04f 0300 	mov.w	r3, #0
 800a02c:	020b      	lsls	r3, r1, #8
 800a02e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a032:	0202      	lsls	r2, r0, #8
 800a034:	f107 000c 	add.w	r0, r7, #12
 800a038:	6979      	ldr	r1, [r7, #20]
 800a03a:	4401      	add	r1, r0
 800a03c:	7809      	ldrb	r1, [r1, #0]
 800a03e:	b2c9      	uxtb	r1, r1
 800a040:	2000      	movs	r0, #0
 800a042:	460c      	mov	r4, r1
 800a044:	4605      	mov	r5, r0
 800a046:	ea42 0804 	orr.w	r8, r2, r4
 800a04a:	ea43 0905 	orr.w	r9, r3, r5
 800a04e:	e9c7 8906 	strd	r8, r9, [r7, #24]
	for (i = 1; i < INA228_regSize[regAddr]; i++)
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	3301      	adds	r3, #1
 800a056:	617b      	str	r3, [r7, #20]
 800a058:	78fb      	ldrb	r3, [r7, #3]
 800a05a:	4a07      	ldr	r2, [pc, #28]	@ (800a078 <INA228_readReg+0xac>)
 800a05c:	5cd3      	ldrb	r3, [r2, r3]
 800a05e:	461a      	mov	r2, r3
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	4293      	cmp	r3, r2
 800a064:	dbdc      	blt.n	800a020 <INA228_readReg+0x54>
	}

	return value;
 800a066:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800a06a:	4610      	mov	r0, r2
 800a06c:	4619      	mov	r1, r3
 800a06e:	3720      	adds	r7, #32
 800a070:	46bd      	mov	sp, r7
 800a072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a076:	bf00      	nop
 800a078:	0800d31c 	.word	0x0800d31c
 800a07c:	24000248 	.word	0x24000248

0800a080 <INA228_getVBUS_V>:
 * @brief 获取总线电压值（伏特）
 * @param sensor INA228传感器的句柄
 * @return 总线电压值（V）
 */
float INA228_getVBUS_V(INA228_Handle sensor)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
	uint64_t value = INA228_readReg(sensor, INA228_vbus_register);
 800a088:	2105      	movs	r1, #5
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f7ff ff9e 	bl	8009fcc <INA228_readReg>
 800a090:	e9c7 0102 	strd	r0, r1, [r7, #8]
	float data;

	// 删除保留位
	value = value >> 4;
 800a094:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a098:	f04f 0200 	mov.w	r2, #0
 800a09c:	f04f 0300 	mov.w	r3, #0
 800a0a0:	0902      	lsrs	r2, r0, #4
 800a0a2:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a0a6:	090b      	lsrs	r3, r1, #4
 800a0a8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// Convert for 2's compliment and signed value (though always positive)
	if (value > 0x7FFFF)
 800a0ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a0b0:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 800a0b4:	f173 0300 	sbcs.w	r3, r3, #0
 800a0b8:	d30c      	bcc.n	800a0d4 <INA228_getVBUS_V+0x54>
	{
		data = (float)value - 0x100000; // left for redundancy and error checking, should never get used
 800a0ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0be:	f7f6 fa2f 	bl	8000520 <__aeabi_ul2f>
 800a0c2:	ee07 0a10 	vmov	s14, r0
 800a0c6:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800a120 <INA228_getVBUS_V+0xa0>
 800a0ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a0ce:	edc7 7a05 	vstr	s15, [r7, #20]
 800a0d2:	e005      	b.n	800a0e0 <INA228_getVBUS_V+0x60>
	}
	else
	{
		data = (float)value;
 800a0d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0d8:	f7f6 fa22 	bl	8000520 <__aeabi_ul2f>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	617b      	str	r3, [r7, #20]
	}

	// Convert to V
	data = (data * 195.3125) / 1000000;
 800a0e0:	edd7 7a05 	vldr	s15, [r7, #20]
 800a0e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800a0e8:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 800a110 <INA228_getVBUS_V+0x90>
 800a0ec:	ee27 6b06 	vmul.f64	d6, d7, d6
 800a0f0:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 800a118 <INA228_getVBUS_V+0x98>
 800a0f4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800a0f8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800a0fc:	edc7 7a05 	vstr	s15, [r7, #20]

	return data;
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	ee07 3a90 	vmov	s15, r3
}
 800a106:	eeb0 0a67 	vmov.f32	s0, s15
 800a10a:	3718      	adds	r7, #24
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	00000000 	.word	0x00000000
 800a114:	40686a00 	.word	0x40686a00
 800a118:	00000000 	.word	0x00000000
 800a11c:	412e8480 	.word	0x412e8480
 800a120:	49800000 	.word	0x49800000

0800a124 <INA228_getCURRENT_signedLSB>:
 * @brief 获取电流值（最低有效位）
 * @param sensor INA228传感器的句柄
 * @return 电流值（signed LSBs）
 */
float INA228_getCURRENT_signedLSB(INA228_Handle sensor)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b086      	sub	sp, #24
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
	uint64_t value = INA228_readReg(sensor, INA228_current_register);
 800a12c:	2107      	movs	r1, #7
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f7ff ff4c 	bl	8009fcc <INA228_readReg>
 800a134:	e9c7 0102 	strd	r0, r1, [r7, #8]
	float data;

	// 删除保留位
	value = value >> 4;
 800a138:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a13c:	f04f 0200 	mov.w	r2, #0
 800a140:	f04f 0300 	mov.w	r3, #0
 800a144:	0902      	lsrs	r2, r0, #4
 800a146:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a14a:	090b      	lsrs	r3, r1, #4
 800a14c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// 转换为 2 的补码和有符号值
	if (value > 0x7FFFF)
 800a150:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a154:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 800a158:	f173 0300 	sbcs.w	r3, r3, #0
 800a15c:	d30c      	bcc.n	800a178 <INA228_getCURRENT_signedLSB+0x54>
	{
		data = (float)value - 0x100000;
 800a15e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a162:	f7f6 f9dd 	bl	8000520 <__aeabi_ul2f>
 800a166:	ee07 0a10 	vmov	s14, r0
 800a16a:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a194 <INA228_getCURRENT_signedLSB+0x70>
 800a16e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a172:	edc7 7a05 	vstr	s15, [r7, #20]
 800a176:	e005      	b.n	800a184 <INA228_getCURRENT_signedLSB+0x60>
	}
	else
	{
		data = (float)value;
 800a178:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a17c:	f7f6 f9d0 	bl	8000520 <__aeabi_ul2f>
 800a180:	4603      	mov	r3, r0
 800a182:	617b      	str	r3, [r7, #20]
	}

	return data;
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	ee07 3a90 	vmov	s15, r3
}
 800a18a:	eeb0 0a67 	vmov.f32	s0, s15
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	49800000 	.word	0x49800000

0800a198 <INA228_getCURRENT_A>:
 * @brief 获取电流值（安培）
 * @param sensor INA228传感器的句柄
 * @return 电流值（A）
 */
float INA228_getCURRENT_A(INA228_Handle sensor)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
	float data = INA228_getCURRENT_signedLSB(sensor);
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7ff ffbf 	bl	800a124 <INA228_getCURRENT_signedLSB>
 800a1a6:	ed87 0a03 	vstr	s0, [r7, #12]

	data = data * sensor->currentlsb;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	edd3 7a06 	vldr	s15, [r3, #24]
 800a1b0:	ed97 7a03 	vldr	s14, [r7, #12]
 800a1b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1b8:	edc7 7a03 	vstr	s15, [r7, #12]

	return data;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	ee07 3a90 	vmov	s15, r3
}
 800a1c2:	eeb0 0a67 	vmov.f32	s0, s15
 800a1c6:	3710      	adds	r7, #16
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}

0800a1cc <OLED_WR_Byte>:
		OLED_WR_Byte(0xA0, OLED_CMD);
	}
}

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	460a      	mov	r2, r1
 800a1d6:	71fb      	strb	r3, [r7, #7]
 800a1d8:	4613      	mov	r3, r2
 800a1da:	71bb      	strb	r3, [r7, #6]
	uint8_t *data = &dat;
 800a1dc:	1dfb      	adds	r3, r7, #7
 800a1de:	60fb      	str	r3, [r7, #12]
	if (cmd)
 800a1e0:	79bb      	ldrb	r3, [r7, #6]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d005      	beq.n	800a1f2 <OLED_WR_Byte+0x26>
		OLED_DC_Set();
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	2140      	movs	r1, #64	@ 0x40
 800a1ea:	4811      	ldr	r0, [pc, #68]	@ (800a230 <OLED_WR_Byte+0x64>)
 800a1ec:	f7f7 fe1e 	bl	8001e2c <HAL_GPIO_WritePin>
 800a1f0:	e004      	b.n	800a1fc <OLED_WR_Byte+0x30>
	else
		OLED_DC_Clr();
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	2140      	movs	r1, #64	@ 0x40
 800a1f6:	480e      	ldr	r0, [pc, #56]	@ (800a230 <OLED_WR_Byte+0x64>)
 800a1f8:	f7f7 fe18 	bl	8001e2c <HAL_GPIO_WritePin>
	OLED_CS_Clr();
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	2102      	movs	r1, #2
 800a200:	480c      	ldr	r0, [pc, #48]	@ (800a234 <OLED_WR_Byte+0x68>)
 800a202:	f7f7 fe13 	bl	8001e2c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(WHICH_SPI, (uint8_t *)data, 1, 200); // 需根据实际情况修改
 800a206:	23c8      	movs	r3, #200	@ 0xc8
 800a208:	2201      	movs	r2, #1
 800a20a:	68f9      	ldr	r1, [r7, #12]
 800a20c:	480a      	ldr	r0, [pc, #40]	@ (800a238 <OLED_WR_Byte+0x6c>)
 800a20e:	f7fb f95d 	bl	80054cc <HAL_SPI_Transmit>

	OLED_CS_Set();
 800a212:	2201      	movs	r2, #1
 800a214:	2102      	movs	r1, #2
 800a216:	4807      	ldr	r0, [pc, #28]	@ (800a234 <OLED_WR_Byte+0x68>)
 800a218:	f7f7 fe08 	bl	8001e2c <HAL_GPIO_WritePin>
	OLED_DC_Set();
 800a21c:	2201      	movs	r2, #1
 800a21e:	2140      	movs	r1, #64	@ 0x40
 800a220:	4803      	ldr	r0, [pc, #12]	@ (800a230 <OLED_WR_Byte+0x64>)
 800a222:	f7f7 fe03 	bl	8001e2c <HAL_GPIO_WritePin>
}
 800a226:	bf00      	nop
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	58022000 	.word	0x58022000
 800a234:	58020400 	.word	0x58020400
 800a238:	2400029c 	.word	0x2400029c

0800a23c <OLED_Refresh>:
	OLED_WR_Byte(0xAF, OLED_CMD); // 关闭屏幕
}

// 更新显存到OLED
void OLED_Refresh(void)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800a242:	2300      	movs	r3, #0
 800a244:	71fb      	strb	r3, [r7, #7]
 800a246:	e026      	b.n	800a296 <OLED_Refresh+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD); // 设置行起始地址
 800a248:	79fb      	ldrb	r3, [r7, #7]
 800a24a:	3b50      	subs	r3, #80	@ 0x50
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	2100      	movs	r1, #0
 800a250:	4618      	mov	r0, r3
 800a252:	f7ff ffbb 	bl	800a1cc <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);	  // 设置低列起始地址
 800a256:	2100      	movs	r1, #0
 800a258:	2000      	movs	r0, #0
 800a25a:	f7ff ffb7 	bl	800a1cc <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);	  // 设置高列起始地址
 800a25e:	2100      	movs	r1, #0
 800a260:	2010      	movs	r0, #16
 800a262:	f7ff ffb3 	bl	800a1cc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800a266:	2300      	movs	r3, #0
 800a268:	71bb      	strb	r3, [r7, #6]
 800a26a:	e00d      	b.n	800a288 <OLED_Refresh+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800a26c:	79ba      	ldrb	r2, [r7, #6]
 800a26e:	79fb      	ldrb	r3, [r7, #7]
 800a270:	490d      	ldr	r1, [pc, #52]	@ (800a2a8 <OLED_Refresh+0x6c>)
 800a272:	00d2      	lsls	r2, r2, #3
 800a274:	440a      	add	r2, r1
 800a276:	4413      	add	r3, r2
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	2101      	movs	r1, #1
 800a27c:	4618      	mov	r0, r3
 800a27e:	f7ff ffa5 	bl	800a1cc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800a282:	79bb      	ldrb	r3, [r7, #6]
 800a284:	3301      	adds	r3, #1
 800a286:	71bb      	strb	r3, [r7, #6]
 800a288:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	daed      	bge.n	800a26c <OLED_Refresh+0x30>
	for (i = 0; i < 8; i++)
 800a290:	79fb      	ldrb	r3, [r7, #7]
 800a292:	3301      	adds	r3, #1
 800a294:	71fb      	strb	r3, [r7, #7]
 800a296:	79fb      	ldrb	r3, [r7, #7]
 800a298:	2b07      	cmp	r3, #7
 800a29a:	d9d5      	bls.n	800a248 <OLED_Refresh+0xc>
	}
}
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	24004d9c 	.word	0x24004d9c

0800a2ac <OLED_Clear>:
// 清屏函数
void OLED_Clear(void)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	71fb      	strb	r3, [r7, #7]
 800a2b6:	e014      	b.n	800a2e2 <OLED_Clear+0x36>
	{
		for (n = 0; n < 128; n++)
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	71bb      	strb	r3, [r7, #6]
 800a2bc:	e00a      	b.n	800a2d4 <OLED_Clear+0x28>
		{
			OLED_GRAM[n][i] = 0; // 清除所有数据
 800a2be:	79ba      	ldrb	r2, [r7, #6]
 800a2c0:	79fb      	ldrb	r3, [r7, #7]
 800a2c2:	490c      	ldr	r1, [pc, #48]	@ (800a2f4 <OLED_Clear+0x48>)
 800a2c4:	00d2      	lsls	r2, r2, #3
 800a2c6:	440a      	add	r2, r1
 800a2c8:	4413      	add	r3, r2
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800a2ce:	79bb      	ldrb	r3, [r7, #6]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	71bb      	strb	r3, [r7, #6]
 800a2d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	daf0      	bge.n	800a2be <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800a2dc:	79fb      	ldrb	r3, [r7, #7]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	71fb      	strb	r3, [r7, #7]
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	2b07      	cmp	r3, #7
 800a2e6:	d9e7      	bls.n	800a2b8 <OLED_Clear+0xc>
		}
	}
	OLED_Refresh(); // 更新显示
 800a2e8:	f7ff ffa8 	bl	800a23c <OLED_Refresh>
}
 800a2ec:	bf00      	nop
 800a2ee:	3708      	adds	r7, #8
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}
 800a2f4:	24004d9c 	.word	0x24004d9c

0800a2f8 <OLED_DrawPoint>:

// 画点
// x:0~127
// y:0~63
void OLED_DrawPoint(uint8_t x, uint8_t y)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b085      	sub	sp, #20
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	4603      	mov	r3, r0
 800a300:	460a      	mov	r2, r1
 800a302:	71fb      	strb	r3, [r7, #7]
 800a304:	4613      	mov	r3, r2
 800a306:	71bb      	strb	r3, [r7, #6]
	uint8_t i, m, n;
	i = y / 8;
 800a308:	79bb      	ldrb	r3, [r7, #6]
 800a30a:	08db      	lsrs	r3, r3, #3
 800a30c:	73fb      	strb	r3, [r7, #15]
	m = y % 8;
 800a30e:	79bb      	ldrb	r3, [r7, #6]
 800a310:	f003 0307 	and.w	r3, r3, #7
 800a314:	73bb      	strb	r3, [r7, #14]
	n = 1 << m;
 800a316:	7bbb      	ldrb	r3, [r7, #14]
 800a318:	2201      	movs	r2, #1
 800a31a:	fa02 f303 	lsl.w	r3, r2, r3
 800a31e:	737b      	strb	r3, [r7, #13]
	OLED_GRAM[x][i] |= n;
 800a320:	79fa      	ldrb	r2, [r7, #7]
 800a322:	7bfb      	ldrb	r3, [r7, #15]
 800a324:	490a      	ldr	r1, [pc, #40]	@ (800a350 <OLED_DrawPoint+0x58>)
 800a326:	00d2      	lsls	r2, r2, #3
 800a328:	440a      	add	r2, r1
 800a32a:	4413      	add	r3, r2
 800a32c:	7818      	ldrb	r0, [r3, #0]
 800a32e:	79fa      	ldrb	r2, [r7, #7]
 800a330:	7bfb      	ldrb	r3, [r7, #15]
 800a332:	7b79      	ldrb	r1, [r7, #13]
 800a334:	4301      	orrs	r1, r0
 800a336:	b2c8      	uxtb	r0, r1
 800a338:	4905      	ldr	r1, [pc, #20]	@ (800a350 <OLED_DrawPoint+0x58>)
 800a33a:	00d2      	lsls	r2, r2, #3
 800a33c:	440a      	add	r2, r1
 800a33e:	4413      	add	r3, r2
 800a340:	4602      	mov	r2, r0
 800a342:	701a      	strb	r2, [r3, #0]
}
 800a344:	bf00      	nop
 800a346:	3714      	adds	r7, #20
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	24004d9c 	.word	0x24004d9c

0800a354 <OLED_ClearPoint>:

// 清除一个点
// x:0~127
// y:0~63
void OLED_ClearPoint(uint8_t x, uint8_t y)
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
 800a35a:	4603      	mov	r3, r0
 800a35c:	460a      	mov	r2, r1
 800a35e:	71fb      	strb	r3, [r7, #7]
 800a360:	4613      	mov	r3, r2
 800a362:	71bb      	strb	r3, [r7, #6]
	uint8_t i, m, n;
	i = y / 8;
 800a364:	79bb      	ldrb	r3, [r7, #6]
 800a366:	08db      	lsrs	r3, r3, #3
 800a368:	73fb      	strb	r3, [r7, #15]
	m = y % 8;
 800a36a:	79bb      	ldrb	r3, [r7, #6]
 800a36c:	f003 0307 	and.w	r3, r3, #7
 800a370:	73bb      	strb	r3, [r7, #14]
	n = 1 << m;
 800a372:	7bbb      	ldrb	r3, [r7, #14]
 800a374:	2201      	movs	r2, #1
 800a376:	fa02 f303 	lsl.w	r3, r2, r3
 800a37a:	737b      	strb	r3, [r7, #13]
	OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 800a37c:	79fa      	ldrb	r2, [r7, #7]
 800a37e:	7bfb      	ldrb	r3, [r7, #15]
 800a380:	491b      	ldr	r1, [pc, #108]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a382:	00d2      	lsls	r2, r2, #3
 800a384:	440a      	add	r2, r1
 800a386:	4413      	add	r3, r2
 800a388:	7819      	ldrb	r1, [r3, #0]
 800a38a:	79fa      	ldrb	r2, [r7, #7]
 800a38c:	7bfb      	ldrb	r3, [r7, #15]
 800a38e:	43c9      	mvns	r1, r1
 800a390:	b2c8      	uxtb	r0, r1
 800a392:	4917      	ldr	r1, [pc, #92]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a394:	00d2      	lsls	r2, r2, #3
 800a396:	440a      	add	r2, r1
 800a398:	4413      	add	r3, r2
 800a39a:	4602      	mov	r2, r0
 800a39c:	701a      	strb	r2, [r3, #0]
	OLED_GRAM[x][i] |= n;
 800a39e:	79fa      	ldrb	r2, [r7, #7]
 800a3a0:	7bfb      	ldrb	r3, [r7, #15]
 800a3a2:	4913      	ldr	r1, [pc, #76]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a3a4:	00d2      	lsls	r2, r2, #3
 800a3a6:	440a      	add	r2, r1
 800a3a8:	4413      	add	r3, r2
 800a3aa:	7818      	ldrb	r0, [r3, #0]
 800a3ac:	79fa      	ldrb	r2, [r7, #7]
 800a3ae:	7bfb      	ldrb	r3, [r7, #15]
 800a3b0:	7b79      	ldrb	r1, [r7, #13]
 800a3b2:	4301      	orrs	r1, r0
 800a3b4:	b2c8      	uxtb	r0, r1
 800a3b6:	490e      	ldr	r1, [pc, #56]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a3b8:	00d2      	lsls	r2, r2, #3
 800a3ba:	440a      	add	r2, r1
 800a3bc:	4413      	add	r3, r2
 800a3be:	4602      	mov	r2, r0
 800a3c0:	701a      	strb	r2, [r3, #0]
	OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 800a3c2:	79fa      	ldrb	r2, [r7, #7]
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
 800a3c6:	490a      	ldr	r1, [pc, #40]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a3c8:	00d2      	lsls	r2, r2, #3
 800a3ca:	440a      	add	r2, r1
 800a3cc:	4413      	add	r3, r2
 800a3ce:	7819      	ldrb	r1, [r3, #0]
 800a3d0:	79fa      	ldrb	r2, [r7, #7]
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	43c9      	mvns	r1, r1
 800a3d6:	b2c8      	uxtb	r0, r1
 800a3d8:	4905      	ldr	r1, [pc, #20]	@ (800a3f0 <OLED_ClearPoint+0x9c>)
 800a3da:	00d2      	lsls	r2, r2, #3
 800a3dc:	440a      	add	r2, r1
 800a3de:	4413      	add	r3, r2
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	701a      	strb	r2, [r3, #0]
}
 800a3e4:	bf00      	nop
 800a3e6:	3714      	adds	r7, #20
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr
 800a3f0:	24004d9c 	.word	0x24004d9c

0800a3f4 <OLED_ShowChar>:
// x:0~127
// y:0~63
// size:选择字体 12/16/24
// 取模方式 逐列式
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size1)
{
 800a3f4:	b590      	push	{r4, r7, lr}
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	4608      	mov	r0, r1
 800a3fe:	4611      	mov	r1, r2
 800a400:	461a      	mov	r2, r3
 800a402:	4623      	mov	r3, r4
 800a404:	71fb      	strb	r3, [r7, #7]
 800a406:	4603      	mov	r3, r0
 800a408:	71bb      	strb	r3, [r7, #6]
 800a40a:	460b      	mov	r3, r1
 800a40c:	717b      	strb	r3, [r7, #5]
 800a40e:	4613      	mov	r3, r2
 800a410:	713b      	strb	r3, [r7, #4]
	uint8_t i, m, temp, size2, chr1;
	uint8_t y0 = y;
 800a412:	79bb      	ldrb	r3, [r7, #6]
 800a414:	733b      	strb	r3, [r7, #12]
	size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2); // 得到字体一个字符对应点阵集所占的字节数
 800a416:	793b      	ldrb	r3, [r7, #4]
 800a418:	08db      	lsrs	r3, r3, #3
 800a41a:	b2db      	uxtb	r3, r3
 800a41c:	461a      	mov	r2, r3
 800a41e:	793b      	ldrb	r3, [r7, #4]
 800a420:	f003 0307 	and.w	r3, r3, #7
 800a424:	b2db      	uxtb	r3, r3
 800a426:	2b00      	cmp	r3, #0
 800a428:	bf14      	ite	ne
 800a42a:	2301      	movne	r3, #1
 800a42c:	2300      	moveq	r3, #0
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	4413      	add	r3, r2
 800a432:	b2da      	uxtb	r2, r3
 800a434:	793b      	ldrb	r3, [r7, #4]
 800a436:	085b      	lsrs	r3, r3, #1
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	fb12 f303 	smulbb	r3, r2, r3
 800a43e:	72fb      	strb	r3, [r7, #11]
	chr1 = chr - ' ';										   // 计算偏移后的值
 800a440:	797b      	ldrb	r3, [r7, #5]
 800a442:	3b20      	subs	r3, #32
 800a444:	72bb      	strb	r3, [r7, #10]
	for (i = 0; i < size2; i++)
 800a446:	2300      	movs	r3, #0
 800a448:	73fb      	strb	r3, [r7, #15]
 800a44a:	e057      	b.n	800a4fc <OLED_ShowChar+0x108>
	{
		if (size1 == 12)
 800a44c:	793b      	ldrb	r3, [r7, #4]
 800a44e:	2b0c      	cmp	r3, #12
 800a450:	d10b      	bne.n	800a46a <OLED_ShowChar+0x76>
		{
			temp = asc2_1206[chr1][i];
 800a452:	7aba      	ldrb	r2, [r7, #10]
 800a454:	7bf9      	ldrb	r1, [r7, #15]
 800a456:	482e      	ldr	r0, [pc, #184]	@ (800a510 <OLED_ShowChar+0x11c>)
 800a458:	4613      	mov	r3, r2
 800a45a:	005b      	lsls	r3, r3, #1
 800a45c:	4413      	add	r3, r2
 800a45e:	009b      	lsls	r3, r3, #2
 800a460:	4403      	add	r3, r0
 800a462:	440b      	add	r3, r1
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	737b      	strb	r3, [r7, #13]
 800a468:	e019      	b.n	800a49e <OLED_ShowChar+0xaa>
		} // 调用12 06字体
		else if (size1 == 16)
 800a46a:	793b      	ldrb	r3, [r7, #4]
 800a46c:	2b10      	cmp	r3, #16
 800a46e:	d108      	bne.n	800a482 <OLED_ShowChar+0x8e>
		{
			temp = asc2_1608[chr1][i];
 800a470:	7aba      	ldrb	r2, [r7, #10]
 800a472:	7bfb      	ldrb	r3, [r7, #15]
 800a474:	4927      	ldr	r1, [pc, #156]	@ (800a514 <OLED_ShowChar+0x120>)
 800a476:	0112      	lsls	r2, r2, #4
 800a478:	440a      	add	r2, r1
 800a47a:	4413      	add	r3, r2
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	737b      	strb	r3, [r7, #13]
 800a480:	e00d      	b.n	800a49e <OLED_ShowChar+0xaa>
		} // 调用16 08字体
		else if (size1 == 24)
 800a482:	793b      	ldrb	r3, [r7, #4]
 800a484:	2b18      	cmp	r3, #24
 800a486:	d13e      	bne.n	800a506 <OLED_ShowChar+0x112>
		{
			temp = asc2_2412[chr1][i];
 800a488:	7aba      	ldrb	r2, [r7, #10]
 800a48a:	7bf9      	ldrb	r1, [r7, #15]
 800a48c:	4822      	ldr	r0, [pc, #136]	@ (800a518 <OLED_ShowChar+0x124>)
 800a48e:	4613      	mov	r3, r2
 800a490:	00db      	lsls	r3, r3, #3
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4403      	add	r3, r0
 800a498:	440b      	add	r3, r1
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	737b      	strb	r3, [r7, #13]
		} // 调用24 12字体
		else
			return;
		for (m = 0; m < 8; m++) // 写入数据
 800a49e:	2300      	movs	r3, #0
 800a4a0:	73bb      	strb	r3, [r7, #14]
 800a4a2:	e025      	b.n	800a4f0 <OLED_ShowChar+0xfc>
		{
			if (temp & 0x80)
 800a4a4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	da06      	bge.n	800a4ba <OLED_ShowChar+0xc6>
				OLED_DrawPoint(x, y);
 800a4ac:	79ba      	ldrb	r2, [r7, #6]
 800a4ae:	79fb      	ldrb	r3, [r7, #7]
 800a4b0:	4611      	mov	r1, r2
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7ff ff20 	bl	800a2f8 <OLED_DrawPoint>
 800a4b8:	e005      	b.n	800a4c6 <OLED_ShowChar+0xd2>
			else
				OLED_ClearPoint(x, y);
 800a4ba:	79ba      	ldrb	r2, [r7, #6]
 800a4bc:	79fb      	ldrb	r3, [r7, #7]
 800a4be:	4611      	mov	r1, r2
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f7ff ff47 	bl	800a354 <OLED_ClearPoint>
			temp <<= 1;
 800a4c6:	7b7b      	ldrb	r3, [r7, #13]
 800a4c8:	005b      	lsls	r3, r3, #1
 800a4ca:	737b      	strb	r3, [r7, #13]
			y++;
 800a4cc:	79bb      	ldrb	r3, [r7, #6]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size1)
 800a4d2:	79ba      	ldrb	r2, [r7, #6]
 800a4d4:	7b3b      	ldrb	r3, [r7, #12]
 800a4d6:	1ad2      	subs	r2, r2, r3
 800a4d8:	793b      	ldrb	r3, [r7, #4]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d105      	bne.n	800a4ea <OLED_ShowChar+0xf6>
			{
				y = y0;
 800a4de:	7b3b      	ldrb	r3, [r7, #12]
 800a4e0:	71bb      	strb	r3, [r7, #6]
				x++;
 800a4e2:	79fb      	ldrb	r3, [r7, #7]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	71fb      	strb	r3, [r7, #7]
				break;
 800a4e8:	e005      	b.n	800a4f6 <OLED_ShowChar+0x102>
		for (m = 0; m < 8; m++) // 写入数据
 800a4ea:	7bbb      	ldrb	r3, [r7, #14]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	73bb      	strb	r3, [r7, #14]
 800a4f0:	7bbb      	ldrb	r3, [r7, #14]
 800a4f2:	2b07      	cmp	r3, #7
 800a4f4:	d9d6      	bls.n	800a4a4 <OLED_ShowChar+0xb0>
	for (i = 0; i < size2; i++)
 800a4f6:	7bfb      	ldrb	r3, [r7, #15]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	73fb      	strb	r3, [r7, #15]
 800a4fc:	7bfa      	ldrb	r2, [r7, #15]
 800a4fe:	7afb      	ldrb	r3, [r7, #11]
 800a500:	429a      	cmp	r2, r3
 800a502:	d3a3      	bcc.n	800a44c <OLED_ShowChar+0x58>
 800a504:	e000      	b.n	800a508 <OLED_ShowChar+0x114>
			return;
 800a506:	bf00      	nop
			}
		}
	}
}
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd90      	pop	{r4, r7, pc}
 800a50e:	bf00      	nop
 800a510:	0800d35c 	.word	0x0800d35c
 800a514:	0800d7d0 	.word	0x0800d7d0
 800a518:	0800ddc0 	.word	0x0800ddc0

0800a51c <OLED_ShowString>:
// 显示字符串
// x,y:起点坐标
// size1:字体大小
//*chr:字符串起始地址
void OLED_ShowString(uint8_t x, uint8_t y, uint8_t *chr, uint8_t size1)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
 800a522:	603a      	str	r2, [r7, #0]
 800a524:	461a      	mov	r2, r3
 800a526:	4603      	mov	r3, r0
 800a528:	71fb      	strb	r3, [r7, #7]
 800a52a:	460b      	mov	r3, r1
 800a52c:	71bb      	strb	r3, [r7, #6]
 800a52e:	4613      	mov	r3, r2
 800a530:	717b      	strb	r3, [r7, #5]
	while ((*chr >= ' ') && (*chr <= '~')) // 判断是不是非法字符!
 800a532:	e01b      	b.n	800a56c <OLED_ShowString+0x50>
	{
		OLED_ShowChar(x, y, *chr, size1);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	781a      	ldrb	r2, [r3, #0]
 800a538:	797b      	ldrb	r3, [r7, #5]
 800a53a:	79b9      	ldrb	r1, [r7, #6]
 800a53c:	79f8      	ldrb	r0, [r7, #7]
 800a53e:	f7ff ff59 	bl	800a3f4 <OLED_ShowChar>
		x += size1 / 2;
 800a542:	797b      	ldrb	r3, [r7, #5]
 800a544:	085b      	lsrs	r3, r3, #1
 800a546:	b2da      	uxtb	r2, r3
 800a548:	79fb      	ldrb	r3, [r7, #7]
 800a54a:	4413      	add	r3, r2
 800a54c:	71fb      	strb	r3, [r7, #7]
		if (x > 128 - size1) // 换行
 800a54e:	79fa      	ldrb	r2, [r7, #7]
 800a550:	797b      	ldrb	r3, [r7, #5]
 800a552:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800a556:	429a      	cmp	r2, r3
 800a558:	dd05      	ble.n	800a566 <OLED_ShowString+0x4a>
		{
			x = 2; // x=0
 800a55a:	2302      	movs	r3, #2
 800a55c:	71fb      	strb	r3, [r7, #7]
			y += size1;
 800a55e:	79ba      	ldrb	r2, [r7, #6]
 800a560:	797b      	ldrb	r3, [r7, #5]
 800a562:	4413      	add	r3, r2
 800a564:	71bb      	strb	r3, [r7, #6]
		}
		chr++;
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	3301      	adds	r3, #1
 800a56a:	603b      	str	r3, [r7, #0]
	while ((*chr >= ' ') && (*chr <= '~')) // 判断是不是非法字符!
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	2b1f      	cmp	r3, #31
 800a572:	d903      	bls.n	800a57c <OLED_ShowString+0x60>
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	2b7e      	cmp	r3, #126	@ 0x7e
 800a57a:	d9db      	bls.n	800a534 <OLED_ShowString+0x18>
	}
}
 800a57c:	bf00      	nop
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <OLED_Init>:
	OLED_ShowString(2, 2, str, 12);
	OLED_Refresh();
}
// OLED的初始化
void OLED_Init(void)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	af00      	add	r7, sp, #0

	OLED_RES_Clr();
 800a588:	2200      	movs	r2, #0
 800a58a:	2120      	movs	r1, #32
 800a58c:	483f      	ldr	r0, [pc, #252]	@ (800a68c <OLED_Init+0x108>)
 800a58e:	f7f7 fc4d 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800a592:	20c8      	movs	r0, #200	@ 0xc8
 800a594:	f7f7 f912 	bl	80017bc <HAL_Delay>
	OLED_RES_Set();
 800a598:	2201      	movs	r2, #1
 800a59a:	2120      	movs	r1, #32
 800a59c:	483b      	ldr	r0, [pc, #236]	@ (800a68c <OLED_Init+0x108>)
 800a59e:	f7f7 fc45 	bl	8001e2c <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); //--turn off oled panel
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	20ae      	movs	r0, #174	@ 0xae
 800a5a6:	f7ff fe11 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x00, OLED_CMD); //---set low column address
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	2000      	movs	r0, #0
 800a5ae:	f7ff fe0d 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x10, OLED_CMD); //---set high column address
 800a5b2:	2100      	movs	r1, #0
 800a5b4:	2010      	movs	r0, #16
 800a5b6:	f7ff fe09 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	2040      	movs	r0, #64	@ 0x40
 800a5be:	f7ff fe05 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x81, OLED_CMD); //--set contrast control register
 800a5c2:	2100      	movs	r1, #0
 800a5c4:	2081      	movs	r0, #129	@ 0x81
 800a5c6:	f7ff fe01 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xCF, OLED_CMD); // Set SEG Output Current Brightness
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	20cf      	movs	r0, #207	@ 0xcf
 800a5ce:	f7ff fdfd 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); //--Set SEG/Column Mapping     0xa0左右反置 0xa1正常
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	20a1      	movs	r0, #161	@ 0xa1
 800a5d6:	f7ff fdf9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xC8, OLED_CMD); // Set COM/Row Scan Direction   0xc0上下反置 0xc8正常
 800a5da:	2100      	movs	r1, #0
 800a5dc:	20c8      	movs	r0, #200	@ 0xc8
 800a5de:	f7ff fdf5 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); //--set normal display
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	20a6      	movs	r0, #166	@ 0xa6
 800a5e6:	f7ff fdf1 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); //--set multiplex ratio(1 to 64)
 800a5ea:	2100      	movs	r1, #0
 800a5ec:	20a8      	movs	r0, #168	@ 0xa8
 800a5ee:	f7ff fded 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x3f, OLED_CMD); //--1/64 duty
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	203f      	movs	r0, #63	@ 0x3f
 800a5f6:	f7ff fde9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	20d3      	movs	r0, #211	@ 0xd3
 800a5fe:	f7ff fde5 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x00, OLED_CMD); //-not offset
 800a602:	2100      	movs	r1, #0
 800a604:	2000      	movs	r0, #0
 800a606:	f7ff fde1 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xd5, OLED_CMD); //--set display clock divide ratio/oscillator frequency
 800a60a:	2100      	movs	r1, #0
 800a60c:	20d5      	movs	r0, #213	@ 0xd5
 800a60e:	f7ff fddd 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x80, OLED_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 800a612:	2100      	movs	r1, #0
 800a614:	2080      	movs	r0, #128	@ 0x80
 800a616:	f7ff fdd9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); //--set pre-charge period
 800a61a:	2100      	movs	r1, #0
 800a61c:	20d9      	movs	r0, #217	@ 0xd9
 800a61e:	f7ff fdd5 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xF1, OLED_CMD); // Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 800a622:	2100      	movs	r1, #0
 800a624:	20f1      	movs	r0, #241	@ 0xf1
 800a626:	f7ff fdd1 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); //--set com pins hardware configuration
 800a62a:	2100      	movs	r1, #0
 800a62c:	20da      	movs	r0, #218	@ 0xda
 800a62e:	f7ff fdcd 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD);
 800a632:	2100      	movs	r1, #0
 800a634:	2012      	movs	r0, #18
 800a636:	f7ff fdc9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); //--set vcomh
 800a63a:	2100      	movs	r1, #0
 800a63c:	20db      	movs	r0, #219	@ 0xdb
 800a63e:	f7ff fdc5 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD); // Set VCOM Deselect Level
 800a642:	2100      	movs	r1, #0
 800a644:	2040      	movs	r0, #64	@ 0x40
 800a646:	f7ff fdc1 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 800a64a:	2100      	movs	r1, #0
 800a64c:	2020      	movs	r0, #32
 800a64e:	f7ff fdbd 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); //
 800a652:	2100      	movs	r1, #0
 800a654:	2002      	movs	r0, #2
 800a656:	f7ff fdb9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x8D, OLED_CMD); //--set Charge Pump enable/disable
 800a65a:	2100      	movs	r1, #0
 800a65c:	208d      	movs	r0, #141	@ 0x8d
 800a65e:	f7ff fdb5 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); //--set(0x10) disable
 800a662:	2100      	movs	r1, #0
 800a664:	2014      	movs	r0, #20
 800a666:	f7ff fdb1 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA4, OLED_CMD); // Disable Entire Display On (0xa4/0xa5)
 800a66a:	2100      	movs	r1, #0
 800a66c:	20a4      	movs	r0, #164	@ 0xa4
 800a66e:	f7ff fdad 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Disable Inverse Display On (0xa6/a7)
 800a672:	2100      	movs	r1, #0
 800a674:	20a6      	movs	r0, #166	@ 0xa6
 800a676:	f7ff fda9 	bl	800a1cc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD);
 800a67a:	2100      	movs	r1, #0
 800a67c:	20af      	movs	r0, #175	@ 0xaf
 800a67e:	f7ff fda5 	bl	800a1cc <OLED_WR_Byte>
	OLED_Clear();
 800a682:	f7ff fe13 	bl	800a2ac <OLED_Clear>
}
 800a686:	bf00      	nop
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	58020800 	.word	0x58020800

0800a690 <__cvt>:
 800a690:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a692:	ed2d 8b02 	vpush	{d8}
 800a696:	eeb0 8b40 	vmov.f64	d8, d0
 800a69a:	b085      	sub	sp, #20
 800a69c:	4617      	mov	r7, r2
 800a69e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a6a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a6a2:	ee18 2a90 	vmov	r2, s17
 800a6a6:	f025 0520 	bic.w	r5, r5, #32
 800a6aa:	2a00      	cmp	r2, #0
 800a6ac:	bfb6      	itet	lt
 800a6ae:	222d      	movlt	r2, #45	@ 0x2d
 800a6b0:	2200      	movge	r2, #0
 800a6b2:	eeb1 8b40 	vneglt.f64	d8, d0
 800a6b6:	2d46      	cmp	r5, #70	@ 0x46
 800a6b8:	460c      	mov	r4, r1
 800a6ba:	701a      	strb	r2, [r3, #0]
 800a6bc:	d004      	beq.n	800a6c8 <__cvt+0x38>
 800a6be:	2d45      	cmp	r5, #69	@ 0x45
 800a6c0:	d100      	bne.n	800a6c4 <__cvt+0x34>
 800a6c2:	3401      	adds	r4, #1
 800a6c4:	2102      	movs	r1, #2
 800a6c6:	e000      	b.n	800a6ca <__cvt+0x3a>
 800a6c8:	2103      	movs	r1, #3
 800a6ca:	ab03      	add	r3, sp, #12
 800a6cc:	9301      	str	r3, [sp, #4]
 800a6ce:	ab02      	add	r3, sp, #8
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	4622      	mov	r2, r4
 800a6d4:	4633      	mov	r3, r6
 800a6d6:	eeb0 0b48 	vmov.f64	d0, d8
 800a6da:	f000 fe4d 	bl	800b378 <_dtoa_r>
 800a6de:	2d47      	cmp	r5, #71	@ 0x47
 800a6e0:	d114      	bne.n	800a70c <__cvt+0x7c>
 800a6e2:	07fb      	lsls	r3, r7, #31
 800a6e4:	d50a      	bpl.n	800a6fc <__cvt+0x6c>
 800a6e6:	1902      	adds	r2, r0, r4
 800a6e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f0:	bf08      	it	eq
 800a6f2:	9203      	streq	r2, [sp, #12]
 800a6f4:	2130      	movs	r1, #48	@ 0x30
 800a6f6:	9b03      	ldr	r3, [sp, #12]
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d319      	bcc.n	800a730 <__cvt+0xa0>
 800a6fc:	9b03      	ldr	r3, [sp, #12]
 800a6fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a700:	1a1b      	subs	r3, r3, r0
 800a702:	6013      	str	r3, [r2, #0]
 800a704:	b005      	add	sp, #20
 800a706:	ecbd 8b02 	vpop	{d8}
 800a70a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a70c:	2d46      	cmp	r5, #70	@ 0x46
 800a70e:	eb00 0204 	add.w	r2, r0, r4
 800a712:	d1e9      	bne.n	800a6e8 <__cvt+0x58>
 800a714:	7803      	ldrb	r3, [r0, #0]
 800a716:	2b30      	cmp	r3, #48	@ 0x30
 800a718:	d107      	bne.n	800a72a <__cvt+0x9a>
 800a71a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a722:	bf1c      	itt	ne
 800a724:	f1c4 0401 	rsbne	r4, r4, #1
 800a728:	6034      	strne	r4, [r6, #0]
 800a72a:	6833      	ldr	r3, [r6, #0]
 800a72c:	441a      	add	r2, r3
 800a72e:	e7db      	b.n	800a6e8 <__cvt+0x58>
 800a730:	1c5c      	adds	r4, r3, #1
 800a732:	9403      	str	r4, [sp, #12]
 800a734:	7019      	strb	r1, [r3, #0]
 800a736:	e7de      	b.n	800a6f6 <__cvt+0x66>

0800a738 <__exponent>:
 800a738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a73a:	2900      	cmp	r1, #0
 800a73c:	bfba      	itte	lt
 800a73e:	4249      	neglt	r1, r1
 800a740:	232d      	movlt	r3, #45	@ 0x2d
 800a742:	232b      	movge	r3, #43	@ 0x2b
 800a744:	2909      	cmp	r1, #9
 800a746:	7002      	strb	r2, [r0, #0]
 800a748:	7043      	strb	r3, [r0, #1]
 800a74a:	dd29      	ble.n	800a7a0 <__exponent+0x68>
 800a74c:	f10d 0307 	add.w	r3, sp, #7
 800a750:	461d      	mov	r5, r3
 800a752:	270a      	movs	r7, #10
 800a754:	461a      	mov	r2, r3
 800a756:	fbb1 f6f7 	udiv	r6, r1, r7
 800a75a:	fb07 1416 	mls	r4, r7, r6, r1
 800a75e:	3430      	adds	r4, #48	@ 0x30
 800a760:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a764:	460c      	mov	r4, r1
 800a766:	2c63      	cmp	r4, #99	@ 0x63
 800a768:	f103 33ff 	add.w	r3, r3, #4294967295
 800a76c:	4631      	mov	r1, r6
 800a76e:	dcf1      	bgt.n	800a754 <__exponent+0x1c>
 800a770:	3130      	adds	r1, #48	@ 0x30
 800a772:	1e94      	subs	r4, r2, #2
 800a774:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a778:	1c41      	adds	r1, r0, #1
 800a77a:	4623      	mov	r3, r4
 800a77c:	42ab      	cmp	r3, r5
 800a77e:	d30a      	bcc.n	800a796 <__exponent+0x5e>
 800a780:	f10d 0309 	add.w	r3, sp, #9
 800a784:	1a9b      	subs	r3, r3, r2
 800a786:	42ac      	cmp	r4, r5
 800a788:	bf88      	it	hi
 800a78a:	2300      	movhi	r3, #0
 800a78c:	3302      	adds	r3, #2
 800a78e:	4403      	add	r3, r0
 800a790:	1a18      	subs	r0, r3, r0
 800a792:	b003      	add	sp, #12
 800a794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a796:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a79a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a79e:	e7ed      	b.n	800a77c <__exponent+0x44>
 800a7a0:	2330      	movs	r3, #48	@ 0x30
 800a7a2:	3130      	adds	r1, #48	@ 0x30
 800a7a4:	7083      	strb	r3, [r0, #2]
 800a7a6:	70c1      	strb	r1, [r0, #3]
 800a7a8:	1d03      	adds	r3, r0, #4
 800a7aa:	e7f1      	b.n	800a790 <__exponent+0x58>
 800a7ac:	0000      	movs	r0, r0
	...

0800a7b0 <_printf_float>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	b08d      	sub	sp, #52	@ 0x34
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a7bc:	4616      	mov	r6, r2
 800a7be:	461f      	mov	r7, r3
 800a7c0:	4605      	mov	r5, r0
 800a7c2:	f000 fccb 	bl	800b15c <_localeconv_r>
 800a7c6:	f8d0 b000 	ldr.w	fp, [r0]
 800a7ca:	4658      	mov	r0, fp
 800a7cc:	f7f5 fdd8 	bl	8000380 <strlen>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a7d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a7dc:	6822      	ldr	r2, [r4, #0]
 800a7de:	9005      	str	r0, [sp, #20]
 800a7e0:	3307      	adds	r3, #7
 800a7e2:	f023 0307 	bic.w	r3, r3, #7
 800a7e6:	f103 0108 	add.w	r1, r3, #8
 800a7ea:	f8c8 1000 	str.w	r1, [r8]
 800a7ee:	ed93 0b00 	vldr	d0, [r3]
 800a7f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800aa50 <_printf_float+0x2a0>
 800a7f6:	eeb0 7bc0 	vabs.f64	d7, d0
 800a7fa:	eeb4 7b46 	vcmp.f64	d7, d6
 800a7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a802:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a806:	dd24      	ble.n	800a852 <_printf_float+0xa2>
 800a808:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a80c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a810:	d502      	bpl.n	800a818 <_printf_float+0x68>
 800a812:	232d      	movs	r3, #45	@ 0x2d
 800a814:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a818:	498f      	ldr	r1, [pc, #572]	@ (800aa58 <_printf_float+0x2a8>)
 800a81a:	4b90      	ldr	r3, [pc, #576]	@ (800aa5c <_printf_float+0x2ac>)
 800a81c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a820:	bf94      	ite	ls
 800a822:	4688      	movls	r8, r1
 800a824:	4698      	movhi	r8, r3
 800a826:	f022 0204 	bic.w	r2, r2, #4
 800a82a:	2303      	movs	r3, #3
 800a82c:	6123      	str	r3, [r4, #16]
 800a82e:	6022      	str	r2, [r4, #0]
 800a830:	f04f 0a00 	mov.w	sl, #0
 800a834:	9700      	str	r7, [sp, #0]
 800a836:	4633      	mov	r3, r6
 800a838:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a83a:	4621      	mov	r1, r4
 800a83c:	4628      	mov	r0, r5
 800a83e:	f000 f9d1 	bl	800abe4 <_printf_common>
 800a842:	3001      	adds	r0, #1
 800a844:	f040 8089 	bne.w	800a95a <_printf_float+0x1aa>
 800a848:	f04f 30ff 	mov.w	r0, #4294967295
 800a84c:	b00d      	add	sp, #52	@ 0x34
 800a84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a852:	eeb4 0b40 	vcmp.f64	d0, d0
 800a856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a85a:	d709      	bvc.n	800a870 <_printf_float+0xc0>
 800a85c:	ee10 3a90 	vmov	r3, s1
 800a860:	2b00      	cmp	r3, #0
 800a862:	bfbc      	itt	lt
 800a864:	232d      	movlt	r3, #45	@ 0x2d
 800a866:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a86a:	497d      	ldr	r1, [pc, #500]	@ (800aa60 <_printf_float+0x2b0>)
 800a86c:	4b7d      	ldr	r3, [pc, #500]	@ (800aa64 <_printf_float+0x2b4>)
 800a86e:	e7d5      	b.n	800a81c <_printf_float+0x6c>
 800a870:	6863      	ldr	r3, [r4, #4]
 800a872:	1c59      	adds	r1, r3, #1
 800a874:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a878:	d139      	bne.n	800a8ee <_printf_float+0x13e>
 800a87a:	2306      	movs	r3, #6
 800a87c:	6063      	str	r3, [r4, #4]
 800a87e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a882:	2300      	movs	r3, #0
 800a884:	6022      	str	r2, [r4, #0]
 800a886:	9303      	str	r3, [sp, #12]
 800a888:	ab0a      	add	r3, sp, #40	@ 0x28
 800a88a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a88e:	ab09      	add	r3, sp, #36	@ 0x24
 800a890:	9300      	str	r3, [sp, #0]
 800a892:	6861      	ldr	r1, [r4, #4]
 800a894:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a898:	4628      	mov	r0, r5
 800a89a:	f7ff fef9 	bl	800a690 <__cvt>
 800a89e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a8a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8a4:	4680      	mov	r8, r0
 800a8a6:	d129      	bne.n	800a8fc <_printf_float+0x14c>
 800a8a8:	1cc8      	adds	r0, r1, #3
 800a8aa:	db02      	blt.n	800a8b2 <_printf_float+0x102>
 800a8ac:	6863      	ldr	r3, [r4, #4]
 800a8ae:	4299      	cmp	r1, r3
 800a8b0:	dd41      	ble.n	800a936 <_printf_float+0x186>
 800a8b2:	f1a9 0902 	sub.w	r9, r9, #2
 800a8b6:	fa5f f989 	uxtb.w	r9, r9
 800a8ba:	3901      	subs	r1, #1
 800a8bc:	464a      	mov	r2, r9
 800a8be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a8c2:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8c4:	f7ff ff38 	bl	800a738 <__exponent>
 800a8c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8ca:	1813      	adds	r3, r2, r0
 800a8cc:	2a01      	cmp	r2, #1
 800a8ce:	4682      	mov	sl, r0
 800a8d0:	6123      	str	r3, [r4, #16]
 800a8d2:	dc02      	bgt.n	800a8da <_printf_float+0x12a>
 800a8d4:	6822      	ldr	r2, [r4, #0]
 800a8d6:	07d2      	lsls	r2, r2, #31
 800a8d8:	d501      	bpl.n	800a8de <_printf_float+0x12e>
 800a8da:	3301      	adds	r3, #1
 800a8dc:	6123      	str	r3, [r4, #16]
 800a8de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d0a6      	beq.n	800a834 <_printf_float+0x84>
 800a8e6:	232d      	movs	r3, #45	@ 0x2d
 800a8e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8ec:	e7a2      	b.n	800a834 <_printf_float+0x84>
 800a8ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a8f2:	d1c4      	bne.n	800a87e <_printf_float+0xce>
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1c2      	bne.n	800a87e <_printf_float+0xce>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e7bf      	b.n	800a87c <_printf_float+0xcc>
 800a8fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a900:	d9db      	bls.n	800a8ba <_printf_float+0x10a>
 800a902:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a906:	d118      	bne.n	800a93a <_printf_float+0x18a>
 800a908:	2900      	cmp	r1, #0
 800a90a:	6863      	ldr	r3, [r4, #4]
 800a90c:	dd0b      	ble.n	800a926 <_printf_float+0x176>
 800a90e:	6121      	str	r1, [r4, #16]
 800a910:	b913      	cbnz	r3, 800a918 <_printf_float+0x168>
 800a912:	6822      	ldr	r2, [r4, #0]
 800a914:	07d0      	lsls	r0, r2, #31
 800a916:	d502      	bpl.n	800a91e <_printf_float+0x16e>
 800a918:	3301      	adds	r3, #1
 800a91a:	440b      	add	r3, r1
 800a91c:	6123      	str	r3, [r4, #16]
 800a91e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a920:	f04f 0a00 	mov.w	sl, #0
 800a924:	e7db      	b.n	800a8de <_printf_float+0x12e>
 800a926:	b913      	cbnz	r3, 800a92e <_printf_float+0x17e>
 800a928:	6822      	ldr	r2, [r4, #0]
 800a92a:	07d2      	lsls	r2, r2, #31
 800a92c:	d501      	bpl.n	800a932 <_printf_float+0x182>
 800a92e:	3302      	adds	r3, #2
 800a930:	e7f4      	b.n	800a91c <_printf_float+0x16c>
 800a932:	2301      	movs	r3, #1
 800a934:	e7f2      	b.n	800a91c <_printf_float+0x16c>
 800a936:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a93a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a93c:	4299      	cmp	r1, r3
 800a93e:	db05      	blt.n	800a94c <_printf_float+0x19c>
 800a940:	6823      	ldr	r3, [r4, #0]
 800a942:	6121      	str	r1, [r4, #16]
 800a944:	07d8      	lsls	r0, r3, #31
 800a946:	d5ea      	bpl.n	800a91e <_printf_float+0x16e>
 800a948:	1c4b      	adds	r3, r1, #1
 800a94a:	e7e7      	b.n	800a91c <_printf_float+0x16c>
 800a94c:	2900      	cmp	r1, #0
 800a94e:	bfd4      	ite	le
 800a950:	f1c1 0202 	rsble	r2, r1, #2
 800a954:	2201      	movgt	r2, #1
 800a956:	4413      	add	r3, r2
 800a958:	e7e0      	b.n	800a91c <_printf_float+0x16c>
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	055a      	lsls	r2, r3, #21
 800a95e:	d407      	bmi.n	800a970 <_printf_float+0x1c0>
 800a960:	6923      	ldr	r3, [r4, #16]
 800a962:	4642      	mov	r2, r8
 800a964:	4631      	mov	r1, r6
 800a966:	4628      	mov	r0, r5
 800a968:	47b8      	blx	r7
 800a96a:	3001      	adds	r0, #1
 800a96c:	d12a      	bne.n	800a9c4 <_printf_float+0x214>
 800a96e:	e76b      	b.n	800a848 <_printf_float+0x98>
 800a970:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a974:	f240 80e0 	bls.w	800ab38 <_printf_float+0x388>
 800a978:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a97c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a984:	d133      	bne.n	800a9ee <_printf_float+0x23e>
 800a986:	4a38      	ldr	r2, [pc, #224]	@ (800aa68 <_printf_float+0x2b8>)
 800a988:	2301      	movs	r3, #1
 800a98a:	4631      	mov	r1, r6
 800a98c:	4628      	mov	r0, r5
 800a98e:	47b8      	blx	r7
 800a990:	3001      	adds	r0, #1
 800a992:	f43f af59 	beq.w	800a848 <_printf_float+0x98>
 800a996:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a99a:	4543      	cmp	r3, r8
 800a99c:	db02      	blt.n	800a9a4 <_printf_float+0x1f4>
 800a99e:	6823      	ldr	r3, [r4, #0]
 800a9a0:	07d8      	lsls	r0, r3, #31
 800a9a2:	d50f      	bpl.n	800a9c4 <_printf_float+0x214>
 800a9a4:	9b05      	ldr	r3, [sp, #20]
 800a9a6:	465a      	mov	r2, fp
 800a9a8:	4631      	mov	r1, r6
 800a9aa:	4628      	mov	r0, r5
 800a9ac:	47b8      	blx	r7
 800a9ae:	3001      	adds	r0, #1
 800a9b0:	f43f af4a 	beq.w	800a848 <_printf_float+0x98>
 800a9b4:	f04f 0900 	mov.w	r9, #0
 800a9b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9bc:	f104 0a1a 	add.w	sl, r4, #26
 800a9c0:	45c8      	cmp	r8, r9
 800a9c2:	dc09      	bgt.n	800a9d8 <_printf_float+0x228>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	079b      	lsls	r3, r3, #30
 800a9c8:	f100 8107 	bmi.w	800abda <_printf_float+0x42a>
 800a9cc:	68e0      	ldr	r0, [r4, #12]
 800a9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9d0:	4298      	cmp	r0, r3
 800a9d2:	bfb8      	it	lt
 800a9d4:	4618      	movlt	r0, r3
 800a9d6:	e739      	b.n	800a84c <_printf_float+0x9c>
 800a9d8:	2301      	movs	r3, #1
 800a9da:	4652      	mov	r2, sl
 800a9dc:	4631      	mov	r1, r6
 800a9de:	4628      	mov	r0, r5
 800a9e0:	47b8      	blx	r7
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	f43f af30 	beq.w	800a848 <_printf_float+0x98>
 800a9e8:	f109 0901 	add.w	r9, r9, #1
 800a9ec:	e7e8      	b.n	800a9c0 <_printf_float+0x210>
 800a9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dc3b      	bgt.n	800aa6c <_printf_float+0x2bc>
 800a9f4:	4a1c      	ldr	r2, [pc, #112]	@ (800aa68 <_printf_float+0x2b8>)
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	47b8      	blx	r7
 800a9fe:	3001      	adds	r0, #1
 800aa00:	f43f af22 	beq.w	800a848 <_printf_float+0x98>
 800aa04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa08:	ea59 0303 	orrs.w	r3, r9, r3
 800aa0c:	d102      	bne.n	800aa14 <_printf_float+0x264>
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	07d9      	lsls	r1, r3, #31
 800aa12:	d5d7      	bpl.n	800a9c4 <_printf_float+0x214>
 800aa14:	9b05      	ldr	r3, [sp, #20]
 800aa16:	465a      	mov	r2, fp
 800aa18:	4631      	mov	r1, r6
 800aa1a:	4628      	mov	r0, r5
 800aa1c:	47b8      	blx	r7
 800aa1e:	3001      	adds	r0, #1
 800aa20:	f43f af12 	beq.w	800a848 <_printf_float+0x98>
 800aa24:	f04f 0a00 	mov.w	sl, #0
 800aa28:	f104 0b1a 	add.w	fp, r4, #26
 800aa2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa2e:	425b      	negs	r3, r3
 800aa30:	4553      	cmp	r3, sl
 800aa32:	dc01      	bgt.n	800aa38 <_printf_float+0x288>
 800aa34:	464b      	mov	r3, r9
 800aa36:	e794      	b.n	800a962 <_printf_float+0x1b2>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	465a      	mov	r2, fp
 800aa3c:	4631      	mov	r1, r6
 800aa3e:	4628      	mov	r0, r5
 800aa40:	47b8      	blx	r7
 800aa42:	3001      	adds	r0, #1
 800aa44:	f43f af00 	beq.w	800a848 <_printf_float+0x98>
 800aa48:	f10a 0a01 	add.w	sl, sl, #1
 800aa4c:	e7ee      	b.n	800aa2c <_printf_float+0x27c>
 800aa4e:	bf00      	nop
 800aa50:	ffffffff 	.word	0xffffffff
 800aa54:	7fefffff 	.word	0x7fefffff
 800aa58:	0800eb20 	.word	0x0800eb20
 800aa5c:	0800eb24 	.word	0x0800eb24
 800aa60:	0800eb28 	.word	0x0800eb28
 800aa64:	0800eb2c 	.word	0x0800eb2c
 800aa68:	0800eb30 	.word	0x0800eb30
 800aa6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa72:	4553      	cmp	r3, sl
 800aa74:	bfa8      	it	ge
 800aa76:	4653      	movge	r3, sl
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	4699      	mov	r9, r3
 800aa7c:	dc37      	bgt.n	800aaee <_printf_float+0x33e>
 800aa7e:	2300      	movs	r3, #0
 800aa80:	9307      	str	r3, [sp, #28]
 800aa82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa86:	f104 021a 	add.w	r2, r4, #26
 800aa8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa8c:	9907      	ldr	r1, [sp, #28]
 800aa8e:	9306      	str	r3, [sp, #24]
 800aa90:	eba3 0309 	sub.w	r3, r3, r9
 800aa94:	428b      	cmp	r3, r1
 800aa96:	dc31      	bgt.n	800aafc <_printf_float+0x34c>
 800aa98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa9a:	459a      	cmp	sl, r3
 800aa9c:	dc3b      	bgt.n	800ab16 <_printf_float+0x366>
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	07da      	lsls	r2, r3, #31
 800aaa2:	d438      	bmi.n	800ab16 <_printf_float+0x366>
 800aaa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa6:	ebaa 0903 	sub.w	r9, sl, r3
 800aaaa:	9b06      	ldr	r3, [sp, #24]
 800aaac:	ebaa 0303 	sub.w	r3, sl, r3
 800aab0:	4599      	cmp	r9, r3
 800aab2:	bfa8      	it	ge
 800aab4:	4699      	movge	r9, r3
 800aab6:	f1b9 0f00 	cmp.w	r9, #0
 800aaba:	dc34      	bgt.n	800ab26 <_printf_float+0x376>
 800aabc:	f04f 0800 	mov.w	r8, #0
 800aac0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aac4:	f104 0b1a 	add.w	fp, r4, #26
 800aac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaca:	ebaa 0303 	sub.w	r3, sl, r3
 800aace:	eba3 0309 	sub.w	r3, r3, r9
 800aad2:	4543      	cmp	r3, r8
 800aad4:	f77f af76 	ble.w	800a9c4 <_printf_float+0x214>
 800aad8:	2301      	movs	r3, #1
 800aada:	465a      	mov	r2, fp
 800aadc:	4631      	mov	r1, r6
 800aade:	4628      	mov	r0, r5
 800aae0:	47b8      	blx	r7
 800aae2:	3001      	adds	r0, #1
 800aae4:	f43f aeb0 	beq.w	800a848 <_printf_float+0x98>
 800aae8:	f108 0801 	add.w	r8, r8, #1
 800aaec:	e7ec      	b.n	800aac8 <_printf_float+0x318>
 800aaee:	4642      	mov	r2, r8
 800aaf0:	4631      	mov	r1, r6
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	47b8      	blx	r7
 800aaf6:	3001      	adds	r0, #1
 800aaf8:	d1c1      	bne.n	800aa7e <_printf_float+0x2ce>
 800aafa:	e6a5      	b.n	800a848 <_printf_float+0x98>
 800aafc:	2301      	movs	r3, #1
 800aafe:	4631      	mov	r1, r6
 800ab00:	4628      	mov	r0, r5
 800ab02:	9206      	str	r2, [sp, #24]
 800ab04:	47b8      	blx	r7
 800ab06:	3001      	adds	r0, #1
 800ab08:	f43f ae9e 	beq.w	800a848 <_printf_float+0x98>
 800ab0c:	9b07      	ldr	r3, [sp, #28]
 800ab0e:	9a06      	ldr	r2, [sp, #24]
 800ab10:	3301      	adds	r3, #1
 800ab12:	9307      	str	r3, [sp, #28]
 800ab14:	e7b9      	b.n	800aa8a <_printf_float+0x2da>
 800ab16:	9b05      	ldr	r3, [sp, #20]
 800ab18:	465a      	mov	r2, fp
 800ab1a:	4631      	mov	r1, r6
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	47b8      	blx	r7
 800ab20:	3001      	adds	r0, #1
 800ab22:	d1bf      	bne.n	800aaa4 <_printf_float+0x2f4>
 800ab24:	e690      	b.n	800a848 <_printf_float+0x98>
 800ab26:	9a06      	ldr	r2, [sp, #24]
 800ab28:	464b      	mov	r3, r9
 800ab2a:	4442      	add	r2, r8
 800ab2c:	4631      	mov	r1, r6
 800ab2e:	4628      	mov	r0, r5
 800ab30:	47b8      	blx	r7
 800ab32:	3001      	adds	r0, #1
 800ab34:	d1c2      	bne.n	800aabc <_printf_float+0x30c>
 800ab36:	e687      	b.n	800a848 <_printf_float+0x98>
 800ab38:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800ab3c:	f1b9 0f01 	cmp.w	r9, #1
 800ab40:	dc01      	bgt.n	800ab46 <_printf_float+0x396>
 800ab42:	07db      	lsls	r3, r3, #31
 800ab44:	d536      	bpl.n	800abb4 <_printf_float+0x404>
 800ab46:	2301      	movs	r3, #1
 800ab48:	4642      	mov	r2, r8
 800ab4a:	4631      	mov	r1, r6
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	47b8      	blx	r7
 800ab50:	3001      	adds	r0, #1
 800ab52:	f43f ae79 	beq.w	800a848 <_printf_float+0x98>
 800ab56:	9b05      	ldr	r3, [sp, #20]
 800ab58:	465a      	mov	r2, fp
 800ab5a:	4631      	mov	r1, r6
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	47b8      	blx	r7
 800ab60:	3001      	adds	r0, #1
 800ab62:	f43f ae71 	beq.w	800a848 <_printf_float+0x98>
 800ab66:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ab6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab72:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab76:	d018      	beq.n	800abaa <_printf_float+0x3fa>
 800ab78:	464b      	mov	r3, r9
 800ab7a:	f108 0201 	add.w	r2, r8, #1
 800ab7e:	4631      	mov	r1, r6
 800ab80:	4628      	mov	r0, r5
 800ab82:	47b8      	blx	r7
 800ab84:	3001      	adds	r0, #1
 800ab86:	d10c      	bne.n	800aba2 <_printf_float+0x3f2>
 800ab88:	e65e      	b.n	800a848 <_printf_float+0x98>
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	465a      	mov	r2, fp
 800ab8e:	4631      	mov	r1, r6
 800ab90:	4628      	mov	r0, r5
 800ab92:	47b8      	blx	r7
 800ab94:	3001      	adds	r0, #1
 800ab96:	f43f ae57 	beq.w	800a848 <_printf_float+0x98>
 800ab9a:	f108 0801 	add.w	r8, r8, #1
 800ab9e:	45c8      	cmp	r8, r9
 800aba0:	dbf3      	blt.n	800ab8a <_printf_float+0x3da>
 800aba2:	4653      	mov	r3, sl
 800aba4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aba8:	e6dc      	b.n	800a964 <_printf_float+0x1b4>
 800abaa:	f04f 0800 	mov.w	r8, #0
 800abae:	f104 0b1a 	add.w	fp, r4, #26
 800abb2:	e7f4      	b.n	800ab9e <_printf_float+0x3ee>
 800abb4:	2301      	movs	r3, #1
 800abb6:	4642      	mov	r2, r8
 800abb8:	e7e1      	b.n	800ab7e <_printf_float+0x3ce>
 800abba:	2301      	movs	r3, #1
 800abbc:	464a      	mov	r2, r9
 800abbe:	4631      	mov	r1, r6
 800abc0:	4628      	mov	r0, r5
 800abc2:	47b8      	blx	r7
 800abc4:	3001      	adds	r0, #1
 800abc6:	f43f ae3f 	beq.w	800a848 <_printf_float+0x98>
 800abca:	f108 0801 	add.w	r8, r8, #1
 800abce:	68e3      	ldr	r3, [r4, #12]
 800abd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abd2:	1a5b      	subs	r3, r3, r1
 800abd4:	4543      	cmp	r3, r8
 800abd6:	dcf0      	bgt.n	800abba <_printf_float+0x40a>
 800abd8:	e6f8      	b.n	800a9cc <_printf_float+0x21c>
 800abda:	f04f 0800 	mov.w	r8, #0
 800abde:	f104 0919 	add.w	r9, r4, #25
 800abe2:	e7f4      	b.n	800abce <_printf_float+0x41e>

0800abe4 <_printf_common>:
 800abe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe8:	4616      	mov	r6, r2
 800abea:	4698      	mov	r8, r3
 800abec:	688a      	ldr	r2, [r1, #8]
 800abee:	690b      	ldr	r3, [r1, #16]
 800abf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abf4:	4293      	cmp	r3, r2
 800abf6:	bfb8      	it	lt
 800abf8:	4613      	movlt	r3, r2
 800abfa:	6033      	str	r3, [r6, #0]
 800abfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac00:	4607      	mov	r7, r0
 800ac02:	460c      	mov	r4, r1
 800ac04:	b10a      	cbz	r2, 800ac0a <_printf_common+0x26>
 800ac06:	3301      	adds	r3, #1
 800ac08:	6033      	str	r3, [r6, #0]
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	0699      	lsls	r1, r3, #26
 800ac0e:	bf42      	ittt	mi
 800ac10:	6833      	ldrmi	r3, [r6, #0]
 800ac12:	3302      	addmi	r3, #2
 800ac14:	6033      	strmi	r3, [r6, #0]
 800ac16:	6825      	ldr	r5, [r4, #0]
 800ac18:	f015 0506 	ands.w	r5, r5, #6
 800ac1c:	d106      	bne.n	800ac2c <_printf_common+0x48>
 800ac1e:	f104 0a19 	add.w	sl, r4, #25
 800ac22:	68e3      	ldr	r3, [r4, #12]
 800ac24:	6832      	ldr	r2, [r6, #0]
 800ac26:	1a9b      	subs	r3, r3, r2
 800ac28:	42ab      	cmp	r3, r5
 800ac2a:	dc26      	bgt.n	800ac7a <_printf_common+0x96>
 800ac2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac30:	6822      	ldr	r2, [r4, #0]
 800ac32:	3b00      	subs	r3, #0
 800ac34:	bf18      	it	ne
 800ac36:	2301      	movne	r3, #1
 800ac38:	0692      	lsls	r2, r2, #26
 800ac3a:	d42b      	bmi.n	800ac94 <_printf_common+0xb0>
 800ac3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac40:	4641      	mov	r1, r8
 800ac42:	4638      	mov	r0, r7
 800ac44:	47c8      	blx	r9
 800ac46:	3001      	adds	r0, #1
 800ac48:	d01e      	beq.n	800ac88 <_printf_common+0xa4>
 800ac4a:	6823      	ldr	r3, [r4, #0]
 800ac4c:	6922      	ldr	r2, [r4, #16]
 800ac4e:	f003 0306 	and.w	r3, r3, #6
 800ac52:	2b04      	cmp	r3, #4
 800ac54:	bf02      	ittt	eq
 800ac56:	68e5      	ldreq	r5, [r4, #12]
 800ac58:	6833      	ldreq	r3, [r6, #0]
 800ac5a:	1aed      	subeq	r5, r5, r3
 800ac5c:	68a3      	ldr	r3, [r4, #8]
 800ac5e:	bf0c      	ite	eq
 800ac60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac64:	2500      	movne	r5, #0
 800ac66:	4293      	cmp	r3, r2
 800ac68:	bfc4      	itt	gt
 800ac6a:	1a9b      	subgt	r3, r3, r2
 800ac6c:	18ed      	addgt	r5, r5, r3
 800ac6e:	2600      	movs	r6, #0
 800ac70:	341a      	adds	r4, #26
 800ac72:	42b5      	cmp	r5, r6
 800ac74:	d11a      	bne.n	800acac <_printf_common+0xc8>
 800ac76:	2000      	movs	r0, #0
 800ac78:	e008      	b.n	800ac8c <_printf_common+0xa8>
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	4652      	mov	r2, sl
 800ac7e:	4641      	mov	r1, r8
 800ac80:	4638      	mov	r0, r7
 800ac82:	47c8      	blx	r9
 800ac84:	3001      	adds	r0, #1
 800ac86:	d103      	bne.n	800ac90 <_printf_common+0xac>
 800ac88:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac90:	3501      	adds	r5, #1
 800ac92:	e7c6      	b.n	800ac22 <_printf_common+0x3e>
 800ac94:	18e1      	adds	r1, r4, r3
 800ac96:	1c5a      	adds	r2, r3, #1
 800ac98:	2030      	movs	r0, #48	@ 0x30
 800ac9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac9e:	4422      	add	r2, r4
 800aca0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aca4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aca8:	3302      	adds	r3, #2
 800acaa:	e7c7      	b.n	800ac3c <_printf_common+0x58>
 800acac:	2301      	movs	r3, #1
 800acae:	4622      	mov	r2, r4
 800acb0:	4641      	mov	r1, r8
 800acb2:	4638      	mov	r0, r7
 800acb4:	47c8      	blx	r9
 800acb6:	3001      	adds	r0, #1
 800acb8:	d0e6      	beq.n	800ac88 <_printf_common+0xa4>
 800acba:	3601      	adds	r6, #1
 800acbc:	e7d9      	b.n	800ac72 <_printf_common+0x8e>
	...

0800acc0 <_printf_i>:
 800acc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acc4:	7e0f      	ldrb	r7, [r1, #24]
 800acc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800acc8:	2f78      	cmp	r7, #120	@ 0x78
 800acca:	4691      	mov	r9, r2
 800accc:	4680      	mov	r8, r0
 800acce:	460c      	mov	r4, r1
 800acd0:	469a      	mov	sl, r3
 800acd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800acd6:	d807      	bhi.n	800ace8 <_printf_i+0x28>
 800acd8:	2f62      	cmp	r7, #98	@ 0x62
 800acda:	d80a      	bhi.n	800acf2 <_printf_i+0x32>
 800acdc:	2f00      	cmp	r7, #0
 800acde:	f000 80d2 	beq.w	800ae86 <_printf_i+0x1c6>
 800ace2:	2f58      	cmp	r7, #88	@ 0x58
 800ace4:	f000 80b9 	beq.w	800ae5a <_printf_i+0x19a>
 800ace8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800acf0:	e03a      	b.n	800ad68 <_printf_i+0xa8>
 800acf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800acf6:	2b15      	cmp	r3, #21
 800acf8:	d8f6      	bhi.n	800ace8 <_printf_i+0x28>
 800acfa:	a101      	add	r1, pc, #4	@ (adr r1, 800ad00 <_printf_i+0x40>)
 800acfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad00:	0800ad59 	.word	0x0800ad59
 800ad04:	0800ad6d 	.word	0x0800ad6d
 800ad08:	0800ace9 	.word	0x0800ace9
 800ad0c:	0800ace9 	.word	0x0800ace9
 800ad10:	0800ace9 	.word	0x0800ace9
 800ad14:	0800ace9 	.word	0x0800ace9
 800ad18:	0800ad6d 	.word	0x0800ad6d
 800ad1c:	0800ace9 	.word	0x0800ace9
 800ad20:	0800ace9 	.word	0x0800ace9
 800ad24:	0800ace9 	.word	0x0800ace9
 800ad28:	0800ace9 	.word	0x0800ace9
 800ad2c:	0800ae6d 	.word	0x0800ae6d
 800ad30:	0800ad97 	.word	0x0800ad97
 800ad34:	0800ae27 	.word	0x0800ae27
 800ad38:	0800ace9 	.word	0x0800ace9
 800ad3c:	0800ace9 	.word	0x0800ace9
 800ad40:	0800ae8f 	.word	0x0800ae8f
 800ad44:	0800ace9 	.word	0x0800ace9
 800ad48:	0800ad97 	.word	0x0800ad97
 800ad4c:	0800ace9 	.word	0x0800ace9
 800ad50:	0800ace9 	.word	0x0800ace9
 800ad54:	0800ae2f 	.word	0x0800ae2f
 800ad58:	6833      	ldr	r3, [r6, #0]
 800ad5a:	1d1a      	adds	r2, r3, #4
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	6032      	str	r2, [r6, #0]
 800ad60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad68:	2301      	movs	r3, #1
 800ad6a:	e09d      	b.n	800aea8 <_printf_i+0x1e8>
 800ad6c:	6833      	ldr	r3, [r6, #0]
 800ad6e:	6820      	ldr	r0, [r4, #0]
 800ad70:	1d19      	adds	r1, r3, #4
 800ad72:	6031      	str	r1, [r6, #0]
 800ad74:	0606      	lsls	r6, r0, #24
 800ad76:	d501      	bpl.n	800ad7c <_printf_i+0xbc>
 800ad78:	681d      	ldr	r5, [r3, #0]
 800ad7a:	e003      	b.n	800ad84 <_printf_i+0xc4>
 800ad7c:	0645      	lsls	r5, r0, #25
 800ad7e:	d5fb      	bpl.n	800ad78 <_printf_i+0xb8>
 800ad80:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad84:	2d00      	cmp	r5, #0
 800ad86:	da03      	bge.n	800ad90 <_printf_i+0xd0>
 800ad88:	232d      	movs	r3, #45	@ 0x2d
 800ad8a:	426d      	negs	r5, r5
 800ad8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad90:	4859      	ldr	r0, [pc, #356]	@ (800aef8 <_printf_i+0x238>)
 800ad92:	230a      	movs	r3, #10
 800ad94:	e011      	b.n	800adba <_printf_i+0xfa>
 800ad96:	6821      	ldr	r1, [r4, #0]
 800ad98:	6833      	ldr	r3, [r6, #0]
 800ad9a:	0608      	lsls	r0, r1, #24
 800ad9c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ada0:	d402      	bmi.n	800ada8 <_printf_i+0xe8>
 800ada2:	0649      	lsls	r1, r1, #25
 800ada4:	bf48      	it	mi
 800ada6:	b2ad      	uxthmi	r5, r5
 800ada8:	2f6f      	cmp	r7, #111	@ 0x6f
 800adaa:	4853      	ldr	r0, [pc, #332]	@ (800aef8 <_printf_i+0x238>)
 800adac:	6033      	str	r3, [r6, #0]
 800adae:	bf14      	ite	ne
 800adb0:	230a      	movne	r3, #10
 800adb2:	2308      	moveq	r3, #8
 800adb4:	2100      	movs	r1, #0
 800adb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800adba:	6866      	ldr	r6, [r4, #4]
 800adbc:	60a6      	str	r6, [r4, #8]
 800adbe:	2e00      	cmp	r6, #0
 800adc0:	bfa2      	ittt	ge
 800adc2:	6821      	ldrge	r1, [r4, #0]
 800adc4:	f021 0104 	bicge.w	r1, r1, #4
 800adc8:	6021      	strge	r1, [r4, #0]
 800adca:	b90d      	cbnz	r5, 800add0 <_printf_i+0x110>
 800adcc:	2e00      	cmp	r6, #0
 800adce:	d04b      	beq.n	800ae68 <_printf_i+0x1a8>
 800add0:	4616      	mov	r6, r2
 800add2:	fbb5 f1f3 	udiv	r1, r5, r3
 800add6:	fb03 5711 	mls	r7, r3, r1, r5
 800adda:	5dc7      	ldrb	r7, [r0, r7]
 800addc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ade0:	462f      	mov	r7, r5
 800ade2:	42bb      	cmp	r3, r7
 800ade4:	460d      	mov	r5, r1
 800ade6:	d9f4      	bls.n	800add2 <_printf_i+0x112>
 800ade8:	2b08      	cmp	r3, #8
 800adea:	d10b      	bne.n	800ae04 <_printf_i+0x144>
 800adec:	6823      	ldr	r3, [r4, #0]
 800adee:	07df      	lsls	r7, r3, #31
 800adf0:	d508      	bpl.n	800ae04 <_printf_i+0x144>
 800adf2:	6923      	ldr	r3, [r4, #16]
 800adf4:	6861      	ldr	r1, [r4, #4]
 800adf6:	4299      	cmp	r1, r3
 800adf8:	bfde      	ittt	le
 800adfa:	2330      	movle	r3, #48	@ 0x30
 800adfc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae00:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae04:	1b92      	subs	r2, r2, r6
 800ae06:	6122      	str	r2, [r4, #16]
 800ae08:	f8cd a000 	str.w	sl, [sp]
 800ae0c:	464b      	mov	r3, r9
 800ae0e:	aa03      	add	r2, sp, #12
 800ae10:	4621      	mov	r1, r4
 800ae12:	4640      	mov	r0, r8
 800ae14:	f7ff fee6 	bl	800abe4 <_printf_common>
 800ae18:	3001      	adds	r0, #1
 800ae1a:	d14a      	bne.n	800aeb2 <_printf_i+0x1f2>
 800ae1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae20:	b004      	add	sp, #16
 800ae22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae26:	6823      	ldr	r3, [r4, #0]
 800ae28:	f043 0320 	orr.w	r3, r3, #32
 800ae2c:	6023      	str	r3, [r4, #0]
 800ae2e:	4833      	ldr	r0, [pc, #204]	@ (800aefc <_printf_i+0x23c>)
 800ae30:	2778      	movs	r7, #120	@ 0x78
 800ae32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	6831      	ldr	r1, [r6, #0]
 800ae3a:	061f      	lsls	r7, r3, #24
 800ae3c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae40:	d402      	bmi.n	800ae48 <_printf_i+0x188>
 800ae42:	065f      	lsls	r7, r3, #25
 800ae44:	bf48      	it	mi
 800ae46:	b2ad      	uxthmi	r5, r5
 800ae48:	6031      	str	r1, [r6, #0]
 800ae4a:	07d9      	lsls	r1, r3, #31
 800ae4c:	bf44      	itt	mi
 800ae4e:	f043 0320 	orrmi.w	r3, r3, #32
 800ae52:	6023      	strmi	r3, [r4, #0]
 800ae54:	b11d      	cbz	r5, 800ae5e <_printf_i+0x19e>
 800ae56:	2310      	movs	r3, #16
 800ae58:	e7ac      	b.n	800adb4 <_printf_i+0xf4>
 800ae5a:	4827      	ldr	r0, [pc, #156]	@ (800aef8 <_printf_i+0x238>)
 800ae5c:	e7e9      	b.n	800ae32 <_printf_i+0x172>
 800ae5e:	6823      	ldr	r3, [r4, #0]
 800ae60:	f023 0320 	bic.w	r3, r3, #32
 800ae64:	6023      	str	r3, [r4, #0]
 800ae66:	e7f6      	b.n	800ae56 <_printf_i+0x196>
 800ae68:	4616      	mov	r6, r2
 800ae6a:	e7bd      	b.n	800ade8 <_printf_i+0x128>
 800ae6c:	6833      	ldr	r3, [r6, #0]
 800ae6e:	6825      	ldr	r5, [r4, #0]
 800ae70:	6961      	ldr	r1, [r4, #20]
 800ae72:	1d18      	adds	r0, r3, #4
 800ae74:	6030      	str	r0, [r6, #0]
 800ae76:	062e      	lsls	r6, r5, #24
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	d501      	bpl.n	800ae80 <_printf_i+0x1c0>
 800ae7c:	6019      	str	r1, [r3, #0]
 800ae7e:	e002      	b.n	800ae86 <_printf_i+0x1c6>
 800ae80:	0668      	lsls	r0, r5, #25
 800ae82:	d5fb      	bpl.n	800ae7c <_printf_i+0x1bc>
 800ae84:	8019      	strh	r1, [r3, #0]
 800ae86:	2300      	movs	r3, #0
 800ae88:	6123      	str	r3, [r4, #16]
 800ae8a:	4616      	mov	r6, r2
 800ae8c:	e7bc      	b.n	800ae08 <_printf_i+0x148>
 800ae8e:	6833      	ldr	r3, [r6, #0]
 800ae90:	1d1a      	adds	r2, r3, #4
 800ae92:	6032      	str	r2, [r6, #0]
 800ae94:	681e      	ldr	r6, [r3, #0]
 800ae96:	6862      	ldr	r2, [r4, #4]
 800ae98:	2100      	movs	r1, #0
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	f7f5 fa20 	bl	80002e0 <memchr>
 800aea0:	b108      	cbz	r0, 800aea6 <_printf_i+0x1e6>
 800aea2:	1b80      	subs	r0, r0, r6
 800aea4:	6060      	str	r0, [r4, #4]
 800aea6:	6863      	ldr	r3, [r4, #4]
 800aea8:	6123      	str	r3, [r4, #16]
 800aeaa:	2300      	movs	r3, #0
 800aeac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aeb0:	e7aa      	b.n	800ae08 <_printf_i+0x148>
 800aeb2:	6923      	ldr	r3, [r4, #16]
 800aeb4:	4632      	mov	r2, r6
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	4640      	mov	r0, r8
 800aeba:	47d0      	blx	sl
 800aebc:	3001      	adds	r0, #1
 800aebe:	d0ad      	beq.n	800ae1c <_printf_i+0x15c>
 800aec0:	6823      	ldr	r3, [r4, #0]
 800aec2:	079b      	lsls	r3, r3, #30
 800aec4:	d413      	bmi.n	800aeee <_printf_i+0x22e>
 800aec6:	68e0      	ldr	r0, [r4, #12]
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	4298      	cmp	r0, r3
 800aecc:	bfb8      	it	lt
 800aece:	4618      	movlt	r0, r3
 800aed0:	e7a6      	b.n	800ae20 <_printf_i+0x160>
 800aed2:	2301      	movs	r3, #1
 800aed4:	4632      	mov	r2, r6
 800aed6:	4649      	mov	r1, r9
 800aed8:	4640      	mov	r0, r8
 800aeda:	47d0      	blx	sl
 800aedc:	3001      	adds	r0, #1
 800aede:	d09d      	beq.n	800ae1c <_printf_i+0x15c>
 800aee0:	3501      	adds	r5, #1
 800aee2:	68e3      	ldr	r3, [r4, #12]
 800aee4:	9903      	ldr	r1, [sp, #12]
 800aee6:	1a5b      	subs	r3, r3, r1
 800aee8:	42ab      	cmp	r3, r5
 800aeea:	dcf2      	bgt.n	800aed2 <_printf_i+0x212>
 800aeec:	e7eb      	b.n	800aec6 <_printf_i+0x206>
 800aeee:	2500      	movs	r5, #0
 800aef0:	f104 0619 	add.w	r6, r4, #25
 800aef4:	e7f5      	b.n	800aee2 <_printf_i+0x222>
 800aef6:	bf00      	nop
 800aef8:	0800eb32 	.word	0x0800eb32
 800aefc:	0800eb43 	.word	0x0800eb43

0800af00 <std>:
 800af00:	2300      	movs	r3, #0
 800af02:	b510      	push	{r4, lr}
 800af04:	4604      	mov	r4, r0
 800af06:	e9c0 3300 	strd	r3, r3, [r0]
 800af0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af0e:	6083      	str	r3, [r0, #8]
 800af10:	8181      	strh	r1, [r0, #12]
 800af12:	6643      	str	r3, [r0, #100]	@ 0x64
 800af14:	81c2      	strh	r2, [r0, #14]
 800af16:	6183      	str	r3, [r0, #24]
 800af18:	4619      	mov	r1, r3
 800af1a:	2208      	movs	r2, #8
 800af1c:	305c      	adds	r0, #92	@ 0x5c
 800af1e:	f000 f914 	bl	800b14a <memset>
 800af22:	4b0d      	ldr	r3, [pc, #52]	@ (800af58 <std+0x58>)
 800af24:	6263      	str	r3, [r4, #36]	@ 0x24
 800af26:	4b0d      	ldr	r3, [pc, #52]	@ (800af5c <std+0x5c>)
 800af28:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af2a:	4b0d      	ldr	r3, [pc, #52]	@ (800af60 <std+0x60>)
 800af2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af2e:	4b0d      	ldr	r3, [pc, #52]	@ (800af64 <std+0x64>)
 800af30:	6323      	str	r3, [r4, #48]	@ 0x30
 800af32:	4b0d      	ldr	r3, [pc, #52]	@ (800af68 <std+0x68>)
 800af34:	6224      	str	r4, [r4, #32]
 800af36:	429c      	cmp	r4, r3
 800af38:	d006      	beq.n	800af48 <std+0x48>
 800af3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af3e:	4294      	cmp	r4, r2
 800af40:	d002      	beq.n	800af48 <std+0x48>
 800af42:	33d0      	adds	r3, #208	@ 0xd0
 800af44:	429c      	cmp	r4, r3
 800af46:	d105      	bne.n	800af54 <std+0x54>
 800af48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af50:	f000 b978 	b.w	800b244 <__retarget_lock_init_recursive>
 800af54:	bd10      	pop	{r4, pc}
 800af56:	bf00      	nop
 800af58:	0800b0c5 	.word	0x0800b0c5
 800af5c:	0800b0e7 	.word	0x0800b0e7
 800af60:	0800b11f 	.word	0x0800b11f
 800af64:	0800b143 	.word	0x0800b143
 800af68:	24005244 	.word	0x24005244

0800af6c <stdio_exit_handler>:
 800af6c:	4a02      	ldr	r2, [pc, #8]	@ (800af78 <stdio_exit_handler+0xc>)
 800af6e:	4903      	ldr	r1, [pc, #12]	@ (800af7c <stdio_exit_handler+0x10>)
 800af70:	4803      	ldr	r0, [pc, #12]	@ (800af80 <stdio_exit_handler+0x14>)
 800af72:	f000 b869 	b.w	800b048 <_fwalk_sglue>
 800af76:	bf00      	nop
 800af78:	24000038 	.word	0x24000038
 800af7c:	0800cae1 	.word	0x0800cae1
 800af80:	24000048 	.word	0x24000048

0800af84 <cleanup_stdio>:
 800af84:	6841      	ldr	r1, [r0, #4]
 800af86:	4b0c      	ldr	r3, [pc, #48]	@ (800afb8 <cleanup_stdio+0x34>)
 800af88:	4299      	cmp	r1, r3
 800af8a:	b510      	push	{r4, lr}
 800af8c:	4604      	mov	r4, r0
 800af8e:	d001      	beq.n	800af94 <cleanup_stdio+0x10>
 800af90:	f001 fda6 	bl	800cae0 <_fflush_r>
 800af94:	68a1      	ldr	r1, [r4, #8]
 800af96:	4b09      	ldr	r3, [pc, #36]	@ (800afbc <cleanup_stdio+0x38>)
 800af98:	4299      	cmp	r1, r3
 800af9a:	d002      	beq.n	800afa2 <cleanup_stdio+0x1e>
 800af9c:	4620      	mov	r0, r4
 800af9e:	f001 fd9f 	bl	800cae0 <_fflush_r>
 800afa2:	68e1      	ldr	r1, [r4, #12]
 800afa4:	4b06      	ldr	r3, [pc, #24]	@ (800afc0 <cleanup_stdio+0x3c>)
 800afa6:	4299      	cmp	r1, r3
 800afa8:	d004      	beq.n	800afb4 <cleanup_stdio+0x30>
 800afaa:	4620      	mov	r0, r4
 800afac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afb0:	f001 bd96 	b.w	800cae0 <_fflush_r>
 800afb4:	bd10      	pop	{r4, pc}
 800afb6:	bf00      	nop
 800afb8:	24005244 	.word	0x24005244
 800afbc:	240052ac 	.word	0x240052ac
 800afc0:	24005314 	.word	0x24005314

0800afc4 <global_stdio_init.part.0>:
 800afc4:	b510      	push	{r4, lr}
 800afc6:	4b0b      	ldr	r3, [pc, #44]	@ (800aff4 <global_stdio_init.part.0+0x30>)
 800afc8:	4c0b      	ldr	r4, [pc, #44]	@ (800aff8 <global_stdio_init.part.0+0x34>)
 800afca:	4a0c      	ldr	r2, [pc, #48]	@ (800affc <global_stdio_init.part.0+0x38>)
 800afcc:	601a      	str	r2, [r3, #0]
 800afce:	4620      	mov	r0, r4
 800afd0:	2200      	movs	r2, #0
 800afd2:	2104      	movs	r1, #4
 800afd4:	f7ff ff94 	bl	800af00 <std>
 800afd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800afdc:	2201      	movs	r2, #1
 800afde:	2109      	movs	r1, #9
 800afe0:	f7ff ff8e 	bl	800af00 <std>
 800afe4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800afe8:	2202      	movs	r2, #2
 800afea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afee:	2112      	movs	r1, #18
 800aff0:	f7ff bf86 	b.w	800af00 <std>
 800aff4:	2400537c 	.word	0x2400537c
 800aff8:	24005244 	.word	0x24005244
 800affc:	0800af6d 	.word	0x0800af6d

0800b000 <__sfp_lock_acquire>:
 800b000:	4801      	ldr	r0, [pc, #4]	@ (800b008 <__sfp_lock_acquire+0x8>)
 800b002:	f000 b920 	b.w	800b246 <__retarget_lock_acquire_recursive>
 800b006:	bf00      	nop
 800b008:	24005385 	.word	0x24005385

0800b00c <__sfp_lock_release>:
 800b00c:	4801      	ldr	r0, [pc, #4]	@ (800b014 <__sfp_lock_release+0x8>)
 800b00e:	f000 b91b 	b.w	800b248 <__retarget_lock_release_recursive>
 800b012:	bf00      	nop
 800b014:	24005385 	.word	0x24005385

0800b018 <__sinit>:
 800b018:	b510      	push	{r4, lr}
 800b01a:	4604      	mov	r4, r0
 800b01c:	f7ff fff0 	bl	800b000 <__sfp_lock_acquire>
 800b020:	6a23      	ldr	r3, [r4, #32]
 800b022:	b11b      	cbz	r3, 800b02c <__sinit+0x14>
 800b024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b028:	f7ff bff0 	b.w	800b00c <__sfp_lock_release>
 800b02c:	4b04      	ldr	r3, [pc, #16]	@ (800b040 <__sinit+0x28>)
 800b02e:	6223      	str	r3, [r4, #32]
 800b030:	4b04      	ldr	r3, [pc, #16]	@ (800b044 <__sinit+0x2c>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1f5      	bne.n	800b024 <__sinit+0xc>
 800b038:	f7ff ffc4 	bl	800afc4 <global_stdio_init.part.0>
 800b03c:	e7f2      	b.n	800b024 <__sinit+0xc>
 800b03e:	bf00      	nop
 800b040:	0800af85 	.word	0x0800af85
 800b044:	2400537c 	.word	0x2400537c

0800b048 <_fwalk_sglue>:
 800b048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04c:	4607      	mov	r7, r0
 800b04e:	4688      	mov	r8, r1
 800b050:	4614      	mov	r4, r2
 800b052:	2600      	movs	r6, #0
 800b054:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b058:	f1b9 0901 	subs.w	r9, r9, #1
 800b05c:	d505      	bpl.n	800b06a <_fwalk_sglue+0x22>
 800b05e:	6824      	ldr	r4, [r4, #0]
 800b060:	2c00      	cmp	r4, #0
 800b062:	d1f7      	bne.n	800b054 <_fwalk_sglue+0xc>
 800b064:	4630      	mov	r0, r6
 800b066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b06a:	89ab      	ldrh	r3, [r5, #12]
 800b06c:	2b01      	cmp	r3, #1
 800b06e:	d907      	bls.n	800b080 <_fwalk_sglue+0x38>
 800b070:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b074:	3301      	adds	r3, #1
 800b076:	d003      	beq.n	800b080 <_fwalk_sglue+0x38>
 800b078:	4629      	mov	r1, r5
 800b07a:	4638      	mov	r0, r7
 800b07c:	47c0      	blx	r8
 800b07e:	4306      	orrs	r6, r0
 800b080:	3568      	adds	r5, #104	@ 0x68
 800b082:	e7e9      	b.n	800b058 <_fwalk_sglue+0x10>

0800b084 <siprintf>:
 800b084:	b40e      	push	{r1, r2, r3}
 800b086:	b500      	push	{lr}
 800b088:	b09c      	sub	sp, #112	@ 0x70
 800b08a:	ab1d      	add	r3, sp, #116	@ 0x74
 800b08c:	9002      	str	r0, [sp, #8]
 800b08e:	9006      	str	r0, [sp, #24]
 800b090:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b094:	4809      	ldr	r0, [pc, #36]	@ (800b0bc <siprintf+0x38>)
 800b096:	9107      	str	r1, [sp, #28]
 800b098:	9104      	str	r1, [sp, #16]
 800b09a:	4909      	ldr	r1, [pc, #36]	@ (800b0c0 <siprintf+0x3c>)
 800b09c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0a0:	9105      	str	r1, [sp, #20]
 800b0a2:	6800      	ldr	r0, [r0, #0]
 800b0a4:	9301      	str	r3, [sp, #4]
 800b0a6:	a902      	add	r1, sp, #8
 800b0a8:	f001 fb9a 	bl	800c7e0 <_svfiprintf_r>
 800b0ac:	9b02      	ldr	r3, [sp, #8]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	701a      	strb	r2, [r3, #0]
 800b0b2:	b01c      	add	sp, #112	@ 0x70
 800b0b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0b8:	b003      	add	sp, #12
 800b0ba:	4770      	bx	lr
 800b0bc:	24000044 	.word	0x24000044
 800b0c0:	ffff0208 	.word	0xffff0208

0800b0c4 <__sread>:
 800b0c4:	b510      	push	{r4, lr}
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0cc:	f000 f86c 	bl	800b1a8 <_read_r>
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	bfab      	itete	ge
 800b0d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0d6:	89a3      	ldrhlt	r3, [r4, #12]
 800b0d8:	181b      	addge	r3, r3, r0
 800b0da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0de:	bfac      	ite	ge
 800b0e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0e2:	81a3      	strhlt	r3, [r4, #12]
 800b0e4:	bd10      	pop	{r4, pc}

0800b0e6 <__swrite>:
 800b0e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ea:	461f      	mov	r7, r3
 800b0ec:	898b      	ldrh	r3, [r1, #12]
 800b0ee:	05db      	lsls	r3, r3, #23
 800b0f0:	4605      	mov	r5, r0
 800b0f2:	460c      	mov	r4, r1
 800b0f4:	4616      	mov	r6, r2
 800b0f6:	d505      	bpl.n	800b104 <__swrite+0x1e>
 800b0f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0fc:	2302      	movs	r3, #2
 800b0fe:	2200      	movs	r2, #0
 800b100:	f000 f840 	bl	800b184 <_lseek_r>
 800b104:	89a3      	ldrh	r3, [r4, #12]
 800b106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b10a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	4632      	mov	r2, r6
 800b112:	463b      	mov	r3, r7
 800b114:	4628      	mov	r0, r5
 800b116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b11a:	f000 b857 	b.w	800b1cc <_write_r>

0800b11e <__sseek>:
 800b11e:	b510      	push	{r4, lr}
 800b120:	460c      	mov	r4, r1
 800b122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b126:	f000 f82d 	bl	800b184 <_lseek_r>
 800b12a:	1c43      	adds	r3, r0, #1
 800b12c:	89a3      	ldrh	r3, [r4, #12]
 800b12e:	bf15      	itete	ne
 800b130:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b132:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b136:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b13a:	81a3      	strheq	r3, [r4, #12]
 800b13c:	bf18      	it	ne
 800b13e:	81a3      	strhne	r3, [r4, #12]
 800b140:	bd10      	pop	{r4, pc}

0800b142 <__sclose>:
 800b142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b146:	f000 b80d 	b.w	800b164 <_close_r>

0800b14a <memset>:
 800b14a:	4402      	add	r2, r0
 800b14c:	4603      	mov	r3, r0
 800b14e:	4293      	cmp	r3, r2
 800b150:	d100      	bne.n	800b154 <memset+0xa>
 800b152:	4770      	bx	lr
 800b154:	f803 1b01 	strb.w	r1, [r3], #1
 800b158:	e7f9      	b.n	800b14e <memset+0x4>
	...

0800b15c <_localeconv_r>:
 800b15c:	4800      	ldr	r0, [pc, #0]	@ (800b160 <_localeconv_r+0x4>)
 800b15e:	4770      	bx	lr
 800b160:	24000184 	.word	0x24000184

0800b164 <_close_r>:
 800b164:	b538      	push	{r3, r4, r5, lr}
 800b166:	4d06      	ldr	r5, [pc, #24]	@ (800b180 <_close_r+0x1c>)
 800b168:	2300      	movs	r3, #0
 800b16a:	4604      	mov	r4, r0
 800b16c:	4608      	mov	r0, r1
 800b16e:	602b      	str	r3, [r5, #0]
 800b170:	f7f6 f8fa 	bl	8001368 <_close>
 800b174:	1c43      	adds	r3, r0, #1
 800b176:	d102      	bne.n	800b17e <_close_r+0x1a>
 800b178:	682b      	ldr	r3, [r5, #0]
 800b17a:	b103      	cbz	r3, 800b17e <_close_r+0x1a>
 800b17c:	6023      	str	r3, [r4, #0]
 800b17e:	bd38      	pop	{r3, r4, r5, pc}
 800b180:	24005380 	.word	0x24005380

0800b184 <_lseek_r>:
 800b184:	b538      	push	{r3, r4, r5, lr}
 800b186:	4d07      	ldr	r5, [pc, #28]	@ (800b1a4 <_lseek_r+0x20>)
 800b188:	4604      	mov	r4, r0
 800b18a:	4608      	mov	r0, r1
 800b18c:	4611      	mov	r1, r2
 800b18e:	2200      	movs	r2, #0
 800b190:	602a      	str	r2, [r5, #0]
 800b192:	461a      	mov	r2, r3
 800b194:	f7f6 f90f 	bl	80013b6 <_lseek>
 800b198:	1c43      	adds	r3, r0, #1
 800b19a:	d102      	bne.n	800b1a2 <_lseek_r+0x1e>
 800b19c:	682b      	ldr	r3, [r5, #0]
 800b19e:	b103      	cbz	r3, 800b1a2 <_lseek_r+0x1e>
 800b1a0:	6023      	str	r3, [r4, #0]
 800b1a2:	bd38      	pop	{r3, r4, r5, pc}
 800b1a4:	24005380 	.word	0x24005380

0800b1a8 <_read_r>:
 800b1a8:	b538      	push	{r3, r4, r5, lr}
 800b1aa:	4d07      	ldr	r5, [pc, #28]	@ (800b1c8 <_read_r+0x20>)
 800b1ac:	4604      	mov	r4, r0
 800b1ae:	4608      	mov	r0, r1
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	602a      	str	r2, [r5, #0]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	f7f6 f89d 	bl	80012f6 <_read>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	d102      	bne.n	800b1c6 <_read_r+0x1e>
 800b1c0:	682b      	ldr	r3, [r5, #0]
 800b1c2:	b103      	cbz	r3, 800b1c6 <_read_r+0x1e>
 800b1c4:	6023      	str	r3, [r4, #0]
 800b1c6:	bd38      	pop	{r3, r4, r5, pc}
 800b1c8:	24005380 	.word	0x24005380

0800b1cc <_write_r>:
 800b1cc:	b538      	push	{r3, r4, r5, lr}
 800b1ce:	4d07      	ldr	r5, [pc, #28]	@ (800b1ec <_write_r+0x20>)
 800b1d0:	4604      	mov	r4, r0
 800b1d2:	4608      	mov	r0, r1
 800b1d4:	4611      	mov	r1, r2
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	602a      	str	r2, [r5, #0]
 800b1da:	461a      	mov	r2, r3
 800b1dc:	f7f6 f8a8 	bl	8001330 <_write>
 800b1e0:	1c43      	adds	r3, r0, #1
 800b1e2:	d102      	bne.n	800b1ea <_write_r+0x1e>
 800b1e4:	682b      	ldr	r3, [r5, #0]
 800b1e6:	b103      	cbz	r3, 800b1ea <_write_r+0x1e>
 800b1e8:	6023      	str	r3, [r4, #0]
 800b1ea:	bd38      	pop	{r3, r4, r5, pc}
 800b1ec:	24005380 	.word	0x24005380

0800b1f0 <__errno>:
 800b1f0:	4b01      	ldr	r3, [pc, #4]	@ (800b1f8 <__errno+0x8>)
 800b1f2:	6818      	ldr	r0, [r3, #0]
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	24000044 	.word	0x24000044

0800b1fc <__libc_init_array>:
 800b1fc:	b570      	push	{r4, r5, r6, lr}
 800b1fe:	4d0d      	ldr	r5, [pc, #52]	@ (800b234 <__libc_init_array+0x38>)
 800b200:	4c0d      	ldr	r4, [pc, #52]	@ (800b238 <__libc_init_array+0x3c>)
 800b202:	1b64      	subs	r4, r4, r5
 800b204:	10a4      	asrs	r4, r4, #2
 800b206:	2600      	movs	r6, #0
 800b208:	42a6      	cmp	r6, r4
 800b20a:	d109      	bne.n	800b220 <__libc_init_array+0x24>
 800b20c:	4d0b      	ldr	r5, [pc, #44]	@ (800b23c <__libc_init_array+0x40>)
 800b20e:	4c0c      	ldr	r4, [pc, #48]	@ (800b240 <__libc_init_array+0x44>)
 800b210:	f001 fff6 	bl	800d200 <_init>
 800b214:	1b64      	subs	r4, r4, r5
 800b216:	10a4      	asrs	r4, r4, #2
 800b218:	2600      	movs	r6, #0
 800b21a:	42a6      	cmp	r6, r4
 800b21c:	d105      	bne.n	800b22a <__libc_init_array+0x2e>
 800b21e:	bd70      	pop	{r4, r5, r6, pc}
 800b220:	f855 3b04 	ldr.w	r3, [r5], #4
 800b224:	4798      	blx	r3
 800b226:	3601      	adds	r6, #1
 800b228:	e7ee      	b.n	800b208 <__libc_init_array+0xc>
 800b22a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b22e:	4798      	blx	r3
 800b230:	3601      	adds	r6, #1
 800b232:	e7f2      	b.n	800b21a <__libc_init_array+0x1e>
 800b234:	0800ee98 	.word	0x0800ee98
 800b238:	0800ee98 	.word	0x0800ee98
 800b23c:	0800ee98 	.word	0x0800ee98
 800b240:	0800ee9c 	.word	0x0800ee9c

0800b244 <__retarget_lock_init_recursive>:
 800b244:	4770      	bx	lr

0800b246 <__retarget_lock_acquire_recursive>:
 800b246:	4770      	bx	lr

0800b248 <__retarget_lock_release_recursive>:
 800b248:	4770      	bx	lr

0800b24a <memcpy>:
 800b24a:	440a      	add	r2, r1
 800b24c:	4291      	cmp	r1, r2
 800b24e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b252:	d100      	bne.n	800b256 <memcpy+0xc>
 800b254:	4770      	bx	lr
 800b256:	b510      	push	{r4, lr}
 800b258:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b25c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b260:	4291      	cmp	r1, r2
 800b262:	d1f9      	bne.n	800b258 <memcpy+0xe>
 800b264:	bd10      	pop	{r4, pc}

0800b266 <quorem>:
 800b266:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26a:	6903      	ldr	r3, [r0, #16]
 800b26c:	690c      	ldr	r4, [r1, #16]
 800b26e:	42a3      	cmp	r3, r4
 800b270:	4607      	mov	r7, r0
 800b272:	db7e      	blt.n	800b372 <quorem+0x10c>
 800b274:	3c01      	subs	r4, #1
 800b276:	f101 0814 	add.w	r8, r1, #20
 800b27a:	00a3      	lsls	r3, r4, #2
 800b27c:	f100 0514 	add.w	r5, r0, #20
 800b280:	9300      	str	r3, [sp, #0]
 800b282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b286:	9301      	str	r3, [sp, #4]
 800b288:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b28c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b290:	3301      	adds	r3, #1
 800b292:	429a      	cmp	r2, r3
 800b294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b298:	fbb2 f6f3 	udiv	r6, r2, r3
 800b29c:	d32e      	bcc.n	800b2fc <quorem+0x96>
 800b29e:	f04f 0a00 	mov.w	sl, #0
 800b2a2:	46c4      	mov	ip, r8
 800b2a4:	46ae      	mov	lr, r5
 800b2a6:	46d3      	mov	fp, sl
 800b2a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2ac:	b298      	uxth	r0, r3
 800b2ae:	fb06 a000 	mla	r0, r6, r0, sl
 800b2b2:	0c02      	lsrs	r2, r0, #16
 800b2b4:	0c1b      	lsrs	r3, r3, #16
 800b2b6:	fb06 2303 	mla	r3, r6, r3, r2
 800b2ba:	f8de 2000 	ldr.w	r2, [lr]
 800b2be:	b280      	uxth	r0, r0
 800b2c0:	b292      	uxth	r2, r2
 800b2c2:	1a12      	subs	r2, r2, r0
 800b2c4:	445a      	add	r2, fp
 800b2c6:	f8de 0000 	ldr.w	r0, [lr]
 800b2ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2ce:	b29b      	uxth	r3, r3
 800b2d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2d8:	b292      	uxth	r2, r2
 800b2da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2de:	45e1      	cmp	r9, ip
 800b2e0:	f84e 2b04 	str.w	r2, [lr], #4
 800b2e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2e8:	d2de      	bcs.n	800b2a8 <quorem+0x42>
 800b2ea:	9b00      	ldr	r3, [sp, #0]
 800b2ec:	58eb      	ldr	r3, [r5, r3]
 800b2ee:	b92b      	cbnz	r3, 800b2fc <quorem+0x96>
 800b2f0:	9b01      	ldr	r3, [sp, #4]
 800b2f2:	3b04      	subs	r3, #4
 800b2f4:	429d      	cmp	r5, r3
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	d32f      	bcc.n	800b35a <quorem+0xf4>
 800b2fa:	613c      	str	r4, [r7, #16]
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	f001 f90b 	bl	800c518 <__mcmp>
 800b302:	2800      	cmp	r0, #0
 800b304:	db25      	blt.n	800b352 <quorem+0xec>
 800b306:	4629      	mov	r1, r5
 800b308:	2000      	movs	r0, #0
 800b30a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b30e:	f8d1 c000 	ldr.w	ip, [r1]
 800b312:	fa1f fe82 	uxth.w	lr, r2
 800b316:	fa1f f38c 	uxth.w	r3, ip
 800b31a:	eba3 030e 	sub.w	r3, r3, lr
 800b31e:	4403      	add	r3, r0
 800b320:	0c12      	lsrs	r2, r2, #16
 800b322:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b326:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b330:	45c1      	cmp	r9, r8
 800b332:	f841 3b04 	str.w	r3, [r1], #4
 800b336:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b33a:	d2e6      	bcs.n	800b30a <quorem+0xa4>
 800b33c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b340:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b344:	b922      	cbnz	r2, 800b350 <quorem+0xea>
 800b346:	3b04      	subs	r3, #4
 800b348:	429d      	cmp	r5, r3
 800b34a:	461a      	mov	r2, r3
 800b34c:	d30b      	bcc.n	800b366 <quorem+0x100>
 800b34e:	613c      	str	r4, [r7, #16]
 800b350:	3601      	adds	r6, #1
 800b352:	4630      	mov	r0, r6
 800b354:	b003      	add	sp, #12
 800b356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b35a:	6812      	ldr	r2, [r2, #0]
 800b35c:	3b04      	subs	r3, #4
 800b35e:	2a00      	cmp	r2, #0
 800b360:	d1cb      	bne.n	800b2fa <quorem+0x94>
 800b362:	3c01      	subs	r4, #1
 800b364:	e7c6      	b.n	800b2f4 <quorem+0x8e>
 800b366:	6812      	ldr	r2, [r2, #0]
 800b368:	3b04      	subs	r3, #4
 800b36a:	2a00      	cmp	r2, #0
 800b36c:	d1ef      	bne.n	800b34e <quorem+0xe8>
 800b36e:	3c01      	subs	r4, #1
 800b370:	e7ea      	b.n	800b348 <quorem+0xe2>
 800b372:	2000      	movs	r0, #0
 800b374:	e7ee      	b.n	800b354 <quorem+0xee>
	...

0800b378 <_dtoa_r>:
 800b378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37c:	ed2d 8b02 	vpush	{d8}
 800b380:	69c7      	ldr	r7, [r0, #28]
 800b382:	b091      	sub	sp, #68	@ 0x44
 800b384:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b388:	ec55 4b10 	vmov	r4, r5, d0
 800b38c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b38e:	9107      	str	r1, [sp, #28]
 800b390:	4681      	mov	r9, r0
 800b392:	9209      	str	r2, [sp, #36]	@ 0x24
 800b394:	930d      	str	r3, [sp, #52]	@ 0x34
 800b396:	b97f      	cbnz	r7, 800b3b8 <_dtoa_r+0x40>
 800b398:	2010      	movs	r0, #16
 800b39a:	f000 fd8d 	bl	800beb8 <malloc>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	f8c9 001c 	str.w	r0, [r9, #28]
 800b3a4:	b920      	cbnz	r0, 800b3b0 <_dtoa_r+0x38>
 800b3a6:	4ba0      	ldr	r3, [pc, #640]	@ (800b628 <_dtoa_r+0x2b0>)
 800b3a8:	21ef      	movs	r1, #239	@ 0xef
 800b3aa:	48a0      	ldr	r0, [pc, #640]	@ (800b62c <_dtoa_r+0x2b4>)
 800b3ac:	f001 fbea 	bl	800cb84 <__assert_func>
 800b3b0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b3b4:	6007      	str	r7, [r0, #0]
 800b3b6:	60c7      	str	r7, [r0, #12]
 800b3b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3bc:	6819      	ldr	r1, [r3, #0]
 800b3be:	b159      	cbz	r1, 800b3d8 <_dtoa_r+0x60>
 800b3c0:	685a      	ldr	r2, [r3, #4]
 800b3c2:	604a      	str	r2, [r1, #4]
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	4093      	lsls	r3, r2
 800b3c8:	608b      	str	r3, [r1, #8]
 800b3ca:	4648      	mov	r0, r9
 800b3cc:	f000 fe6a 	bl	800c0a4 <_Bfree>
 800b3d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	601a      	str	r2, [r3, #0]
 800b3d8:	1e2b      	subs	r3, r5, #0
 800b3da:	bfbb      	ittet	lt
 800b3dc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3e0:	9303      	strlt	r3, [sp, #12]
 800b3e2:	2300      	movge	r3, #0
 800b3e4:	2201      	movlt	r2, #1
 800b3e6:	bfac      	ite	ge
 800b3e8:	6033      	strge	r3, [r6, #0]
 800b3ea:	6032      	strlt	r2, [r6, #0]
 800b3ec:	4b90      	ldr	r3, [pc, #576]	@ (800b630 <_dtoa_r+0x2b8>)
 800b3ee:	9e03      	ldr	r6, [sp, #12]
 800b3f0:	43b3      	bics	r3, r6
 800b3f2:	d110      	bne.n	800b416 <_dtoa_r+0x9e>
 800b3f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3f6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3fa:	6013      	str	r3, [r2, #0]
 800b3fc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b400:	4323      	orrs	r3, r4
 800b402:	f000 84de 	beq.w	800bdc2 <_dtoa_r+0xa4a>
 800b406:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b408:	4f8a      	ldr	r7, [pc, #552]	@ (800b634 <_dtoa_r+0x2bc>)
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f000 84e0 	beq.w	800bdd0 <_dtoa_r+0xa58>
 800b410:	1cfb      	adds	r3, r7, #3
 800b412:	f000 bcdb 	b.w	800bdcc <_dtoa_r+0xa54>
 800b416:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b41a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b41e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b422:	d10a      	bne.n	800b43a <_dtoa_r+0xc2>
 800b424:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b426:	2301      	movs	r3, #1
 800b428:	6013      	str	r3, [r2, #0]
 800b42a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b42c:	b113      	cbz	r3, 800b434 <_dtoa_r+0xbc>
 800b42e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b430:	4b81      	ldr	r3, [pc, #516]	@ (800b638 <_dtoa_r+0x2c0>)
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	4f81      	ldr	r7, [pc, #516]	@ (800b63c <_dtoa_r+0x2c4>)
 800b436:	f000 bccb 	b.w	800bdd0 <_dtoa_r+0xa58>
 800b43a:	aa0e      	add	r2, sp, #56	@ 0x38
 800b43c:	a90f      	add	r1, sp, #60	@ 0x3c
 800b43e:	4648      	mov	r0, r9
 800b440:	eeb0 0b48 	vmov.f64	d0, d8
 800b444:	f001 f918 	bl	800c678 <__d2b>
 800b448:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b44c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b44e:	9001      	str	r0, [sp, #4]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d045      	beq.n	800b4e0 <_dtoa_r+0x168>
 800b454:	eeb0 7b48 	vmov.f64	d7, d8
 800b458:	ee18 1a90 	vmov	r1, s17
 800b45c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b460:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b464:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b468:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b46c:	2500      	movs	r5, #0
 800b46e:	ee07 1a90 	vmov	s15, r1
 800b472:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b476:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b610 <_dtoa_r+0x298>
 800b47a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b47e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b618 <_dtoa_r+0x2a0>
 800b482:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b486:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b620 <_dtoa_r+0x2a8>
 800b48a:	ee07 3a90 	vmov	s15, r3
 800b48e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b492:	eeb0 7b46 	vmov.f64	d7, d6
 800b496:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b49a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b49e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4a6:	ee16 8a90 	vmov	r8, s13
 800b4aa:	d508      	bpl.n	800b4be <_dtoa_r+0x146>
 800b4ac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b4b0:	eeb4 6b47 	vcmp.f64	d6, d7
 800b4b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4b8:	bf18      	it	ne
 800b4ba:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b4be:	f1b8 0f16 	cmp.w	r8, #22
 800b4c2:	d82b      	bhi.n	800b51c <_dtoa_r+0x1a4>
 800b4c4:	495e      	ldr	r1, [pc, #376]	@ (800b640 <_dtoa_r+0x2c8>)
 800b4c6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b4ca:	ed91 7b00 	vldr	d7, [r1]
 800b4ce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b4d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4d6:	d501      	bpl.n	800b4dc <_dtoa_r+0x164>
 800b4d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4dc:	2100      	movs	r1, #0
 800b4de:	e01e      	b.n	800b51e <_dtoa_r+0x1a6>
 800b4e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4e2:	4413      	add	r3, r2
 800b4e4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b4e8:	2920      	cmp	r1, #32
 800b4ea:	bfc1      	itttt	gt
 800b4ec:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b4f0:	408e      	lslgt	r6, r1
 800b4f2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b4f6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b4fa:	bfd6      	itet	le
 800b4fc:	f1c1 0120 	rsble	r1, r1, #32
 800b500:	4331      	orrgt	r1, r6
 800b502:	fa04 f101 	lslle.w	r1, r4, r1
 800b506:	ee07 1a90 	vmov	s15, r1
 800b50a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b50e:	3b01      	subs	r3, #1
 800b510:	ee17 1a90 	vmov	r1, s15
 800b514:	2501      	movs	r5, #1
 800b516:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b51a:	e7a8      	b.n	800b46e <_dtoa_r+0xf6>
 800b51c:	2101      	movs	r1, #1
 800b51e:	1ad2      	subs	r2, r2, r3
 800b520:	1e53      	subs	r3, r2, #1
 800b522:	9306      	str	r3, [sp, #24]
 800b524:	bf45      	ittet	mi
 800b526:	f1c2 0301 	rsbmi	r3, r2, #1
 800b52a:	9305      	strmi	r3, [sp, #20]
 800b52c:	2300      	movpl	r3, #0
 800b52e:	2300      	movmi	r3, #0
 800b530:	bf4c      	ite	mi
 800b532:	9306      	strmi	r3, [sp, #24]
 800b534:	9305      	strpl	r3, [sp, #20]
 800b536:	f1b8 0f00 	cmp.w	r8, #0
 800b53a:	910c      	str	r1, [sp, #48]	@ 0x30
 800b53c:	db18      	blt.n	800b570 <_dtoa_r+0x1f8>
 800b53e:	9b06      	ldr	r3, [sp, #24]
 800b540:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b544:	4443      	add	r3, r8
 800b546:	9306      	str	r3, [sp, #24]
 800b548:	2300      	movs	r3, #0
 800b54a:	9a07      	ldr	r2, [sp, #28]
 800b54c:	2a09      	cmp	r2, #9
 800b54e:	d849      	bhi.n	800b5e4 <_dtoa_r+0x26c>
 800b550:	2a05      	cmp	r2, #5
 800b552:	bfc4      	itt	gt
 800b554:	3a04      	subgt	r2, #4
 800b556:	9207      	strgt	r2, [sp, #28]
 800b558:	9a07      	ldr	r2, [sp, #28]
 800b55a:	f1a2 0202 	sub.w	r2, r2, #2
 800b55e:	bfcc      	ite	gt
 800b560:	2400      	movgt	r4, #0
 800b562:	2401      	movle	r4, #1
 800b564:	2a03      	cmp	r2, #3
 800b566:	d848      	bhi.n	800b5fa <_dtoa_r+0x282>
 800b568:	e8df f002 	tbb	[pc, r2]
 800b56c:	3a2c2e0b 	.word	0x3a2c2e0b
 800b570:	9b05      	ldr	r3, [sp, #20]
 800b572:	2200      	movs	r2, #0
 800b574:	eba3 0308 	sub.w	r3, r3, r8
 800b578:	9305      	str	r3, [sp, #20]
 800b57a:	920a      	str	r2, [sp, #40]	@ 0x28
 800b57c:	f1c8 0300 	rsb	r3, r8, #0
 800b580:	e7e3      	b.n	800b54a <_dtoa_r+0x1d2>
 800b582:	2200      	movs	r2, #0
 800b584:	9208      	str	r2, [sp, #32]
 800b586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b588:	2a00      	cmp	r2, #0
 800b58a:	dc39      	bgt.n	800b600 <_dtoa_r+0x288>
 800b58c:	f04f 0b01 	mov.w	fp, #1
 800b590:	46da      	mov	sl, fp
 800b592:	465a      	mov	r2, fp
 800b594:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b598:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b59c:	2100      	movs	r1, #0
 800b59e:	2004      	movs	r0, #4
 800b5a0:	f100 0614 	add.w	r6, r0, #20
 800b5a4:	4296      	cmp	r6, r2
 800b5a6:	d930      	bls.n	800b60a <_dtoa_r+0x292>
 800b5a8:	6079      	str	r1, [r7, #4]
 800b5aa:	4648      	mov	r0, r9
 800b5ac:	9304      	str	r3, [sp, #16]
 800b5ae:	f000 fd39 	bl	800c024 <_Balloc>
 800b5b2:	9b04      	ldr	r3, [sp, #16]
 800b5b4:	4607      	mov	r7, r0
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d146      	bne.n	800b648 <_dtoa_r+0x2d0>
 800b5ba:	4b22      	ldr	r3, [pc, #136]	@ (800b644 <_dtoa_r+0x2cc>)
 800b5bc:	4602      	mov	r2, r0
 800b5be:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5c2:	e6f2      	b.n	800b3aa <_dtoa_r+0x32>
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	e7dd      	b.n	800b584 <_dtoa_r+0x20c>
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	9208      	str	r2, [sp, #32]
 800b5cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5ce:	eb08 0b02 	add.w	fp, r8, r2
 800b5d2:	f10b 0a01 	add.w	sl, fp, #1
 800b5d6:	4652      	mov	r2, sl
 800b5d8:	2a01      	cmp	r2, #1
 800b5da:	bfb8      	it	lt
 800b5dc:	2201      	movlt	r2, #1
 800b5de:	e7db      	b.n	800b598 <_dtoa_r+0x220>
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	e7f2      	b.n	800b5ca <_dtoa_r+0x252>
 800b5e4:	2401      	movs	r4, #1
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b5ec:	f04f 3bff 	mov.w	fp, #4294967295
 800b5f0:	2100      	movs	r1, #0
 800b5f2:	46da      	mov	sl, fp
 800b5f4:	2212      	movs	r2, #18
 800b5f6:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5f8:	e7ce      	b.n	800b598 <_dtoa_r+0x220>
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	9208      	str	r2, [sp, #32]
 800b5fe:	e7f5      	b.n	800b5ec <_dtoa_r+0x274>
 800b600:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800b604:	46da      	mov	sl, fp
 800b606:	465a      	mov	r2, fp
 800b608:	e7c6      	b.n	800b598 <_dtoa_r+0x220>
 800b60a:	3101      	adds	r1, #1
 800b60c:	0040      	lsls	r0, r0, #1
 800b60e:	e7c7      	b.n	800b5a0 <_dtoa_r+0x228>
 800b610:	636f4361 	.word	0x636f4361
 800b614:	3fd287a7 	.word	0x3fd287a7
 800b618:	8b60c8b3 	.word	0x8b60c8b3
 800b61c:	3fc68a28 	.word	0x3fc68a28
 800b620:	509f79fb 	.word	0x509f79fb
 800b624:	3fd34413 	.word	0x3fd34413
 800b628:	0800eb61 	.word	0x0800eb61
 800b62c:	0800eb78 	.word	0x0800eb78
 800b630:	7ff00000 	.word	0x7ff00000
 800b634:	0800eb5d 	.word	0x0800eb5d
 800b638:	0800eb31 	.word	0x0800eb31
 800b63c:	0800eb30 	.word	0x0800eb30
 800b640:	0800ec70 	.word	0x0800ec70
 800b644:	0800ebd0 	.word	0x0800ebd0
 800b648:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b64c:	f1ba 0f0e 	cmp.w	sl, #14
 800b650:	6010      	str	r0, [r2, #0]
 800b652:	d86f      	bhi.n	800b734 <_dtoa_r+0x3bc>
 800b654:	2c00      	cmp	r4, #0
 800b656:	d06d      	beq.n	800b734 <_dtoa_r+0x3bc>
 800b658:	f1b8 0f00 	cmp.w	r8, #0
 800b65c:	f340 80c2 	ble.w	800b7e4 <_dtoa_r+0x46c>
 800b660:	4aca      	ldr	r2, [pc, #808]	@ (800b98c <_dtoa_r+0x614>)
 800b662:	f008 010f 	and.w	r1, r8, #15
 800b666:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b66a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b66e:	ed92 7b00 	vldr	d7, [r2]
 800b672:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b676:	f000 80a9 	beq.w	800b7cc <_dtoa_r+0x454>
 800b67a:	4ac5      	ldr	r2, [pc, #788]	@ (800b990 <_dtoa_r+0x618>)
 800b67c:	ed92 6b08 	vldr	d6, [r2, #32]
 800b680:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b684:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b688:	f001 010f 	and.w	r1, r1, #15
 800b68c:	2203      	movs	r2, #3
 800b68e:	48c0      	ldr	r0, [pc, #768]	@ (800b990 <_dtoa_r+0x618>)
 800b690:	2900      	cmp	r1, #0
 800b692:	f040 809d 	bne.w	800b7d0 <_dtoa_r+0x458>
 800b696:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b69a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b69e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b6a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b6a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b6a8:	2900      	cmp	r1, #0
 800b6aa:	f000 80c1 	beq.w	800b830 <_dtoa_r+0x4b8>
 800b6ae:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b6b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ba:	f140 80b9 	bpl.w	800b830 <_dtoa_r+0x4b8>
 800b6be:	f1ba 0f00 	cmp.w	sl, #0
 800b6c2:	f000 80b5 	beq.w	800b830 <_dtoa_r+0x4b8>
 800b6c6:	f1bb 0f00 	cmp.w	fp, #0
 800b6ca:	dd31      	ble.n	800b730 <_dtoa_r+0x3b8>
 800b6cc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b6d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b6d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b6d8:	f108 31ff 	add.w	r1, r8, #4294967295
 800b6dc:	9104      	str	r1, [sp, #16]
 800b6de:	3201      	adds	r2, #1
 800b6e0:	465c      	mov	r4, fp
 800b6e2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b6e6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b6ea:	ee07 2a90 	vmov	s15, r2
 800b6ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b6f2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b6f6:	ee15 2a90 	vmov	r2, s11
 800b6fa:	ec51 0b15 	vmov	r0, r1, d5
 800b6fe:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b702:	2c00      	cmp	r4, #0
 800b704:	f040 8098 	bne.w	800b838 <_dtoa_r+0x4c0>
 800b708:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b70c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b710:	ec41 0b17 	vmov	d7, r0, r1
 800b714:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b71c:	f300 8261 	bgt.w	800bbe2 <_dtoa_r+0x86a>
 800b720:	eeb1 7b47 	vneg.f64	d7, d7
 800b724:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b72c:	f100 80f5 	bmi.w	800b91a <_dtoa_r+0x5a2>
 800b730:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b734:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b736:	2a00      	cmp	r2, #0
 800b738:	f2c0 812c 	blt.w	800b994 <_dtoa_r+0x61c>
 800b73c:	f1b8 0f0e 	cmp.w	r8, #14
 800b740:	f300 8128 	bgt.w	800b994 <_dtoa_r+0x61c>
 800b744:	4b91      	ldr	r3, [pc, #580]	@ (800b98c <_dtoa_r+0x614>)
 800b746:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b74a:	ed93 6b00 	vldr	d6, [r3]
 800b74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b750:	2b00      	cmp	r3, #0
 800b752:	da03      	bge.n	800b75c <_dtoa_r+0x3e4>
 800b754:	f1ba 0f00 	cmp.w	sl, #0
 800b758:	f340 80d2 	ble.w	800b900 <_dtoa_r+0x588>
 800b75c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b760:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b764:	463e      	mov	r6, r7
 800b766:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b76a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b76e:	ee15 3a10 	vmov	r3, s10
 800b772:	3330      	adds	r3, #48	@ 0x30
 800b774:	f806 3b01 	strb.w	r3, [r6], #1
 800b778:	1bf3      	subs	r3, r6, r7
 800b77a:	459a      	cmp	sl, r3
 800b77c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b780:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b784:	f040 80f8 	bne.w	800b978 <_dtoa_r+0x600>
 800b788:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b78c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b794:	f300 80dd 	bgt.w	800b952 <_dtoa_r+0x5da>
 800b798:	eeb4 7b46 	vcmp.f64	d7, d6
 800b79c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a0:	d104      	bne.n	800b7ac <_dtoa_r+0x434>
 800b7a2:	ee15 3a10 	vmov	r3, s10
 800b7a6:	07db      	lsls	r3, r3, #31
 800b7a8:	f100 80d3 	bmi.w	800b952 <_dtoa_r+0x5da>
 800b7ac:	9901      	ldr	r1, [sp, #4]
 800b7ae:	4648      	mov	r0, r9
 800b7b0:	f000 fc78 	bl	800c0a4 <_Bfree>
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7b8:	7033      	strb	r3, [r6, #0]
 800b7ba:	f108 0301 	add.w	r3, r8, #1
 800b7be:	6013      	str	r3, [r2, #0]
 800b7c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	f000 8304 	beq.w	800bdd0 <_dtoa_r+0xa58>
 800b7c8:	601e      	str	r6, [r3, #0]
 800b7ca:	e301      	b.n	800bdd0 <_dtoa_r+0xa58>
 800b7cc:	2202      	movs	r2, #2
 800b7ce:	e75e      	b.n	800b68e <_dtoa_r+0x316>
 800b7d0:	07cc      	lsls	r4, r1, #31
 800b7d2:	d504      	bpl.n	800b7de <_dtoa_r+0x466>
 800b7d4:	ed90 6b00 	vldr	d6, [r0]
 800b7d8:	3201      	adds	r2, #1
 800b7da:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b7de:	1049      	asrs	r1, r1, #1
 800b7e0:	3008      	adds	r0, #8
 800b7e2:	e755      	b.n	800b690 <_dtoa_r+0x318>
 800b7e4:	d022      	beq.n	800b82c <_dtoa_r+0x4b4>
 800b7e6:	f1c8 0100 	rsb	r1, r8, #0
 800b7ea:	4a68      	ldr	r2, [pc, #416]	@ (800b98c <_dtoa_r+0x614>)
 800b7ec:	f001 000f 	and.w	r0, r1, #15
 800b7f0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b7f4:	ed92 7b00 	vldr	d7, [r2]
 800b7f8:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b7fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b800:	4863      	ldr	r0, [pc, #396]	@ (800b990 <_dtoa_r+0x618>)
 800b802:	1109      	asrs	r1, r1, #4
 800b804:	2400      	movs	r4, #0
 800b806:	2202      	movs	r2, #2
 800b808:	b929      	cbnz	r1, 800b816 <_dtoa_r+0x49e>
 800b80a:	2c00      	cmp	r4, #0
 800b80c:	f43f af49 	beq.w	800b6a2 <_dtoa_r+0x32a>
 800b810:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b814:	e745      	b.n	800b6a2 <_dtoa_r+0x32a>
 800b816:	07ce      	lsls	r6, r1, #31
 800b818:	d505      	bpl.n	800b826 <_dtoa_r+0x4ae>
 800b81a:	ed90 6b00 	vldr	d6, [r0]
 800b81e:	3201      	adds	r2, #1
 800b820:	2401      	movs	r4, #1
 800b822:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b826:	1049      	asrs	r1, r1, #1
 800b828:	3008      	adds	r0, #8
 800b82a:	e7ed      	b.n	800b808 <_dtoa_r+0x490>
 800b82c:	2202      	movs	r2, #2
 800b82e:	e738      	b.n	800b6a2 <_dtoa_r+0x32a>
 800b830:	f8cd 8010 	str.w	r8, [sp, #16]
 800b834:	4654      	mov	r4, sl
 800b836:	e754      	b.n	800b6e2 <_dtoa_r+0x36a>
 800b838:	4a54      	ldr	r2, [pc, #336]	@ (800b98c <_dtoa_r+0x614>)
 800b83a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b83e:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b842:	9a08      	ldr	r2, [sp, #32]
 800b844:	ec41 0b17 	vmov	d7, r0, r1
 800b848:	443c      	add	r4, r7
 800b84a:	b34a      	cbz	r2, 800b8a0 <_dtoa_r+0x528>
 800b84c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b850:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b854:	463e      	mov	r6, r7
 800b856:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b85a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b85e:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b862:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b866:	ee14 2a90 	vmov	r2, s9
 800b86a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b86e:	3230      	adds	r2, #48	@ 0x30
 800b870:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b874:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b87c:	f806 2b01 	strb.w	r2, [r6], #1
 800b880:	d438      	bmi.n	800b8f4 <_dtoa_r+0x57c>
 800b882:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b886:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b88e:	d462      	bmi.n	800b956 <_dtoa_r+0x5de>
 800b890:	42a6      	cmp	r6, r4
 800b892:	f43f af4d 	beq.w	800b730 <_dtoa_r+0x3b8>
 800b896:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b89a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b89e:	e7e0      	b.n	800b862 <_dtoa_r+0x4ea>
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	463e      	mov	r6, r7
 800b8a4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b8a8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b8ac:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b8b0:	ee14 2a90 	vmov	r2, s9
 800b8b4:	3230      	adds	r2, #48	@ 0x30
 800b8b6:	f806 2b01 	strb.w	r2, [r6], #1
 800b8ba:	42a6      	cmp	r6, r4
 800b8bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b8c0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b8c4:	d119      	bne.n	800b8fa <_dtoa_r+0x582>
 800b8c6:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b8ca:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b8ce:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b8d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d6:	dc3e      	bgt.n	800b956 <_dtoa_r+0x5de>
 800b8d8:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b8dc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b8e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8e4:	f57f af24 	bpl.w	800b730 <_dtoa_r+0x3b8>
 800b8e8:	460e      	mov	r6, r1
 800b8ea:	3901      	subs	r1, #1
 800b8ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b8f0:	2b30      	cmp	r3, #48	@ 0x30
 800b8f2:	d0f9      	beq.n	800b8e8 <_dtoa_r+0x570>
 800b8f4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b8f8:	e758      	b.n	800b7ac <_dtoa_r+0x434>
 800b8fa:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b8fe:	e7d5      	b.n	800b8ac <_dtoa_r+0x534>
 800b900:	d10b      	bne.n	800b91a <_dtoa_r+0x5a2>
 800b902:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b906:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b90a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b90e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b916:	f2c0 8161 	blt.w	800bbdc <_dtoa_r+0x864>
 800b91a:	2400      	movs	r4, #0
 800b91c:	4625      	mov	r5, r4
 800b91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b920:	43db      	mvns	r3, r3
 800b922:	9304      	str	r3, [sp, #16]
 800b924:	463e      	mov	r6, r7
 800b926:	f04f 0800 	mov.w	r8, #0
 800b92a:	4621      	mov	r1, r4
 800b92c:	4648      	mov	r0, r9
 800b92e:	f000 fbb9 	bl	800c0a4 <_Bfree>
 800b932:	2d00      	cmp	r5, #0
 800b934:	d0de      	beq.n	800b8f4 <_dtoa_r+0x57c>
 800b936:	f1b8 0f00 	cmp.w	r8, #0
 800b93a:	d005      	beq.n	800b948 <_dtoa_r+0x5d0>
 800b93c:	45a8      	cmp	r8, r5
 800b93e:	d003      	beq.n	800b948 <_dtoa_r+0x5d0>
 800b940:	4641      	mov	r1, r8
 800b942:	4648      	mov	r0, r9
 800b944:	f000 fbae 	bl	800c0a4 <_Bfree>
 800b948:	4629      	mov	r1, r5
 800b94a:	4648      	mov	r0, r9
 800b94c:	f000 fbaa 	bl	800c0a4 <_Bfree>
 800b950:	e7d0      	b.n	800b8f4 <_dtoa_r+0x57c>
 800b952:	f8cd 8010 	str.w	r8, [sp, #16]
 800b956:	4633      	mov	r3, r6
 800b958:	461e      	mov	r6, r3
 800b95a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b95e:	2a39      	cmp	r2, #57	@ 0x39
 800b960:	d106      	bne.n	800b970 <_dtoa_r+0x5f8>
 800b962:	429f      	cmp	r7, r3
 800b964:	d1f8      	bne.n	800b958 <_dtoa_r+0x5e0>
 800b966:	9a04      	ldr	r2, [sp, #16]
 800b968:	3201      	adds	r2, #1
 800b96a:	9204      	str	r2, [sp, #16]
 800b96c:	2230      	movs	r2, #48	@ 0x30
 800b96e:	703a      	strb	r2, [r7, #0]
 800b970:	781a      	ldrb	r2, [r3, #0]
 800b972:	3201      	adds	r2, #1
 800b974:	701a      	strb	r2, [r3, #0]
 800b976:	e7bd      	b.n	800b8f4 <_dtoa_r+0x57c>
 800b978:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b97c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b984:	f47f aeef 	bne.w	800b766 <_dtoa_r+0x3ee>
 800b988:	e710      	b.n	800b7ac <_dtoa_r+0x434>
 800b98a:	bf00      	nop
 800b98c:	0800ec70 	.word	0x0800ec70
 800b990:	0800ec48 	.word	0x0800ec48
 800b994:	9908      	ldr	r1, [sp, #32]
 800b996:	2900      	cmp	r1, #0
 800b998:	f000 80e3 	beq.w	800bb62 <_dtoa_r+0x7ea>
 800b99c:	9907      	ldr	r1, [sp, #28]
 800b99e:	2901      	cmp	r1, #1
 800b9a0:	f300 80c8 	bgt.w	800bb34 <_dtoa_r+0x7bc>
 800b9a4:	2d00      	cmp	r5, #0
 800b9a6:	f000 80c1 	beq.w	800bb2c <_dtoa_r+0x7b4>
 800b9aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b9ae:	9e05      	ldr	r6, [sp, #20]
 800b9b0:	461c      	mov	r4, r3
 800b9b2:	9304      	str	r3, [sp, #16]
 800b9b4:	9b05      	ldr	r3, [sp, #20]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	9305      	str	r3, [sp, #20]
 800b9ba:	9b06      	ldr	r3, [sp, #24]
 800b9bc:	2101      	movs	r1, #1
 800b9be:	4413      	add	r3, r2
 800b9c0:	4648      	mov	r0, r9
 800b9c2:	9306      	str	r3, [sp, #24]
 800b9c4:	f000 fc22 	bl	800c20c <__i2b>
 800b9c8:	9b04      	ldr	r3, [sp, #16]
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	b166      	cbz	r6, 800b9e8 <_dtoa_r+0x670>
 800b9ce:	9a06      	ldr	r2, [sp, #24]
 800b9d0:	2a00      	cmp	r2, #0
 800b9d2:	dd09      	ble.n	800b9e8 <_dtoa_r+0x670>
 800b9d4:	42b2      	cmp	r2, r6
 800b9d6:	9905      	ldr	r1, [sp, #20]
 800b9d8:	bfa8      	it	ge
 800b9da:	4632      	movge	r2, r6
 800b9dc:	1a89      	subs	r1, r1, r2
 800b9de:	9105      	str	r1, [sp, #20]
 800b9e0:	9906      	ldr	r1, [sp, #24]
 800b9e2:	1ab6      	subs	r6, r6, r2
 800b9e4:	1a8a      	subs	r2, r1, r2
 800b9e6:	9206      	str	r2, [sp, #24]
 800b9e8:	b1fb      	cbz	r3, 800ba2a <_dtoa_r+0x6b2>
 800b9ea:	9a08      	ldr	r2, [sp, #32]
 800b9ec:	2a00      	cmp	r2, #0
 800b9ee:	f000 80bc 	beq.w	800bb6a <_dtoa_r+0x7f2>
 800b9f2:	b19c      	cbz	r4, 800ba1c <_dtoa_r+0x6a4>
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9fc:	f000 fcc6 	bl	800c38c <__pow5mult>
 800ba00:	9a01      	ldr	r2, [sp, #4]
 800ba02:	4601      	mov	r1, r0
 800ba04:	4605      	mov	r5, r0
 800ba06:	4648      	mov	r0, r9
 800ba08:	f000 fc16 	bl	800c238 <__multiply>
 800ba0c:	9901      	ldr	r1, [sp, #4]
 800ba0e:	9004      	str	r0, [sp, #16]
 800ba10:	4648      	mov	r0, r9
 800ba12:	f000 fb47 	bl	800c0a4 <_Bfree>
 800ba16:	9a04      	ldr	r2, [sp, #16]
 800ba18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba1a:	9201      	str	r2, [sp, #4]
 800ba1c:	1b1a      	subs	r2, r3, r4
 800ba1e:	d004      	beq.n	800ba2a <_dtoa_r+0x6b2>
 800ba20:	9901      	ldr	r1, [sp, #4]
 800ba22:	4648      	mov	r0, r9
 800ba24:	f000 fcb2 	bl	800c38c <__pow5mult>
 800ba28:	9001      	str	r0, [sp, #4]
 800ba2a:	2101      	movs	r1, #1
 800ba2c:	4648      	mov	r0, r9
 800ba2e:	f000 fbed 	bl	800c20c <__i2b>
 800ba32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba34:	4604      	mov	r4, r0
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	f000 81d0 	beq.w	800bddc <_dtoa_r+0xa64>
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	4601      	mov	r1, r0
 800ba40:	4648      	mov	r0, r9
 800ba42:	f000 fca3 	bl	800c38c <__pow5mult>
 800ba46:	9b07      	ldr	r3, [sp, #28]
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	f300 8095 	bgt.w	800bb7a <_dtoa_r+0x802>
 800ba50:	9b02      	ldr	r3, [sp, #8]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	f040 808b 	bne.w	800bb6e <_dtoa_r+0x7f6>
 800ba58:	9b03      	ldr	r3, [sp, #12]
 800ba5a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ba5e:	2a00      	cmp	r2, #0
 800ba60:	f040 8087 	bne.w	800bb72 <_dtoa_r+0x7fa>
 800ba64:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ba68:	0d12      	lsrs	r2, r2, #20
 800ba6a:	0512      	lsls	r2, r2, #20
 800ba6c:	2a00      	cmp	r2, #0
 800ba6e:	f000 8082 	beq.w	800bb76 <_dtoa_r+0x7fe>
 800ba72:	9b05      	ldr	r3, [sp, #20]
 800ba74:	3301      	adds	r3, #1
 800ba76:	9305      	str	r3, [sp, #20]
 800ba78:	9b06      	ldr	r3, [sp, #24]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	9306      	str	r3, [sp, #24]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 81af 	beq.w	800bde8 <_dtoa_r+0xa70>
 800ba8a:	6922      	ldr	r2, [r4, #16]
 800ba8c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ba90:	6910      	ldr	r0, [r2, #16]
 800ba92:	f000 fb6f 	bl	800c174 <__hi0bits>
 800ba96:	f1c0 0020 	rsb	r0, r0, #32
 800ba9a:	9b06      	ldr	r3, [sp, #24]
 800ba9c:	4418      	add	r0, r3
 800ba9e:	f010 001f 	ands.w	r0, r0, #31
 800baa2:	d076      	beq.n	800bb92 <_dtoa_r+0x81a>
 800baa4:	f1c0 0220 	rsb	r2, r0, #32
 800baa8:	2a04      	cmp	r2, #4
 800baaa:	dd69      	ble.n	800bb80 <_dtoa_r+0x808>
 800baac:	9b05      	ldr	r3, [sp, #20]
 800baae:	f1c0 001c 	rsb	r0, r0, #28
 800bab2:	4403      	add	r3, r0
 800bab4:	9305      	str	r3, [sp, #20]
 800bab6:	9b06      	ldr	r3, [sp, #24]
 800bab8:	4406      	add	r6, r0
 800baba:	4403      	add	r3, r0
 800babc:	9306      	str	r3, [sp, #24]
 800babe:	9b05      	ldr	r3, [sp, #20]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	dd05      	ble.n	800bad0 <_dtoa_r+0x758>
 800bac4:	9901      	ldr	r1, [sp, #4]
 800bac6:	461a      	mov	r2, r3
 800bac8:	4648      	mov	r0, r9
 800baca:	f000 fcb9 	bl	800c440 <__lshift>
 800bace:	9001      	str	r0, [sp, #4]
 800bad0:	9b06      	ldr	r3, [sp, #24]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	dd05      	ble.n	800bae2 <_dtoa_r+0x76a>
 800bad6:	4621      	mov	r1, r4
 800bad8:	461a      	mov	r2, r3
 800bada:	4648      	mov	r0, r9
 800badc:	f000 fcb0 	bl	800c440 <__lshift>
 800bae0:	4604      	mov	r4, r0
 800bae2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d056      	beq.n	800bb96 <_dtoa_r+0x81e>
 800bae8:	9801      	ldr	r0, [sp, #4]
 800baea:	4621      	mov	r1, r4
 800baec:	f000 fd14 	bl	800c518 <__mcmp>
 800baf0:	2800      	cmp	r0, #0
 800baf2:	da50      	bge.n	800bb96 <_dtoa_r+0x81e>
 800baf4:	f108 33ff 	add.w	r3, r8, #4294967295
 800baf8:	9304      	str	r3, [sp, #16]
 800bafa:	9901      	ldr	r1, [sp, #4]
 800bafc:	2300      	movs	r3, #0
 800bafe:	220a      	movs	r2, #10
 800bb00:	4648      	mov	r0, r9
 800bb02:	f000 faf1 	bl	800c0e8 <__multadd>
 800bb06:	9b08      	ldr	r3, [sp, #32]
 800bb08:	9001      	str	r0, [sp, #4]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	f000 816e 	beq.w	800bdec <_dtoa_r+0xa74>
 800bb10:	4629      	mov	r1, r5
 800bb12:	2300      	movs	r3, #0
 800bb14:	220a      	movs	r2, #10
 800bb16:	4648      	mov	r0, r9
 800bb18:	f000 fae6 	bl	800c0e8 <__multadd>
 800bb1c:	f1bb 0f00 	cmp.w	fp, #0
 800bb20:	4605      	mov	r5, r0
 800bb22:	dc64      	bgt.n	800bbee <_dtoa_r+0x876>
 800bb24:	9b07      	ldr	r3, [sp, #28]
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	dc3e      	bgt.n	800bba8 <_dtoa_r+0x830>
 800bb2a:	e060      	b.n	800bbee <_dtoa_r+0x876>
 800bb2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb2e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bb32:	e73c      	b.n	800b9ae <_dtoa_r+0x636>
 800bb34:	f10a 34ff 	add.w	r4, sl, #4294967295
 800bb38:	42a3      	cmp	r3, r4
 800bb3a:	bfbf      	itttt	lt
 800bb3c:	1ae2      	sublt	r2, r4, r3
 800bb3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bb40:	189b      	addlt	r3, r3, r2
 800bb42:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800bb44:	bfae      	itee	ge
 800bb46:	1b1c      	subge	r4, r3, r4
 800bb48:	4623      	movlt	r3, r4
 800bb4a:	2400      	movlt	r4, #0
 800bb4c:	f1ba 0f00 	cmp.w	sl, #0
 800bb50:	bfb5      	itete	lt
 800bb52:	9a05      	ldrlt	r2, [sp, #20]
 800bb54:	9e05      	ldrge	r6, [sp, #20]
 800bb56:	eba2 060a 	sublt.w	r6, r2, sl
 800bb5a:	4652      	movge	r2, sl
 800bb5c:	bfb8      	it	lt
 800bb5e:	2200      	movlt	r2, #0
 800bb60:	e727      	b.n	800b9b2 <_dtoa_r+0x63a>
 800bb62:	9e05      	ldr	r6, [sp, #20]
 800bb64:	9d08      	ldr	r5, [sp, #32]
 800bb66:	461c      	mov	r4, r3
 800bb68:	e730      	b.n	800b9cc <_dtoa_r+0x654>
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	e758      	b.n	800ba20 <_dtoa_r+0x6a8>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	e786      	b.n	800ba80 <_dtoa_r+0x708>
 800bb72:	9b02      	ldr	r3, [sp, #8]
 800bb74:	e784      	b.n	800ba80 <_dtoa_r+0x708>
 800bb76:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bb78:	e783      	b.n	800ba82 <_dtoa_r+0x70a>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb7e:	e784      	b.n	800ba8a <_dtoa_r+0x712>
 800bb80:	d09d      	beq.n	800babe <_dtoa_r+0x746>
 800bb82:	9b05      	ldr	r3, [sp, #20]
 800bb84:	321c      	adds	r2, #28
 800bb86:	4413      	add	r3, r2
 800bb88:	9305      	str	r3, [sp, #20]
 800bb8a:	9b06      	ldr	r3, [sp, #24]
 800bb8c:	4416      	add	r6, r2
 800bb8e:	4413      	add	r3, r2
 800bb90:	e794      	b.n	800babc <_dtoa_r+0x744>
 800bb92:	4602      	mov	r2, r0
 800bb94:	e7f5      	b.n	800bb82 <_dtoa_r+0x80a>
 800bb96:	f1ba 0f00 	cmp.w	sl, #0
 800bb9a:	f8cd 8010 	str.w	r8, [sp, #16]
 800bb9e:	46d3      	mov	fp, sl
 800bba0:	dc21      	bgt.n	800bbe6 <_dtoa_r+0x86e>
 800bba2:	9b07      	ldr	r3, [sp, #28]
 800bba4:	2b02      	cmp	r3, #2
 800bba6:	dd1e      	ble.n	800bbe6 <_dtoa_r+0x86e>
 800bba8:	f1bb 0f00 	cmp.w	fp, #0
 800bbac:	f47f aeb7 	bne.w	800b91e <_dtoa_r+0x5a6>
 800bbb0:	4621      	mov	r1, r4
 800bbb2:	465b      	mov	r3, fp
 800bbb4:	2205      	movs	r2, #5
 800bbb6:	4648      	mov	r0, r9
 800bbb8:	f000 fa96 	bl	800c0e8 <__multadd>
 800bbbc:	4601      	mov	r1, r0
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	9801      	ldr	r0, [sp, #4]
 800bbc2:	f000 fca9 	bl	800c518 <__mcmp>
 800bbc6:	2800      	cmp	r0, #0
 800bbc8:	f77f aea9 	ble.w	800b91e <_dtoa_r+0x5a6>
 800bbcc:	463e      	mov	r6, r7
 800bbce:	2331      	movs	r3, #49	@ 0x31
 800bbd0:	f806 3b01 	strb.w	r3, [r6], #1
 800bbd4:	9b04      	ldr	r3, [sp, #16]
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	e6a4      	b.n	800b926 <_dtoa_r+0x5ae>
 800bbdc:	f8cd 8010 	str.w	r8, [sp, #16]
 800bbe0:	4654      	mov	r4, sl
 800bbe2:	4625      	mov	r5, r4
 800bbe4:	e7f2      	b.n	800bbcc <_dtoa_r+0x854>
 800bbe6:	9b08      	ldr	r3, [sp, #32]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	f000 8103 	beq.w	800bdf4 <_dtoa_r+0xa7c>
 800bbee:	2e00      	cmp	r6, #0
 800bbf0:	dd05      	ble.n	800bbfe <_dtoa_r+0x886>
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	4632      	mov	r2, r6
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	f000 fc22 	bl	800c440 <__lshift>
 800bbfc:	4605      	mov	r5, r0
 800bbfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d058      	beq.n	800bcb6 <_dtoa_r+0x93e>
 800bc04:	6869      	ldr	r1, [r5, #4]
 800bc06:	4648      	mov	r0, r9
 800bc08:	f000 fa0c 	bl	800c024 <_Balloc>
 800bc0c:	4606      	mov	r6, r0
 800bc0e:	b928      	cbnz	r0, 800bc1c <_dtoa_r+0x8a4>
 800bc10:	4b82      	ldr	r3, [pc, #520]	@ (800be1c <_dtoa_r+0xaa4>)
 800bc12:	4602      	mov	r2, r0
 800bc14:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc18:	f7ff bbc7 	b.w	800b3aa <_dtoa_r+0x32>
 800bc1c:	692a      	ldr	r2, [r5, #16]
 800bc1e:	3202      	adds	r2, #2
 800bc20:	0092      	lsls	r2, r2, #2
 800bc22:	f105 010c 	add.w	r1, r5, #12
 800bc26:	300c      	adds	r0, #12
 800bc28:	f7ff fb0f 	bl	800b24a <memcpy>
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	4631      	mov	r1, r6
 800bc30:	4648      	mov	r0, r9
 800bc32:	f000 fc05 	bl	800c440 <__lshift>
 800bc36:	1c7b      	adds	r3, r7, #1
 800bc38:	9305      	str	r3, [sp, #20]
 800bc3a:	eb07 030b 	add.w	r3, r7, fp
 800bc3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc40:	9b02      	ldr	r3, [sp, #8]
 800bc42:	f003 0301 	and.w	r3, r3, #1
 800bc46:	46a8      	mov	r8, r5
 800bc48:	9308      	str	r3, [sp, #32]
 800bc4a:	4605      	mov	r5, r0
 800bc4c:	9b05      	ldr	r3, [sp, #20]
 800bc4e:	9801      	ldr	r0, [sp, #4]
 800bc50:	4621      	mov	r1, r4
 800bc52:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc56:	f7ff fb06 	bl	800b266 <quorem>
 800bc5a:	4641      	mov	r1, r8
 800bc5c:	9002      	str	r0, [sp, #8]
 800bc5e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bc62:	9801      	ldr	r0, [sp, #4]
 800bc64:	f000 fc58 	bl	800c518 <__mcmp>
 800bc68:	462a      	mov	r2, r5
 800bc6a:	9006      	str	r0, [sp, #24]
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	4648      	mov	r0, r9
 800bc70:	f000 fc6e 	bl	800c550 <__mdiff>
 800bc74:	68c2      	ldr	r2, [r0, #12]
 800bc76:	4606      	mov	r6, r0
 800bc78:	b9fa      	cbnz	r2, 800bcba <_dtoa_r+0x942>
 800bc7a:	4601      	mov	r1, r0
 800bc7c:	9801      	ldr	r0, [sp, #4]
 800bc7e:	f000 fc4b 	bl	800c518 <__mcmp>
 800bc82:	4602      	mov	r2, r0
 800bc84:	4631      	mov	r1, r6
 800bc86:	4648      	mov	r0, r9
 800bc88:	920a      	str	r2, [sp, #40]	@ 0x28
 800bc8a:	f000 fa0b 	bl	800c0a4 <_Bfree>
 800bc8e:	9b07      	ldr	r3, [sp, #28]
 800bc90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc92:	9e05      	ldr	r6, [sp, #20]
 800bc94:	ea43 0102 	orr.w	r1, r3, r2
 800bc98:	9b08      	ldr	r3, [sp, #32]
 800bc9a:	4319      	orrs	r1, r3
 800bc9c:	d10f      	bne.n	800bcbe <_dtoa_r+0x946>
 800bc9e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bca2:	d028      	beq.n	800bcf6 <_dtoa_r+0x97e>
 800bca4:	9b06      	ldr	r3, [sp, #24]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	dd02      	ble.n	800bcb0 <_dtoa_r+0x938>
 800bcaa:	9b02      	ldr	r3, [sp, #8]
 800bcac:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bcb0:	f88b a000 	strb.w	sl, [fp]
 800bcb4:	e639      	b.n	800b92a <_dtoa_r+0x5b2>
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	e7bd      	b.n	800bc36 <_dtoa_r+0x8be>
 800bcba:	2201      	movs	r2, #1
 800bcbc:	e7e2      	b.n	800bc84 <_dtoa_r+0x90c>
 800bcbe:	9b06      	ldr	r3, [sp, #24]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	db04      	blt.n	800bcce <_dtoa_r+0x956>
 800bcc4:	9907      	ldr	r1, [sp, #28]
 800bcc6:	430b      	orrs	r3, r1
 800bcc8:	9908      	ldr	r1, [sp, #32]
 800bcca:	430b      	orrs	r3, r1
 800bccc:	d120      	bne.n	800bd10 <_dtoa_r+0x998>
 800bcce:	2a00      	cmp	r2, #0
 800bcd0:	ddee      	ble.n	800bcb0 <_dtoa_r+0x938>
 800bcd2:	9901      	ldr	r1, [sp, #4]
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	4648      	mov	r0, r9
 800bcd8:	f000 fbb2 	bl	800c440 <__lshift>
 800bcdc:	4621      	mov	r1, r4
 800bcde:	9001      	str	r0, [sp, #4]
 800bce0:	f000 fc1a 	bl	800c518 <__mcmp>
 800bce4:	2800      	cmp	r0, #0
 800bce6:	dc03      	bgt.n	800bcf0 <_dtoa_r+0x978>
 800bce8:	d1e2      	bne.n	800bcb0 <_dtoa_r+0x938>
 800bcea:	f01a 0f01 	tst.w	sl, #1
 800bcee:	d0df      	beq.n	800bcb0 <_dtoa_r+0x938>
 800bcf0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bcf4:	d1d9      	bne.n	800bcaa <_dtoa_r+0x932>
 800bcf6:	2339      	movs	r3, #57	@ 0x39
 800bcf8:	f88b 3000 	strb.w	r3, [fp]
 800bcfc:	4633      	mov	r3, r6
 800bcfe:	461e      	mov	r6, r3
 800bd00:	3b01      	subs	r3, #1
 800bd02:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd06:	2a39      	cmp	r2, #57	@ 0x39
 800bd08:	d053      	beq.n	800bdb2 <_dtoa_r+0xa3a>
 800bd0a:	3201      	adds	r2, #1
 800bd0c:	701a      	strb	r2, [r3, #0]
 800bd0e:	e60c      	b.n	800b92a <_dtoa_r+0x5b2>
 800bd10:	2a00      	cmp	r2, #0
 800bd12:	dd07      	ble.n	800bd24 <_dtoa_r+0x9ac>
 800bd14:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd18:	d0ed      	beq.n	800bcf6 <_dtoa_r+0x97e>
 800bd1a:	f10a 0301 	add.w	r3, sl, #1
 800bd1e:	f88b 3000 	strb.w	r3, [fp]
 800bd22:	e602      	b.n	800b92a <_dtoa_r+0x5b2>
 800bd24:	9b05      	ldr	r3, [sp, #20]
 800bd26:	9a05      	ldr	r2, [sp, #20]
 800bd28:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bd2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d029      	beq.n	800bd86 <_dtoa_r+0xa0e>
 800bd32:	9901      	ldr	r1, [sp, #4]
 800bd34:	2300      	movs	r3, #0
 800bd36:	220a      	movs	r2, #10
 800bd38:	4648      	mov	r0, r9
 800bd3a:	f000 f9d5 	bl	800c0e8 <__multadd>
 800bd3e:	45a8      	cmp	r8, r5
 800bd40:	9001      	str	r0, [sp, #4]
 800bd42:	f04f 0300 	mov.w	r3, #0
 800bd46:	f04f 020a 	mov.w	r2, #10
 800bd4a:	4641      	mov	r1, r8
 800bd4c:	4648      	mov	r0, r9
 800bd4e:	d107      	bne.n	800bd60 <_dtoa_r+0x9e8>
 800bd50:	f000 f9ca 	bl	800c0e8 <__multadd>
 800bd54:	4680      	mov	r8, r0
 800bd56:	4605      	mov	r5, r0
 800bd58:	9b05      	ldr	r3, [sp, #20]
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	9305      	str	r3, [sp, #20]
 800bd5e:	e775      	b.n	800bc4c <_dtoa_r+0x8d4>
 800bd60:	f000 f9c2 	bl	800c0e8 <__multadd>
 800bd64:	4629      	mov	r1, r5
 800bd66:	4680      	mov	r8, r0
 800bd68:	2300      	movs	r3, #0
 800bd6a:	220a      	movs	r2, #10
 800bd6c:	4648      	mov	r0, r9
 800bd6e:	f000 f9bb 	bl	800c0e8 <__multadd>
 800bd72:	4605      	mov	r5, r0
 800bd74:	e7f0      	b.n	800bd58 <_dtoa_r+0x9e0>
 800bd76:	f1bb 0f00 	cmp.w	fp, #0
 800bd7a:	bfcc      	ite	gt
 800bd7c:	465e      	movgt	r6, fp
 800bd7e:	2601      	movle	r6, #1
 800bd80:	443e      	add	r6, r7
 800bd82:	f04f 0800 	mov.w	r8, #0
 800bd86:	9901      	ldr	r1, [sp, #4]
 800bd88:	2201      	movs	r2, #1
 800bd8a:	4648      	mov	r0, r9
 800bd8c:	f000 fb58 	bl	800c440 <__lshift>
 800bd90:	4621      	mov	r1, r4
 800bd92:	9001      	str	r0, [sp, #4]
 800bd94:	f000 fbc0 	bl	800c518 <__mcmp>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	dcaf      	bgt.n	800bcfc <_dtoa_r+0x984>
 800bd9c:	d102      	bne.n	800bda4 <_dtoa_r+0xa2c>
 800bd9e:	f01a 0f01 	tst.w	sl, #1
 800bda2:	d1ab      	bne.n	800bcfc <_dtoa_r+0x984>
 800bda4:	4633      	mov	r3, r6
 800bda6:	461e      	mov	r6, r3
 800bda8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdac:	2a30      	cmp	r2, #48	@ 0x30
 800bdae:	d0fa      	beq.n	800bda6 <_dtoa_r+0xa2e>
 800bdb0:	e5bb      	b.n	800b92a <_dtoa_r+0x5b2>
 800bdb2:	429f      	cmp	r7, r3
 800bdb4:	d1a3      	bne.n	800bcfe <_dtoa_r+0x986>
 800bdb6:	9b04      	ldr	r3, [sp, #16]
 800bdb8:	3301      	adds	r3, #1
 800bdba:	9304      	str	r3, [sp, #16]
 800bdbc:	2331      	movs	r3, #49	@ 0x31
 800bdbe:	703b      	strb	r3, [r7, #0]
 800bdc0:	e5b3      	b.n	800b92a <_dtoa_r+0x5b2>
 800bdc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bdc4:	4f16      	ldr	r7, [pc, #88]	@ (800be20 <_dtoa_r+0xaa8>)
 800bdc6:	b11b      	cbz	r3, 800bdd0 <_dtoa_r+0xa58>
 800bdc8:	f107 0308 	add.w	r3, r7, #8
 800bdcc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	4638      	mov	r0, r7
 800bdd2:	b011      	add	sp, #68	@ 0x44
 800bdd4:	ecbd 8b02 	vpop	{d8}
 800bdd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bddc:	9b07      	ldr	r3, [sp, #28]
 800bdde:	2b01      	cmp	r3, #1
 800bde0:	f77f ae36 	ble.w	800ba50 <_dtoa_r+0x6d8>
 800bde4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bde6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bde8:	2001      	movs	r0, #1
 800bdea:	e656      	b.n	800ba9a <_dtoa_r+0x722>
 800bdec:	f1bb 0f00 	cmp.w	fp, #0
 800bdf0:	f77f aed7 	ble.w	800bba2 <_dtoa_r+0x82a>
 800bdf4:	463e      	mov	r6, r7
 800bdf6:	9801      	ldr	r0, [sp, #4]
 800bdf8:	4621      	mov	r1, r4
 800bdfa:	f7ff fa34 	bl	800b266 <quorem>
 800bdfe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800be02:	f806 ab01 	strb.w	sl, [r6], #1
 800be06:	1bf2      	subs	r2, r6, r7
 800be08:	4593      	cmp	fp, r2
 800be0a:	ddb4      	ble.n	800bd76 <_dtoa_r+0x9fe>
 800be0c:	9901      	ldr	r1, [sp, #4]
 800be0e:	2300      	movs	r3, #0
 800be10:	220a      	movs	r2, #10
 800be12:	4648      	mov	r0, r9
 800be14:	f000 f968 	bl	800c0e8 <__multadd>
 800be18:	9001      	str	r0, [sp, #4]
 800be1a:	e7ec      	b.n	800bdf6 <_dtoa_r+0xa7e>
 800be1c:	0800ebd0 	.word	0x0800ebd0
 800be20:	0800eb54 	.word	0x0800eb54

0800be24 <_free_r>:
 800be24:	b538      	push	{r3, r4, r5, lr}
 800be26:	4605      	mov	r5, r0
 800be28:	2900      	cmp	r1, #0
 800be2a:	d041      	beq.n	800beb0 <_free_r+0x8c>
 800be2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be30:	1f0c      	subs	r4, r1, #4
 800be32:	2b00      	cmp	r3, #0
 800be34:	bfb8      	it	lt
 800be36:	18e4      	addlt	r4, r4, r3
 800be38:	f000 f8e8 	bl	800c00c <__malloc_lock>
 800be3c:	4a1d      	ldr	r2, [pc, #116]	@ (800beb4 <_free_r+0x90>)
 800be3e:	6813      	ldr	r3, [r2, #0]
 800be40:	b933      	cbnz	r3, 800be50 <_free_r+0x2c>
 800be42:	6063      	str	r3, [r4, #4]
 800be44:	6014      	str	r4, [r2, #0]
 800be46:	4628      	mov	r0, r5
 800be48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be4c:	f000 b8e4 	b.w	800c018 <__malloc_unlock>
 800be50:	42a3      	cmp	r3, r4
 800be52:	d908      	bls.n	800be66 <_free_r+0x42>
 800be54:	6820      	ldr	r0, [r4, #0]
 800be56:	1821      	adds	r1, r4, r0
 800be58:	428b      	cmp	r3, r1
 800be5a:	bf01      	itttt	eq
 800be5c:	6819      	ldreq	r1, [r3, #0]
 800be5e:	685b      	ldreq	r3, [r3, #4]
 800be60:	1809      	addeq	r1, r1, r0
 800be62:	6021      	streq	r1, [r4, #0]
 800be64:	e7ed      	b.n	800be42 <_free_r+0x1e>
 800be66:	461a      	mov	r2, r3
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	b10b      	cbz	r3, 800be70 <_free_r+0x4c>
 800be6c:	42a3      	cmp	r3, r4
 800be6e:	d9fa      	bls.n	800be66 <_free_r+0x42>
 800be70:	6811      	ldr	r1, [r2, #0]
 800be72:	1850      	adds	r0, r2, r1
 800be74:	42a0      	cmp	r0, r4
 800be76:	d10b      	bne.n	800be90 <_free_r+0x6c>
 800be78:	6820      	ldr	r0, [r4, #0]
 800be7a:	4401      	add	r1, r0
 800be7c:	1850      	adds	r0, r2, r1
 800be7e:	4283      	cmp	r3, r0
 800be80:	6011      	str	r1, [r2, #0]
 800be82:	d1e0      	bne.n	800be46 <_free_r+0x22>
 800be84:	6818      	ldr	r0, [r3, #0]
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	6053      	str	r3, [r2, #4]
 800be8a:	4408      	add	r0, r1
 800be8c:	6010      	str	r0, [r2, #0]
 800be8e:	e7da      	b.n	800be46 <_free_r+0x22>
 800be90:	d902      	bls.n	800be98 <_free_r+0x74>
 800be92:	230c      	movs	r3, #12
 800be94:	602b      	str	r3, [r5, #0]
 800be96:	e7d6      	b.n	800be46 <_free_r+0x22>
 800be98:	6820      	ldr	r0, [r4, #0]
 800be9a:	1821      	adds	r1, r4, r0
 800be9c:	428b      	cmp	r3, r1
 800be9e:	bf04      	itt	eq
 800bea0:	6819      	ldreq	r1, [r3, #0]
 800bea2:	685b      	ldreq	r3, [r3, #4]
 800bea4:	6063      	str	r3, [r4, #4]
 800bea6:	bf04      	itt	eq
 800bea8:	1809      	addeq	r1, r1, r0
 800beaa:	6021      	streq	r1, [r4, #0]
 800beac:	6054      	str	r4, [r2, #4]
 800beae:	e7ca      	b.n	800be46 <_free_r+0x22>
 800beb0:	bd38      	pop	{r3, r4, r5, pc}
 800beb2:	bf00      	nop
 800beb4:	2400538c 	.word	0x2400538c

0800beb8 <malloc>:
 800beb8:	4b02      	ldr	r3, [pc, #8]	@ (800bec4 <malloc+0xc>)
 800beba:	4601      	mov	r1, r0
 800bebc:	6818      	ldr	r0, [r3, #0]
 800bebe:	f000 b825 	b.w	800bf0c <_malloc_r>
 800bec2:	bf00      	nop
 800bec4:	24000044 	.word	0x24000044

0800bec8 <sbrk_aligned>:
 800bec8:	b570      	push	{r4, r5, r6, lr}
 800beca:	4e0f      	ldr	r6, [pc, #60]	@ (800bf08 <sbrk_aligned+0x40>)
 800becc:	460c      	mov	r4, r1
 800bece:	6831      	ldr	r1, [r6, #0]
 800bed0:	4605      	mov	r5, r0
 800bed2:	b911      	cbnz	r1, 800beda <sbrk_aligned+0x12>
 800bed4:	f000 fe46 	bl	800cb64 <_sbrk_r>
 800bed8:	6030      	str	r0, [r6, #0]
 800beda:	4621      	mov	r1, r4
 800bedc:	4628      	mov	r0, r5
 800bede:	f000 fe41 	bl	800cb64 <_sbrk_r>
 800bee2:	1c43      	adds	r3, r0, #1
 800bee4:	d103      	bne.n	800beee <sbrk_aligned+0x26>
 800bee6:	f04f 34ff 	mov.w	r4, #4294967295
 800beea:	4620      	mov	r0, r4
 800beec:	bd70      	pop	{r4, r5, r6, pc}
 800beee:	1cc4      	adds	r4, r0, #3
 800bef0:	f024 0403 	bic.w	r4, r4, #3
 800bef4:	42a0      	cmp	r0, r4
 800bef6:	d0f8      	beq.n	800beea <sbrk_aligned+0x22>
 800bef8:	1a21      	subs	r1, r4, r0
 800befa:	4628      	mov	r0, r5
 800befc:	f000 fe32 	bl	800cb64 <_sbrk_r>
 800bf00:	3001      	adds	r0, #1
 800bf02:	d1f2      	bne.n	800beea <sbrk_aligned+0x22>
 800bf04:	e7ef      	b.n	800bee6 <sbrk_aligned+0x1e>
 800bf06:	bf00      	nop
 800bf08:	24005388 	.word	0x24005388

0800bf0c <_malloc_r>:
 800bf0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf10:	1ccd      	adds	r5, r1, #3
 800bf12:	f025 0503 	bic.w	r5, r5, #3
 800bf16:	3508      	adds	r5, #8
 800bf18:	2d0c      	cmp	r5, #12
 800bf1a:	bf38      	it	cc
 800bf1c:	250c      	movcc	r5, #12
 800bf1e:	2d00      	cmp	r5, #0
 800bf20:	4606      	mov	r6, r0
 800bf22:	db01      	blt.n	800bf28 <_malloc_r+0x1c>
 800bf24:	42a9      	cmp	r1, r5
 800bf26:	d904      	bls.n	800bf32 <_malloc_r+0x26>
 800bf28:	230c      	movs	r3, #12
 800bf2a:	6033      	str	r3, [r6, #0]
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c008 <_malloc_r+0xfc>
 800bf36:	f000 f869 	bl	800c00c <__malloc_lock>
 800bf3a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf3e:	461c      	mov	r4, r3
 800bf40:	bb44      	cbnz	r4, 800bf94 <_malloc_r+0x88>
 800bf42:	4629      	mov	r1, r5
 800bf44:	4630      	mov	r0, r6
 800bf46:	f7ff ffbf 	bl	800bec8 <sbrk_aligned>
 800bf4a:	1c43      	adds	r3, r0, #1
 800bf4c:	4604      	mov	r4, r0
 800bf4e:	d158      	bne.n	800c002 <_malloc_r+0xf6>
 800bf50:	f8d8 4000 	ldr.w	r4, [r8]
 800bf54:	4627      	mov	r7, r4
 800bf56:	2f00      	cmp	r7, #0
 800bf58:	d143      	bne.n	800bfe2 <_malloc_r+0xd6>
 800bf5a:	2c00      	cmp	r4, #0
 800bf5c:	d04b      	beq.n	800bff6 <_malloc_r+0xea>
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	4639      	mov	r1, r7
 800bf62:	4630      	mov	r0, r6
 800bf64:	eb04 0903 	add.w	r9, r4, r3
 800bf68:	f000 fdfc 	bl	800cb64 <_sbrk_r>
 800bf6c:	4581      	cmp	r9, r0
 800bf6e:	d142      	bne.n	800bff6 <_malloc_r+0xea>
 800bf70:	6821      	ldr	r1, [r4, #0]
 800bf72:	1a6d      	subs	r5, r5, r1
 800bf74:	4629      	mov	r1, r5
 800bf76:	4630      	mov	r0, r6
 800bf78:	f7ff ffa6 	bl	800bec8 <sbrk_aligned>
 800bf7c:	3001      	adds	r0, #1
 800bf7e:	d03a      	beq.n	800bff6 <_malloc_r+0xea>
 800bf80:	6823      	ldr	r3, [r4, #0]
 800bf82:	442b      	add	r3, r5
 800bf84:	6023      	str	r3, [r4, #0]
 800bf86:	f8d8 3000 	ldr.w	r3, [r8]
 800bf8a:	685a      	ldr	r2, [r3, #4]
 800bf8c:	bb62      	cbnz	r2, 800bfe8 <_malloc_r+0xdc>
 800bf8e:	f8c8 7000 	str.w	r7, [r8]
 800bf92:	e00f      	b.n	800bfb4 <_malloc_r+0xa8>
 800bf94:	6822      	ldr	r2, [r4, #0]
 800bf96:	1b52      	subs	r2, r2, r5
 800bf98:	d420      	bmi.n	800bfdc <_malloc_r+0xd0>
 800bf9a:	2a0b      	cmp	r2, #11
 800bf9c:	d917      	bls.n	800bfce <_malloc_r+0xc2>
 800bf9e:	1961      	adds	r1, r4, r5
 800bfa0:	42a3      	cmp	r3, r4
 800bfa2:	6025      	str	r5, [r4, #0]
 800bfa4:	bf18      	it	ne
 800bfa6:	6059      	strne	r1, [r3, #4]
 800bfa8:	6863      	ldr	r3, [r4, #4]
 800bfaa:	bf08      	it	eq
 800bfac:	f8c8 1000 	streq.w	r1, [r8]
 800bfb0:	5162      	str	r2, [r4, r5]
 800bfb2:	604b      	str	r3, [r1, #4]
 800bfb4:	4630      	mov	r0, r6
 800bfb6:	f000 f82f 	bl	800c018 <__malloc_unlock>
 800bfba:	f104 000b 	add.w	r0, r4, #11
 800bfbe:	1d23      	adds	r3, r4, #4
 800bfc0:	f020 0007 	bic.w	r0, r0, #7
 800bfc4:	1ac2      	subs	r2, r0, r3
 800bfc6:	bf1c      	itt	ne
 800bfc8:	1a1b      	subne	r3, r3, r0
 800bfca:	50a3      	strne	r3, [r4, r2]
 800bfcc:	e7af      	b.n	800bf2e <_malloc_r+0x22>
 800bfce:	6862      	ldr	r2, [r4, #4]
 800bfd0:	42a3      	cmp	r3, r4
 800bfd2:	bf0c      	ite	eq
 800bfd4:	f8c8 2000 	streq.w	r2, [r8]
 800bfd8:	605a      	strne	r2, [r3, #4]
 800bfda:	e7eb      	b.n	800bfb4 <_malloc_r+0xa8>
 800bfdc:	4623      	mov	r3, r4
 800bfde:	6864      	ldr	r4, [r4, #4]
 800bfe0:	e7ae      	b.n	800bf40 <_malloc_r+0x34>
 800bfe2:	463c      	mov	r4, r7
 800bfe4:	687f      	ldr	r7, [r7, #4]
 800bfe6:	e7b6      	b.n	800bf56 <_malloc_r+0x4a>
 800bfe8:	461a      	mov	r2, r3
 800bfea:	685b      	ldr	r3, [r3, #4]
 800bfec:	42a3      	cmp	r3, r4
 800bfee:	d1fb      	bne.n	800bfe8 <_malloc_r+0xdc>
 800bff0:	2300      	movs	r3, #0
 800bff2:	6053      	str	r3, [r2, #4]
 800bff4:	e7de      	b.n	800bfb4 <_malloc_r+0xa8>
 800bff6:	230c      	movs	r3, #12
 800bff8:	6033      	str	r3, [r6, #0]
 800bffa:	4630      	mov	r0, r6
 800bffc:	f000 f80c 	bl	800c018 <__malloc_unlock>
 800c000:	e794      	b.n	800bf2c <_malloc_r+0x20>
 800c002:	6005      	str	r5, [r0, #0]
 800c004:	e7d6      	b.n	800bfb4 <_malloc_r+0xa8>
 800c006:	bf00      	nop
 800c008:	2400538c 	.word	0x2400538c

0800c00c <__malloc_lock>:
 800c00c:	4801      	ldr	r0, [pc, #4]	@ (800c014 <__malloc_lock+0x8>)
 800c00e:	f7ff b91a 	b.w	800b246 <__retarget_lock_acquire_recursive>
 800c012:	bf00      	nop
 800c014:	24005384 	.word	0x24005384

0800c018 <__malloc_unlock>:
 800c018:	4801      	ldr	r0, [pc, #4]	@ (800c020 <__malloc_unlock+0x8>)
 800c01a:	f7ff b915 	b.w	800b248 <__retarget_lock_release_recursive>
 800c01e:	bf00      	nop
 800c020:	24005384 	.word	0x24005384

0800c024 <_Balloc>:
 800c024:	b570      	push	{r4, r5, r6, lr}
 800c026:	69c6      	ldr	r6, [r0, #28]
 800c028:	4604      	mov	r4, r0
 800c02a:	460d      	mov	r5, r1
 800c02c:	b976      	cbnz	r6, 800c04c <_Balloc+0x28>
 800c02e:	2010      	movs	r0, #16
 800c030:	f7ff ff42 	bl	800beb8 <malloc>
 800c034:	4602      	mov	r2, r0
 800c036:	61e0      	str	r0, [r4, #28]
 800c038:	b920      	cbnz	r0, 800c044 <_Balloc+0x20>
 800c03a:	4b18      	ldr	r3, [pc, #96]	@ (800c09c <_Balloc+0x78>)
 800c03c:	4818      	ldr	r0, [pc, #96]	@ (800c0a0 <_Balloc+0x7c>)
 800c03e:	216b      	movs	r1, #107	@ 0x6b
 800c040:	f000 fda0 	bl	800cb84 <__assert_func>
 800c044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c048:	6006      	str	r6, [r0, #0]
 800c04a:	60c6      	str	r6, [r0, #12]
 800c04c:	69e6      	ldr	r6, [r4, #28]
 800c04e:	68f3      	ldr	r3, [r6, #12]
 800c050:	b183      	cbz	r3, 800c074 <_Balloc+0x50>
 800c052:	69e3      	ldr	r3, [r4, #28]
 800c054:	68db      	ldr	r3, [r3, #12]
 800c056:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c05a:	b9b8      	cbnz	r0, 800c08c <_Balloc+0x68>
 800c05c:	2101      	movs	r1, #1
 800c05e:	fa01 f605 	lsl.w	r6, r1, r5
 800c062:	1d72      	adds	r2, r6, #5
 800c064:	0092      	lsls	r2, r2, #2
 800c066:	4620      	mov	r0, r4
 800c068:	f000 fdaa 	bl	800cbc0 <_calloc_r>
 800c06c:	b160      	cbz	r0, 800c088 <_Balloc+0x64>
 800c06e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c072:	e00e      	b.n	800c092 <_Balloc+0x6e>
 800c074:	2221      	movs	r2, #33	@ 0x21
 800c076:	2104      	movs	r1, #4
 800c078:	4620      	mov	r0, r4
 800c07a:	f000 fda1 	bl	800cbc0 <_calloc_r>
 800c07e:	69e3      	ldr	r3, [r4, #28]
 800c080:	60f0      	str	r0, [r6, #12]
 800c082:	68db      	ldr	r3, [r3, #12]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d1e4      	bne.n	800c052 <_Balloc+0x2e>
 800c088:	2000      	movs	r0, #0
 800c08a:	bd70      	pop	{r4, r5, r6, pc}
 800c08c:	6802      	ldr	r2, [r0, #0]
 800c08e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c092:	2300      	movs	r3, #0
 800c094:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c098:	e7f7      	b.n	800c08a <_Balloc+0x66>
 800c09a:	bf00      	nop
 800c09c:	0800eb61 	.word	0x0800eb61
 800c0a0:	0800ebe1 	.word	0x0800ebe1

0800c0a4 <_Bfree>:
 800c0a4:	b570      	push	{r4, r5, r6, lr}
 800c0a6:	69c6      	ldr	r6, [r0, #28]
 800c0a8:	4605      	mov	r5, r0
 800c0aa:	460c      	mov	r4, r1
 800c0ac:	b976      	cbnz	r6, 800c0cc <_Bfree+0x28>
 800c0ae:	2010      	movs	r0, #16
 800c0b0:	f7ff ff02 	bl	800beb8 <malloc>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	61e8      	str	r0, [r5, #28]
 800c0b8:	b920      	cbnz	r0, 800c0c4 <_Bfree+0x20>
 800c0ba:	4b09      	ldr	r3, [pc, #36]	@ (800c0e0 <_Bfree+0x3c>)
 800c0bc:	4809      	ldr	r0, [pc, #36]	@ (800c0e4 <_Bfree+0x40>)
 800c0be:	218f      	movs	r1, #143	@ 0x8f
 800c0c0:	f000 fd60 	bl	800cb84 <__assert_func>
 800c0c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0c8:	6006      	str	r6, [r0, #0]
 800c0ca:	60c6      	str	r6, [r0, #12]
 800c0cc:	b13c      	cbz	r4, 800c0de <_Bfree+0x3a>
 800c0ce:	69eb      	ldr	r3, [r5, #28]
 800c0d0:	6862      	ldr	r2, [r4, #4]
 800c0d2:	68db      	ldr	r3, [r3, #12]
 800c0d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0d8:	6021      	str	r1, [r4, #0]
 800c0da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0de:	bd70      	pop	{r4, r5, r6, pc}
 800c0e0:	0800eb61 	.word	0x0800eb61
 800c0e4:	0800ebe1 	.word	0x0800ebe1

0800c0e8 <__multadd>:
 800c0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ec:	690d      	ldr	r5, [r1, #16]
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	460c      	mov	r4, r1
 800c0f2:	461e      	mov	r6, r3
 800c0f4:	f101 0c14 	add.w	ip, r1, #20
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	f8dc 3000 	ldr.w	r3, [ip]
 800c0fe:	b299      	uxth	r1, r3
 800c100:	fb02 6101 	mla	r1, r2, r1, r6
 800c104:	0c1e      	lsrs	r6, r3, #16
 800c106:	0c0b      	lsrs	r3, r1, #16
 800c108:	fb02 3306 	mla	r3, r2, r6, r3
 800c10c:	b289      	uxth	r1, r1
 800c10e:	3001      	adds	r0, #1
 800c110:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c114:	4285      	cmp	r5, r0
 800c116:	f84c 1b04 	str.w	r1, [ip], #4
 800c11a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c11e:	dcec      	bgt.n	800c0fa <__multadd+0x12>
 800c120:	b30e      	cbz	r6, 800c166 <__multadd+0x7e>
 800c122:	68a3      	ldr	r3, [r4, #8]
 800c124:	42ab      	cmp	r3, r5
 800c126:	dc19      	bgt.n	800c15c <__multadd+0x74>
 800c128:	6861      	ldr	r1, [r4, #4]
 800c12a:	4638      	mov	r0, r7
 800c12c:	3101      	adds	r1, #1
 800c12e:	f7ff ff79 	bl	800c024 <_Balloc>
 800c132:	4680      	mov	r8, r0
 800c134:	b928      	cbnz	r0, 800c142 <__multadd+0x5a>
 800c136:	4602      	mov	r2, r0
 800c138:	4b0c      	ldr	r3, [pc, #48]	@ (800c16c <__multadd+0x84>)
 800c13a:	480d      	ldr	r0, [pc, #52]	@ (800c170 <__multadd+0x88>)
 800c13c:	21ba      	movs	r1, #186	@ 0xba
 800c13e:	f000 fd21 	bl	800cb84 <__assert_func>
 800c142:	6922      	ldr	r2, [r4, #16]
 800c144:	3202      	adds	r2, #2
 800c146:	f104 010c 	add.w	r1, r4, #12
 800c14a:	0092      	lsls	r2, r2, #2
 800c14c:	300c      	adds	r0, #12
 800c14e:	f7ff f87c 	bl	800b24a <memcpy>
 800c152:	4621      	mov	r1, r4
 800c154:	4638      	mov	r0, r7
 800c156:	f7ff ffa5 	bl	800c0a4 <_Bfree>
 800c15a:	4644      	mov	r4, r8
 800c15c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c160:	3501      	adds	r5, #1
 800c162:	615e      	str	r6, [r3, #20]
 800c164:	6125      	str	r5, [r4, #16]
 800c166:	4620      	mov	r0, r4
 800c168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c16c:	0800ebd0 	.word	0x0800ebd0
 800c170:	0800ebe1 	.word	0x0800ebe1

0800c174 <__hi0bits>:
 800c174:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c178:	4603      	mov	r3, r0
 800c17a:	bf36      	itet	cc
 800c17c:	0403      	lslcc	r3, r0, #16
 800c17e:	2000      	movcs	r0, #0
 800c180:	2010      	movcc	r0, #16
 800c182:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c186:	bf3c      	itt	cc
 800c188:	021b      	lslcc	r3, r3, #8
 800c18a:	3008      	addcc	r0, #8
 800c18c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c190:	bf3c      	itt	cc
 800c192:	011b      	lslcc	r3, r3, #4
 800c194:	3004      	addcc	r0, #4
 800c196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c19a:	bf3c      	itt	cc
 800c19c:	009b      	lslcc	r3, r3, #2
 800c19e:	3002      	addcc	r0, #2
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	db05      	blt.n	800c1b0 <__hi0bits+0x3c>
 800c1a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c1a8:	f100 0001 	add.w	r0, r0, #1
 800c1ac:	bf08      	it	eq
 800c1ae:	2020      	moveq	r0, #32
 800c1b0:	4770      	bx	lr

0800c1b2 <__lo0bits>:
 800c1b2:	6803      	ldr	r3, [r0, #0]
 800c1b4:	4602      	mov	r2, r0
 800c1b6:	f013 0007 	ands.w	r0, r3, #7
 800c1ba:	d00b      	beq.n	800c1d4 <__lo0bits+0x22>
 800c1bc:	07d9      	lsls	r1, r3, #31
 800c1be:	d421      	bmi.n	800c204 <__lo0bits+0x52>
 800c1c0:	0798      	lsls	r0, r3, #30
 800c1c2:	bf49      	itett	mi
 800c1c4:	085b      	lsrmi	r3, r3, #1
 800c1c6:	089b      	lsrpl	r3, r3, #2
 800c1c8:	2001      	movmi	r0, #1
 800c1ca:	6013      	strmi	r3, [r2, #0]
 800c1cc:	bf5c      	itt	pl
 800c1ce:	6013      	strpl	r3, [r2, #0]
 800c1d0:	2002      	movpl	r0, #2
 800c1d2:	4770      	bx	lr
 800c1d4:	b299      	uxth	r1, r3
 800c1d6:	b909      	cbnz	r1, 800c1dc <__lo0bits+0x2a>
 800c1d8:	0c1b      	lsrs	r3, r3, #16
 800c1da:	2010      	movs	r0, #16
 800c1dc:	b2d9      	uxtb	r1, r3
 800c1de:	b909      	cbnz	r1, 800c1e4 <__lo0bits+0x32>
 800c1e0:	3008      	adds	r0, #8
 800c1e2:	0a1b      	lsrs	r3, r3, #8
 800c1e4:	0719      	lsls	r1, r3, #28
 800c1e6:	bf04      	itt	eq
 800c1e8:	091b      	lsreq	r3, r3, #4
 800c1ea:	3004      	addeq	r0, #4
 800c1ec:	0799      	lsls	r1, r3, #30
 800c1ee:	bf04      	itt	eq
 800c1f0:	089b      	lsreq	r3, r3, #2
 800c1f2:	3002      	addeq	r0, #2
 800c1f4:	07d9      	lsls	r1, r3, #31
 800c1f6:	d403      	bmi.n	800c200 <__lo0bits+0x4e>
 800c1f8:	085b      	lsrs	r3, r3, #1
 800c1fa:	f100 0001 	add.w	r0, r0, #1
 800c1fe:	d003      	beq.n	800c208 <__lo0bits+0x56>
 800c200:	6013      	str	r3, [r2, #0]
 800c202:	4770      	bx	lr
 800c204:	2000      	movs	r0, #0
 800c206:	4770      	bx	lr
 800c208:	2020      	movs	r0, #32
 800c20a:	4770      	bx	lr

0800c20c <__i2b>:
 800c20c:	b510      	push	{r4, lr}
 800c20e:	460c      	mov	r4, r1
 800c210:	2101      	movs	r1, #1
 800c212:	f7ff ff07 	bl	800c024 <_Balloc>
 800c216:	4602      	mov	r2, r0
 800c218:	b928      	cbnz	r0, 800c226 <__i2b+0x1a>
 800c21a:	4b05      	ldr	r3, [pc, #20]	@ (800c230 <__i2b+0x24>)
 800c21c:	4805      	ldr	r0, [pc, #20]	@ (800c234 <__i2b+0x28>)
 800c21e:	f240 1145 	movw	r1, #325	@ 0x145
 800c222:	f000 fcaf 	bl	800cb84 <__assert_func>
 800c226:	2301      	movs	r3, #1
 800c228:	6144      	str	r4, [r0, #20]
 800c22a:	6103      	str	r3, [r0, #16]
 800c22c:	bd10      	pop	{r4, pc}
 800c22e:	bf00      	nop
 800c230:	0800ebd0 	.word	0x0800ebd0
 800c234:	0800ebe1 	.word	0x0800ebe1

0800c238 <__multiply>:
 800c238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c23c:	4614      	mov	r4, r2
 800c23e:	690a      	ldr	r2, [r1, #16]
 800c240:	6923      	ldr	r3, [r4, #16]
 800c242:	429a      	cmp	r2, r3
 800c244:	bfa8      	it	ge
 800c246:	4623      	movge	r3, r4
 800c248:	460f      	mov	r7, r1
 800c24a:	bfa4      	itt	ge
 800c24c:	460c      	movge	r4, r1
 800c24e:	461f      	movge	r7, r3
 800c250:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c254:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c258:	68a3      	ldr	r3, [r4, #8]
 800c25a:	6861      	ldr	r1, [r4, #4]
 800c25c:	eb0a 0609 	add.w	r6, sl, r9
 800c260:	42b3      	cmp	r3, r6
 800c262:	b085      	sub	sp, #20
 800c264:	bfb8      	it	lt
 800c266:	3101      	addlt	r1, #1
 800c268:	f7ff fedc 	bl	800c024 <_Balloc>
 800c26c:	b930      	cbnz	r0, 800c27c <__multiply+0x44>
 800c26e:	4602      	mov	r2, r0
 800c270:	4b44      	ldr	r3, [pc, #272]	@ (800c384 <__multiply+0x14c>)
 800c272:	4845      	ldr	r0, [pc, #276]	@ (800c388 <__multiply+0x150>)
 800c274:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c278:	f000 fc84 	bl	800cb84 <__assert_func>
 800c27c:	f100 0514 	add.w	r5, r0, #20
 800c280:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c284:	462b      	mov	r3, r5
 800c286:	2200      	movs	r2, #0
 800c288:	4543      	cmp	r3, r8
 800c28a:	d321      	bcc.n	800c2d0 <__multiply+0x98>
 800c28c:	f107 0114 	add.w	r1, r7, #20
 800c290:	f104 0214 	add.w	r2, r4, #20
 800c294:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c298:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c29c:	9302      	str	r3, [sp, #8]
 800c29e:	1b13      	subs	r3, r2, r4
 800c2a0:	3b15      	subs	r3, #21
 800c2a2:	f023 0303 	bic.w	r3, r3, #3
 800c2a6:	3304      	adds	r3, #4
 800c2a8:	f104 0715 	add.w	r7, r4, #21
 800c2ac:	42ba      	cmp	r2, r7
 800c2ae:	bf38      	it	cc
 800c2b0:	2304      	movcc	r3, #4
 800c2b2:	9301      	str	r3, [sp, #4]
 800c2b4:	9b02      	ldr	r3, [sp, #8]
 800c2b6:	9103      	str	r1, [sp, #12]
 800c2b8:	428b      	cmp	r3, r1
 800c2ba:	d80c      	bhi.n	800c2d6 <__multiply+0x9e>
 800c2bc:	2e00      	cmp	r6, #0
 800c2be:	dd03      	ble.n	800c2c8 <__multiply+0x90>
 800c2c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d05b      	beq.n	800c380 <__multiply+0x148>
 800c2c8:	6106      	str	r6, [r0, #16]
 800c2ca:	b005      	add	sp, #20
 800c2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d0:	f843 2b04 	str.w	r2, [r3], #4
 800c2d4:	e7d8      	b.n	800c288 <__multiply+0x50>
 800c2d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c2da:	f1ba 0f00 	cmp.w	sl, #0
 800c2de:	d024      	beq.n	800c32a <__multiply+0xf2>
 800c2e0:	f104 0e14 	add.w	lr, r4, #20
 800c2e4:	46a9      	mov	r9, r5
 800c2e6:	f04f 0c00 	mov.w	ip, #0
 800c2ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2ee:	f8d9 3000 	ldr.w	r3, [r9]
 800c2f2:	fa1f fb87 	uxth.w	fp, r7
 800c2f6:	b29b      	uxth	r3, r3
 800c2f8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c2fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c300:	f8d9 7000 	ldr.w	r7, [r9]
 800c304:	4463      	add	r3, ip
 800c306:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c30a:	fb0a c70b 	mla	r7, sl, fp, ip
 800c30e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c312:	b29b      	uxth	r3, r3
 800c314:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c318:	4572      	cmp	r2, lr
 800c31a:	f849 3b04 	str.w	r3, [r9], #4
 800c31e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c322:	d8e2      	bhi.n	800c2ea <__multiply+0xb2>
 800c324:	9b01      	ldr	r3, [sp, #4]
 800c326:	f845 c003 	str.w	ip, [r5, r3]
 800c32a:	9b03      	ldr	r3, [sp, #12]
 800c32c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c330:	3104      	adds	r1, #4
 800c332:	f1b9 0f00 	cmp.w	r9, #0
 800c336:	d021      	beq.n	800c37c <__multiply+0x144>
 800c338:	682b      	ldr	r3, [r5, #0]
 800c33a:	f104 0c14 	add.w	ip, r4, #20
 800c33e:	46ae      	mov	lr, r5
 800c340:	f04f 0a00 	mov.w	sl, #0
 800c344:	f8bc b000 	ldrh.w	fp, [ip]
 800c348:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c34c:	fb09 770b 	mla	r7, r9, fp, r7
 800c350:	4457      	add	r7, sl
 800c352:	b29b      	uxth	r3, r3
 800c354:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c358:	f84e 3b04 	str.w	r3, [lr], #4
 800c35c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c360:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c364:	f8be 3000 	ldrh.w	r3, [lr]
 800c368:	fb09 330a 	mla	r3, r9, sl, r3
 800c36c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c370:	4562      	cmp	r2, ip
 800c372:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c376:	d8e5      	bhi.n	800c344 <__multiply+0x10c>
 800c378:	9f01      	ldr	r7, [sp, #4]
 800c37a:	51eb      	str	r3, [r5, r7]
 800c37c:	3504      	adds	r5, #4
 800c37e:	e799      	b.n	800c2b4 <__multiply+0x7c>
 800c380:	3e01      	subs	r6, #1
 800c382:	e79b      	b.n	800c2bc <__multiply+0x84>
 800c384:	0800ebd0 	.word	0x0800ebd0
 800c388:	0800ebe1 	.word	0x0800ebe1

0800c38c <__pow5mult>:
 800c38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c390:	4615      	mov	r5, r2
 800c392:	f012 0203 	ands.w	r2, r2, #3
 800c396:	4607      	mov	r7, r0
 800c398:	460e      	mov	r6, r1
 800c39a:	d007      	beq.n	800c3ac <__pow5mult+0x20>
 800c39c:	4c25      	ldr	r4, [pc, #148]	@ (800c434 <__pow5mult+0xa8>)
 800c39e:	3a01      	subs	r2, #1
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3a6:	f7ff fe9f 	bl	800c0e8 <__multadd>
 800c3aa:	4606      	mov	r6, r0
 800c3ac:	10ad      	asrs	r5, r5, #2
 800c3ae:	d03d      	beq.n	800c42c <__pow5mult+0xa0>
 800c3b0:	69fc      	ldr	r4, [r7, #28]
 800c3b2:	b97c      	cbnz	r4, 800c3d4 <__pow5mult+0x48>
 800c3b4:	2010      	movs	r0, #16
 800c3b6:	f7ff fd7f 	bl	800beb8 <malloc>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	61f8      	str	r0, [r7, #28]
 800c3be:	b928      	cbnz	r0, 800c3cc <__pow5mult+0x40>
 800c3c0:	4b1d      	ldr	r3, [pc, #116]	@ (800c438 <__pow5mult+0xac>)
 800c3c2:	481e      	ldr	r0, [pc, #120]	@ (800c43c <__pow5mult+0xb0>)
 800c3c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c3c8:	f000 fbdc 	bl	800cb84 <__assert_func>
 800c3cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3d0:	6004      	str	r4, [r0, #0]
 800c3d2:	60c4      	str	r4, [r0, #12]
 800c3d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c3d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3dc:	b94c      	cbnz	r4, 800c3f2 <__pow5mult+0x66>
 800c3de:	f240 2171 	movw	r1, #625	@ 0x271
 800c3e2:	4638      	mov	r0, r7
 800c3e4:	f7ff ff12 	bl	800c20c <__i2b>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3ee:	4604      	mov	r4, r0
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	f04f 0900 	mov.w	r9, #0
 800c3f6:	07eb      	lsls	r3, r5, #31
 800c3f8:	d50a      	bpl.n	800c410 <__pow5mult+0x84>
 800c3fa:	4631      	mov	r1, r6
 800c3fc:	4622      	mov	r2, r4
 800c3fe:	4638      	mov	r0, r7
 800c400:	f7ff ff1a 	bl	800c238 <__multiply>
 800c404:	4631      	mov	r1, r6
 800c406:	4680      	mov	r8, r0
 800c408:	4638      	mov	r0, r7
 800c40a:	f7ff fe4b 	bl	800c0a4 <_Bfree>
 800c40e:	4646      	mov	r6, r8
 800c410:	106d      	asrs	r5, r5, #1
 800c412:	d00b      	beq.n	800c42c <__pow5mult+0xa0>
 800c414:	6820      	ldr	r0, [r4, #0]
 800c416:	b938      	cbnz	r0, 800c428 <__pow5mult+0x9c>
 800c418:	4622      	mov	r2, r4
 800c41a:	4621      	mov	r1, r4
 800c41c:	4638      	mov	r0, r7
 800c41e:	f7ff ff0b 	bl	800c238 <__multiply>
 800c422:	6020      	str	r0, [r4, #0]
 800c424:	f8c0 9000 	str.w	r9, [r0]
 800c428:	4604      	mov	r4, r0
 800c42a:	e7e4      	b.n	800c3f6 <__pow5mult+0x6a>
 800c42c:	4630      	mov	r0, r6
 800c42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c432:	bf00      	nop
 800c434:	0800ec3c 	.word	0x0800ec3c
 800c438:	0800eb61 	.word	0x0800eb61
 800c43c:	0800ebe1 	.word	0x0800ebe1

0800c440 <__lshift>:
 800c440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c444:	460c      	mov	r4, r1
 800c446:	6849      	ldr	r1, [r1, #4]
 800c448:	6923      	ldr	r3, [r4, #16]
 800c44a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c44e:	68a3      	ldr	r3, [r4, #8]
 800c450:	4607      	mov	r7, r0
 800c452:	4691      	mov	r9, r2
 800c454:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c458:	f108 0601 	add.w	r6, r8, #1
 800c45c:	42b3      	cmp	r3, r6
 800c45e:	db0b      	blt.n	800c478 <__lshift+0x38>
 800c460:	4638      	mov	r0, r7
 800c462:	f7ff fddf 	bl	800c024 <_Balloc>
 800c466:	4605      	mov	r5, r0
 800c468:	b948      	cbnz	r0, 800c47e <__lshift+0x3e>
 800c46a:	4602      	mov	r2, r0
 800c46c:	4b28      	ldr	r3, [pc, #160]	@ (800c510 <__lshift+0xd0>)
 800c46e:	4829      	ldr	r0, [pc, #164]	@ (800c514 <__lshift+0xd4>)
 800c470:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c474:	f000 fb86 	bl	800cb84 <__assert_func>
 800c478:	3101      	adds	r1, #1
 800c47a:	005b      	lsls	r3, r3, #1
 800c47c:	e7ee      	b.n	800c45c <__lshift+0x1c>
 800c47e:	2300      	movs	r3, #0
 800c480:	f100 0114 	add.w	r1, r0, #20
 800c484:	f100 0210 	add.w	r2, r0, #16
 800c488:	4618      	mov	r0, r3
 800c48a:	4553      	cmp	r3, sl
 800c48c:	db33      	blt.n	800c4f6 <__lshift+0xb6>
 800c48e:	6920      	ldr	r0, [r4, #16]
 800c490:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c494:	f104 0314 	add.w	r3, r4, #20
 800c498:	f019 091f 	ands.w	r9, r9, #31
 800c49c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4a4:	d02b      	beq.n	800c4fe <__lshift+0xbe>
 800c4a6:	f1c9 0e20 	rsb	lr, r9, #32
 800c4aa:	468a      	mov	sl, r1
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	fa00 f009 	lsl.w	r0, r0, r9
 800c4b4:	4310      	orrs	r0, r2
 800c4b6:	f84a 0b04 	str.w	r0, [sl], #4
 800c4ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4be:	459c      	cmp	ip, r3
 800c4c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4c4:	d8f3      	bhi.n	800c4ae <__lshift+0x6e>
 800c4c6:	ebac 0304 	sub.w	r3, ip, r4
 800c4ca:	3b15      	subs	r3, #21
 800c4cc:	f023 0303 	bic.w	r3, r3, #3
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	f104 0015 	add.w	r0, r4, #21
 800c4d6:	4584      	cmp	ip, r0
 800c4d8:	bf38      	it	cc
 800c4da:	2304      	movcc	r3, #4
 800c4dc:	50ca      	str	r2, [r1, r3]
 800c4de:	b10a      	cbz	r2, 800c4e4 <__lshift+0xa4>
 800c4e0:	f108 0602 	add.w	r6, r8, #2
 800c4e4:	3e01      	subs	r6, #1
 800c4e6:	4638      	mov	r0, r7
 800c4e8:	612e      	str	r6, [r5, #16]
 800c4ea:	4621      	mov	r1, r4
 800c4ec:	f7ff fdda 	bl	800c0a4 <_Bfree>
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	e7c5      	b.n	800c48a <__lshift+0x4a>
 800c4fe:	3904      	subs	r1, #4
 800c500:	f853 2b04 	ldr.w	r2, [r3], #4
 800c504:	f841 2f04 	str.w	r2, [r1, #4]!
 800c508:	459c      	cmp	ip, r3
 800c50a:	d8f9      	bhi.n	800c500 <__lshift+0xc0>
 800c50c:	e7ea      	b.n	800c4e4 <__lshift+0xa4>
 800c50e:	bf00      	nop
 800c510:	0800ebd0 	.word	0x0800ebd0
 800c514:	0800ebe1 	.word	0x0800ebe1

0800c518 <__mcmp>:
 800c518:	690a      	ldr	r2, [r1, #16]
 800c51a:	4603      	mov	r3, r0
 800c51c:	6900      	ldr	r0, [r0, #16]
 800c51e:	1a80      	subs	r0, r0, r2
 800c520:	b530      	push	{r4, r5, lr}
 800c522:	d10e      	bne.n	800c542 <__mcmp+0x2a>
 800c524:	3314      	adds	r3, #20
 800c526:	3114      	adds	r1, #20
 800c528:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c52c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c530:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c534:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c538:	4295      	cmp	r5, r2
 800c53a:	d003      	beq.n	800c544 <__mcmp+0x2c>
 800c53c:	d205      	bcs.n	800c54a <__mcmp+0x32>
 800c53e:	f04f 30ff 	mov.w	r0, #4294967295
 800c542:	bd30      	pop	{r4, r5, pc}
 800c544:	42a3      	cmp	r3, r4
 800c546:	d3f3      	bcc.n	800c530 <__mcmp+0x18>
 800c548:	e7fb      	b.n	800c542 <__mcmp+0x2a>
 800c54a:	2001      	movs	r0, #1
 800c54c:	e7f9      	b.n	800c542 <__mcmp+0x2a>
	...

0800c550 <__mdiff>:
 800c550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c554:	4689      	mov	r9, r1
 800c556:	4606      	mov	r6, r0
 800c558:	4611      	mov	r1, r2
 800c55a:	4648      	mov	r0, r9
 800c55c:	4614      	mov	r4, r2
 800c55e:	f7ff ffdb 	bl	800c518 <__mcmp>
 800c562:	1e05      	subs	r5, r0, #0
 800c564:	d112      	bne.n	800c58c <__mdiff+0x3c>
 800c566:	4629      	mov	r1, r5
 800c568:	4630      	mov	r0, r6
 800c56a:	f7ff fd5b 	bl	800c024 <_Balloc>
 800c56e:	4602      	mov	r2, r0
 800c570:	b928      	cbnz	r0, 800c57e <__mdiff+0x2e>
 800c572:	4b3f      	ldr	r3, [pc, #252]	@ (800c670 <__mdiff+0x120>)
 800c574:	f240 2137 	movw	r1, #567	@ 0x237
 800c578:	483e      	ldr	r0, [pc, #248]	@ (800c674 <__mdiff+0x124>)
 800c57a:	f000 fb03 	bl	800cb84 <__assert_func>
 800c57e:	2301      	movs	r3, #1
 800c580:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c584:	4610      	mov	r0, r2
 800c586:	b003      	add	sp, #12
 800c588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58c:	bfbc      	itt	lt
 800c58e:	464b      	movlt	r3, r9
 800c590:	46a1      	movlt	r9, r4
 800c592:	4630      	mov	r0, r6
 800c594:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c598:	bfba      	itte	lt
 800c59a:	461c      	movlt	r4, r3
 800c59c:	2501      	movlt	r5, #1
 800c59e:	2500      	movge	r5, #0
 800c5a0:	f7ff fd40 	bl	800c024 <_Balloc>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	b918      	cbnz	r0, 800c5b0 <__mdiff+0x60>
 800c5a8:	4b31      	ldr	r3, [pc, #196]	@ (800c670 <__mdiff+0x120>)
 800c5aa:	f240 2145 	movw	r1, #581	@ 0x245
 800c5ae:	e7e3      	b.n	800c578 <__mdiff+0x28>
 800c5b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c5b4:	6926      	ldr	r6, [r4, #16]
 800c5b6:	60c5      	str	r5, [r0, #12]
 800c5b8:	f109 0310 	add.w	r3, r9, #16
 800c5bc:	f109 0514 	add.w	r5, r9, #20
 800c5c0:	f104 0e14 	add.w	lr, r4, #20
 800c5c4:	f100 0b14 	add.w	fp, r0, #20
 800c5c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c5cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c5d0:	9301      	str	r3, [sp, #4]
 800c5d2:	46d9      	mov	r9, fp
 800c5d4:	f04f 0c00 	mov.w	ip, #0
 800c5d8:	9b01      	ldr	r3, [sp, #4]
 800c5da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5e2:	9301      	str	r3, [sp, #4]
 800c5e4:	fa1f f38a 	uxth.w	r3, sl
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	b283      	uxth	r3, r0
 800c5ec:	1acb      	subs	r3, r1, r3
 800c5ee:	0c00      	lsrs	r0, r0, #16
 800c5f0:	4463      	add	r3, ip
 800c5f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5fa:	b29b      	uxth	r3, r3
 800c5fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c600:	4576      	cmp	r6, lr
 800c602:	f849 3b04 	str.w	r3, [r9], #4
 800c606:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c60a:	d8e5      	bhi.n	800c5d8 <__mdiff+0x88>
 800c60c:	1b33      	subs	r3, r6, r4
 800c60e:	3b15      	subs	r3, #21
 800c610:	f023 0303 	bic.w	r3, r3, #3
 800c614:	3415      	adds	r4, #21
 800c616:	3304      	adds	r3, #4
 800c618:	42a6      	cmp	r6, r4
 800c61a:	bf38      	it	cc
 800c61c:	2304      	movcc	r3, #4
 800c61e:	441d      	add	r5, r3
 800c620:	445b      	add	r3, fp
 800c622:	461e      	mov	r6, r3
 800c624:	462c      	mov	r4, r5
 800c626:	4544      	cmp	r4, r8
 800c628:	d30e      	bcc.n	800c648 <__mdiff+0xf8>
 800c62a:	f108 0103 	add.w	r1, r8, #3
 800c62e:	1b49      	subs	r1, r1, r5
 800c630:	f021 0103 	bic.w	r1, r1, #3
 800c634:	3d03      	subs	r5, #3
 800c636:	45a8      	cmp	r8, r5
 800c638:	bf38      	it	cc
 800c63a:	2100      	movcc	r1, #0
 800c63c:	440b      	add	r3, r1
 800c63e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c642:	b191      	cbz	r1, 800c66a <__mdiff+0x11a>
 800c644:	6117      	str	r7, [r2, #16]
 800c646:	e79d      	b.n	800c584 <__mdiff+0x34>
 800c648:	f854 1b04 	ldr.w	r1, [r4], #4
 800c64c:	46e6      	mov	lr, ip
 800c64e:	0c08      	lsrs	r0, r1, #16
 800c650:	fa1c fc81 	uxtah	ip, ip, r1
 800c654:	4471      	add	r1, lr
 800c656:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c65a:	b289      	uxth	r1, r1
 800c65c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c660:	f846 1b04 	str.w	r1, [r6], #4
 800c664:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c668:	e7dd      	b.n	800c626 <__mdiff+0xd6>
 800c66a:	3f01      	subs	r7, #1
 800c66c:	e7e7      	b.n	800c63e <__mdiff+0xee>
 800c66e:	bf00      	nop
 800c670:	0800ebd0 	.word	0x0800ebd0
 800c674:	0800ebe1 	.word	0x0800ebe1

0800c678 <__d2b>:
 800c678:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c67c:	460f      	mov	r7, r1
 800c67e:	2101      	movs	r1, #1
 800c680:	ec59 8b10 	vmov	r8, r9, d0
 800c684:	4616      	mov	r6, r2
 800c686:	f7ff fccd 	bl	800c024 <_Balloc>
 800c68a:	4604      	mov	r4, r0
 800c68c:	b930      	cbnz	r0, 800c69c <__d2b+0x24>
 800c68e:	4602      	mov	r2, r0
 800c690:	4b23      	ldr	r3, [pc, #140]	@ (800c720 <__d2b+0xa8>)
 800c692:	4824      	ldr	r0, [pc, #144]	@ (800c724 <__d2b+0xac>)
 800c694:	f240 310f 	movw	r1, #783	@ 0x30f
 800c698:	f000 fa74 	bl	800cb84 <__assert_func>
 800c69c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6a4:	b10d      	cbz	r5, 800c6aa <__d2b+0x32>
 800c6a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6aa:	9301      	str	r3, [sp, #4]
 800c6ac:	f1b8 0300 	subs.w	r3, r8, #0
 800c6b0:	d023      	beq.n	800c6fa <__d2b+0x82>
 800c6b2:	4668      	mov	r0, sp
 800c6b4:	9300      	str	r3, [sp, #0]
 800c6b6:	f7ff fd7c 	bl	800c1b2 <__lo0bits>
 800c6ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6be:	b1d0      	cbz	r0, 800c6f6 <__d2b+0x7e>
 800c6c0:	f1c0 0320 	rsb	r3, r0, #32
 800c6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6c8:	430b      	orrs	r3, r1
 800c6ca:	40c2      	lsrs	r2, r0
 800c6cc:	6163      	str	r3, [r4, #20]
 800c6ce:	9201      	str	r2, [sp, #4]
 800c6d0:	9b01      	ldr	r3, [sp, #4]
 800c6d2:	61a3      	str	r3, [r4, #24]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	bf0c      	ite	eq
 800c6d8:	2201      	moveq	r2, #1
 800c6da:	2202      	movne	r2, #2
 800c6dc:	6122      	str	r2, [r4, #16]
 800c6de:	b1a5      	cbz	r5, 800c70a <__d2b+0x92>
 800c6e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6e4:	4405      	add	r5, r0
 800c6e6:	603d      	str	r5, [r7, #0]
 800c6e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6ec:	6030      	str	r0, [r6, #0]
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	b003      	add	sp, #12
 800c6f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6f6:	6161      	str	r1, [r4, #20]
 800c6f8:	e7ea      	b.n	800c6d0 <__d2b+0x58>
 800c6fa:	a801      	add	r0, sp, #4
 800c6fc:	f7ff fd59 	bl	800c1b2 <__lo0bits>
 800c700:	9b01      	ldr	r3, [sp, #4]
 800c702:	6163      	str	r3, [r4, #20]
 800c704:	3020      	adds	r0, #32
 800c706:	2201      	movs	r2, #1
 800c708:	e7e8      	b.n	800c6dc <__d2b+0x64>
 800c70a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c70e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c712:	6038      	str	r0, [r7, #0]
 800c714:	6918      	ldr	r0, [r3, #16]
 800c716:	f7ff fd2d 	bl	800c174 <__hi0bits>
 800c71a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c71e:	e7e5      	b.n	800c6ec <__d2b+0x74>
 800c720:	0800ebd0 	.word	0x0800ebd0
 800c724:	0800ebe1 	.word	0x0800ebe1

0800c728 <__ssputs_r>:
 800c728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c72c:	688e      	ldr	r6, [r1, #8]
 800c72e:	461f      	mov	r7, r3
 800c730:	42be      	cmp	r6, r7
 800c732:	680b      	ldr	r3, [r1, #0]
 800c734:	4682      	mov	sl, r0
 800c736:	460c      	mov	r4, r1
 800c738:	4690      	mov	r8, r2
 800c73a:	d82d      	bhi.n	800c798 <__ssputs_r+0x70>
 800c73c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c740:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c744:	d026      	beq.n	800c794 <__ssputs_r+0x6c>
 800c746:	6965      	ldr	r5, [r4, #20]
 800c748:	6909      	ldr	r1, [r1, #16]
 800c74a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c74e:	eba3 0901 	sub.w	r9, r3, r1
 800c752:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c756:	1c7b      	adds	r3, r7, #1
 800c758:	444b      	add	r3, r9
 800c75a:	106d      	asrs	r5, r5, #1
 800c75c:	429d      	cmp	r5, r3
 800c75e:	bf38      	it	cc
 800c760:	461d      	movcc	r5, r3
 800c762:	0553      	lsls	r3, r2, #21
 800c764:	d527      	bpl.n	800c7b6 <__ssputs_r+0x8e>
 800c766:	4629      	mov	r1, r5
 800c768:	f7ff fbd0 	bl	800bf0c <_malloc_r>
 800c76c:	4606      	mov	r6, r0
 800c76e:	b360      	cbz	r0, 800c7ca <__ssputs_r+0xa2>
 800c770:	6921      	ldr	r1, [r4, #16]
 800c772:	464a      	mov	r2, r9
 800c774:	f7fe fd69 	bl	800b24a <memcpy>
 800c778:	89a3      	ldrh	r3, [r4, #12]
 800c77a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c77e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c782:	81a3      	strh	r3, [r4, #12]
 800c784:	6126      	str	r6, [r4, #16]
 800c786:	6165      	str	r5, [r4, #20]
 800c788:	444e      	add	r6, r9
 800c78a:	eba5 0509 	sub.w	r5, r5, r9
 800c78e:	6026      	str	r6, [r4, #0]
 800c790:	60a5      	str	r5, [r4, #8]
 800c792:	463e      	mov	r6, r7
 800c794:	42be      	cmp	r6, r7
 800c796:	d900      	bls.n	800c79a <__ssputs_r+0x72>
 800c798:	463e      	mov	r6, r7
 800c79a:	6820      	ldr	r0, [r4, #0]
 800c79c:	4632      	mov	r2, r6
 800c79e:	4641      	mov	r1, r8
 800c7a0:	f000 f9c6 	bl	800cb30 <memmove>
 800c7a4:	68a3      	ldr	r3, [r4, #8]
 800c7a6:	1b9b      	subs	r3, r3, r6
 800c7a8:	60a3      	str	r3, [r4, #8]
 800c7aa:	6823      	ldr	r3, [r4, #0]
 800c7ac:	4433      	add	r3, r6
 800c7ae:	6023      	str	r3, [r4, #0]
 800c7b0:	2000      	movs	r0, #0
 800c7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7b6:	462a      	mov	r2, r5
 800c7b8:	f000 fa28 	bl	800cc0c <_realloc_r>
 800c7bc:	4606      	mov	r6, r0
 800c7be:	2800      	cmp	r0, #0
 800c7c0:	d1e0      	bne.n	800c784 <__ssputs_r+0x5c>
 800c7c2:	6921      	ldr	r1, [r4, #16]
 800c7c4:	4650      	mov	r0, sl
 800c7c6:	f7ff fb2d 	bl	800be24 <_free_r>
 800c7ca:	230c      	movs	r3, #12
 800c7cc:	f8ca 3000 	str.w	r3, [sl]
 800c7d0:	89a3      	ldrh	r3, [r4, #12]
 800c7d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7d6:	81a3      	strh	r3, [r4, #12]
 800c7d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7dc:	e7e9      	b.n	800c7b2 <__ssputs_r+0x8a>
	...

0800c7e0 <_svfiprintf_r>:
 800c7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7e4:	4698      	mov	r8, r3
 800c7e6:	898b      	ldrh	r3, [r1, #12]
 800c7e8:	061b      	lsls	r3, r3, #24
 800c7ea:	b09d      	sub	sp, #116	@ 0x74
 800c7ec:	4607      	mov	r7, r0
 800c7ee:	460d      	mov	r5, r1
 800c7f0:	4614      	mov	r4, r2
 800c7f2:	d510      	bpl.n	800c816 <_svfiprintf_r+0x36>
 800c7f4:	690b      	ldr	r3, [r1, #16]
 800c7f6:	b973      	cbnz	r3, 800c816 <_svfiprintf_r+0x36>
 800c7f8:	2140      	movs	r1, #64	@ 0x40
 800c7fa:	f7ff fb87 	bl	800bf0c <_malloc_r>
 800c7fe:	6028      	str	r0, [r5, #0]
 800c800:	6128      	str	r0, [r5, #16]
 800c802:	b930      	cbnz	r0, 800c812 <_svfiprintf_r+0x32>
 800c804:	230c      	movs	r3, #12
 800c806:	603b      	str	r3, [r7, #0]
 800c808:	f04f 30ff 	mov.w	r0, #4294967295
 800c80c:	b01d      	add	sp, #116	@ 0x74
 800c80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c812:	2340      	movs	r3, #64	@ 0x40
 800c814:	616b      	str	r3, [r5, #20]
 800c816:	2300      	movs	r3, #0
 800c818:	9309      	str	r3, [sp, #36]	@ 0x24
 800c81a:	2320      	movs	r3, #32
 800c81c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c820:	f8cd 800c 	str.w	r8, [sp, #12]
 800c824:	2330      	movs	r3, #48	@ 0x30
 800c826:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c9c4 <_svfiprintf_r+0x1e4>
 800c82a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c82e:	f04f 0901 	mov.w	r9, #1
 800c832:	4623      	mov	r3, r4
 800c834:	469a      	mov	sl, r3
 800c836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c83a:	b10a      	cbz	r2, 800c840 <_svfiprintf_r+0x60>
 800c83c:	2a25      	cmp	r2, #37	@ 0x25
 800c83e:	d1f9      	bne.n	800c834 <_svfiprintf_r+0x54>
 800c840:	ebba 0b04 	subs.w	fp, sl, r4
 800c844:	d00b      	beq.n	800c85e <_svfiprintf_r+0x7e>
 800c846:	465b      	mov	r3, fp
 800c848:	4622      	mov	r2, r4
 800c84a:	4629      	mov	r1, r5
 800c84c:	4638      	mov	r0, r7
 800c84e:	f7ff ff6b 	bl	800c728 <__ssputs_r>
 800c852:	3001      	adds	r0, #1
 800c854:	f000 80a7 	beq.w	800c9a6 <_svfiprintf_r+0x1c6>
 800c858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c85a:	445a      	add	r2, fp
 800c85c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c85e:	f89a 3000 	ldrb.w	r3, [sl]
 800c862:	2b00      	cmp	r3, #0
 800c864:	f000 809f 	beq.w	800c9a6 <_svfiprintf_r+0x1c6>
 800c868:	2300      	movs	r3, #0
 800c86a:	f04f 32ff 	mov.w	r2, #4294967295
 800c86e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c872:	f10a 0a01 	add.w	sl, sl, #1
 800c876:	9304      	str	r3, [sp, #16]
 800c878:	9307      	str	r3, [sp, #28]
 800c87a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c87e:	931a      	str	r3, [sp, #104]	@ 0x68
 800c880:	4654      	mov	r4, sl
 800c882:	2205      	movs	r2, #5
 800c884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c888:	484e      	ldr	r0, [pc, #312]	@ (800c9c4 <_svfiprintf_r+0x1e4>)
 800c88a:	f7f3 fd29 	bl	80002e0 <memchr>
 800c88e:	9a04      	ldr	r2, [sp, #16]
 800c890:	b9d8      	cbnz	r0, 800c8ca <_svfiprintf_r+0xea>
 800c892:	06d0      	lsls	r0, r2, #27
 800c894:	bf44      	itt	mi
 800c896:	2320      	movmi	r3, #32
 800c898:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c89c:	0711      	lsls	r1, r2, #28
 800c89e:	bf44      	itt	mi
 800c8a0:	232b      	movmi	r3, #43	@ 0x2b
 800c8a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8a6:	f89a 3000 	ldrb.w	r3, [sl]
 800c8aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8ac:	d015      	beq.n	800c8da <_svfiprintf_r+0xfa>
 800c8ae:	9a07      	ldr	r2, [sp, #28]
 800c8b0:	4654      	mov	r4, sl
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	f04f 0c0a 	mov.w	ip, #10
 800c8b8:	4621      	mov	r1, r4
 800c8ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8be:	3b30      	subs	r3, #48	@ 0x30
 800c8c0:	2b09      	cmp	r3, #9
 800c8c2:	d94b      	bls.n	800c95c <_svfiprintf_r+0x17c>
 800c8c4:	b1b0      	cbz	r0, 800c8f4 <_svfiprintf_r+0x114>
 800c8c6:	9207      	str	r2, [sp, #28]
 800c8c8:	e014      	b.n	800c8f4 <_svfiprintf_r+0x114>
 800c8ca:	eba0 0308 	sub.w	r3, r0, r8
 800c8ce:	fa09 f303 	lsl.w	r3, r9, r3
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	9304      	str	r3, [sp, #16]
 800c8d6:	46a2      	mov	sl, r4
 800c8d8:	e7d2      	b.n	800c880 <_svfiprintf_r+0xa0>
 800c8da:	9b03      	ldr	r3, [sp, #12]
 800c8dc:	1d19      	adds	r1, r3, #4
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	9103      	str	r1, [sp, #12]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	bfbb      	ittet	lt
 800c8e6:	425b      	neglt	r3, r3
 800c8e8:	f042 0202 	orrlt.w	r2, r2, #2
 800c8ec:	9307      	strge	r3, [sp, #28]
 800c8ee:	9307      	strlt	r3, [sp, #28]
 800c8f0:	bfb8      	it	lt
 800c8f2:	9204      	strlt	r2, [sp, #16]
 800c8f4:	7823      	ldrb	r3, [r4, #0]
 800c8f6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c8f8:	d10a      	bne.n	800c910 <_svfiprintf_r+0x130>
 800c8fa:	7863      	ldrb	r3, [r4, #1]
 800c8fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8fe:	d132      	bne.n	800c966 <_svfiprintf_r+0x186>
 800c900:	9b03      	ldr	r3, [sp, #12]
 800c902:	1d1a      	adds	r2, r3, #4
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	9203      	str	r2, [sp, #12]
 800c908:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c90c:	3402      	adds	r4, #2
 800c90e:	9305      	str	r3, [sp, #20]
 800c910:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c9d4 <_svfiprintf_r+0x1f4>
 800c914:	7821      	ldrb	r1, [r4, #0]
 800c916:	2203      	movs	r2, #3
 800c918:	4650      	mov	r0, sl
 800c91a:	f7f3 fce1 	bl	80002e0 <memchr>
 800c91e:	b138      	cbz	r0, 800c930 <_svfiprintf_r+0x150>
 800c920:	9b04      	ldr	r3, [sp, #16]
 800c922:	eba0 000a 	sub.w	r0, r0, sl
 800c926:	2240      	movs	r2, #64	@ 0x40
 800c928:	4082      	lsls	r2, r0
 800c92a:	4313      	orrs	r3, r2
 800c92c:	3401      	adds	r4, #1
 800c92e:	9304      	str	r3, [sp, #16]
 800c930:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c934:	4824      	ldr	r0, [pc, #144]	@ (800c9c8 <_svfiprintf_r+0x1e8>)
 800c936:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c93a:	2206      	movs	r2, #6
 800c93c:	f7f3 fcd0 	bl	80002e0 <memchr>
 800c940:	2800      	cmp	r0, #0
 800c942:	d036      	beq.n	800c9b2 <_svfiprintf_r+0x1d2>
 800c944:	4b21      	ldr	r3, [pc, #132]	@ (800c9cc <_svfiprintf_r+0x1ec>)
 800c946:	bb1b      	cbnz	r3, 800c990 <_svfiprintf_r+0x1b0>
 800c948:	9b03      	ldr	r3, [sp, #12]
 800c94a:	3307      	adds	r3, #7
 800c94c:	f023 0307 	bic.w	r3, r3, #7
 800c950:	3308      	adds	r3, #8
 800c952:	9303      	str	r3, [sp, #12]
 800c954:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c956:	4433      	add	r3, r6
 800c958:	9309      	str	r3, [sp, #36]	@ 0x24
 800c95a:	e76a      	b.n	800c832 <_svfiprintf_r+0x52>
 800c95c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c960:	460c      	mov	r4, r1
 800c962:	2001      	movs	r0, #1
 800c964:	e7a8      	b.n	800c8b8 <_svfiprintf_r+0xd8>
 800c966:	2300      	movs	r3, #0
 800c968:	3401      	adds	r4, #1
 800c96a:	9305      	str	r3, [sp, #20]
 800c96c:	4619      	mov	r1, r3
 800c96e:	f04f 0c0a 	mov.w	ip, #10
 800c972:	4620      	mov	r0, r4
 800c974:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c978:	3a30      	subs	r2, #48	@ 0x30
 800c97a:	2a09      	cmp	r2, #9
 800c97c:	d903      	bls.n	800c986 <_svfiprintf_r+0x1a6>
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d0c6      	beq.n	800c910 <_svfiprintf_r+0x130>
 800c982:	9105      	str	r1, [sp, #20]
 800c984:	e7c4      	b.n	800c910 <_svfiprintf_r+0x130>
 800c986:	fb0c 2101 	mla	r1, ip, r1, r2
 800c98a:	4604      	mov	r4, r0
 800c98c:	2301      	movs	r3, #1
 800c98e:	e7f0      	b.n	800c972 <_svfiprintf_r+0x192>
 800c990:	ab03      	add	r3, sp, #12
 800c992:	9300      	str	r3, [sp, #0]
 800c994:	462a      	mov	r2, r5
 800c996:	4b0e      	ldr	r3, [pc, #56]	@ (800c9d0 <_svfiprintf_r+0x1f0>)
 800c998:	a904      	add	r1, sp, #16
 800c99a:	4638      	mov	r0, r7
 800c99c:	f7fd ff08 	bl	800a7b0 <_printf_float>
 800c9a0:	1c42      	adds	r2, r0, #1
 800c9a2:	4606      	mov	r6, r0
 800c9a4:	d1d6      	bne.n	800c954 <_svfiprintf_r+0x174>
 800c9a6:	89ab      	ldrh	r3, [r5, #12]
 800c9a8:	065b      	lsls	r3, r3, #25
 800c9aa:	f53f af2d 	bmi.w	800c808 <_svfiprintf_r+0x28>
 800c9ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9b0:	e72c      	b.n	800c80c <_svfiprintf_r+0x2c>
 800c9b2:	ab03      	add	r3, sp, #12
 800c9b4:	9300      	str	r3, [sp, #0]
 800c9b6:	462a      	mov	r2, r5
 800c9b8:	4b05      	ldr	r3, [pc, #20]	@ (800c9d0 <_svfiprintf_r+0x1f0>)
 800c9ba:	a904      	add	r1, sp, #16
 800c9bc:	4638      	mov	r0, r7
 800c9be:	f7fe f97f 	bl	800acc0 <_printf_i>
 800c9c2:	e7ed      	b.n	800c9a0 <_svfiprintf_r+0x1c0>
 800c9c4:	0800ed38 	.word	0x0800ed38
 800c9c8:	0800ed42 	.word	0x0800ed42
 800c9cc:	0800a7b1 	.word	0x0800a7b1
 800c9d0:	0800c729 	.word	0x0800c729
 800c9d4:	0800ed3e 	.word	0x0800ed3e

0800c9d8 <__sflush_r>:
 800c9d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e0:	0716      	lsls	r6, r2, #28
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	460c      	mov	r4, r1
 800c9e6:	d454      	bmi.n	800ca92 <__sflush_r+0xba>
 800c9e8:	684b      	ldr	r3, [r1, #4]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	dc02      	bgt.n	800c9f4 <__sflush_r+0x1c>
 800c9ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	dd48      	ble.n	800ca86 <__sflush_r+0xae>
 800c9f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9f6:	2e00      	cmp	r6, #0
 800c9f8:	d045      	beq.n	800ca86 <__sflush_r+0xae>
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca00:	682f      	ldr	r7, [r5, #0]
 800ca02:	6a21      	ldr	r1, [r4, #32]
 800ca04:	602b      	str	r3, [r5, #0]
 800ca06:	d030      	beq.n	800ca6a <__sflush_r+0x92>
 800ca08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	0759      	lsls	r1, r3, #29
 800ca0e:	d505      	bpl.n	800ca1c <__sflush_r+0x44>
 800ca10:	6863      	ldr	r3, [r4, #4]
 800ca12:	1ad2      	subs	r2, r2, r3
 800ca14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca16:	b10b      	cbz	r3, 800ca1c <__sflush_r+0x44>
 800ca18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca1a:	1ad2      	subs	r2, r2, r3
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca20:	6a21      	ldr	r1, [r4, #32]
 800ca22:	4628      	mov	r0, r5
 800ca24:	47b0      	blx	r6
 800ca26:	1c43      	adds	r3, r0, #1
 800ca28:	89a3      	ldrh	r3, [r4, #12]
 800ca2a:	d106      	bne.n	800ca3a <__sflush_r+0x62>
 800ca2c:	6829      	ldr	r1, [r5, #0]
 800ca2e:	291d      	cmp	r1, #29
 800ca30:	d82b      	bhi.n	800ca8a <__sflush_r+0xb2>
 800ca32:	4a2a      	ldr	r2, [pc, #168]	@ (800cadc <__sflush_r+0x104>)
 800ca34:	410a      	asrs	r2, r1
 800ca36:	07d6      	lsls	r6, r2, #31
 800ca38:	d427      	bmi.n	800ca8a <__sflush_r+0xb2>
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	6062      	str	r2, [r4, #4]
 800ca3e:	04d9      	lsls	r1, r3, #19
 800ca40:	6922      	ldr	r2, [r4, #16]
 800ca42:	6022      	str	r2, [r4, #0]
 800ca44:	d504      	bpl.n	800ca50 <__sflush_r+0x78>
 800ca46:	1c42      	adds	r2, r0, #1
 800ca48:	d101      	bne.n	800ca4e <__sflush_r+0x76>
 800ca4a:	682b      	ldr	r3, [r5, #0]
 800ca4c:	b903      	cbnz	r3, 800ca50 <__sflush_r+0x78>
 800ca4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca52:	602f      	str	r7, [r5, #0]
 800ca54:	b1b9      	cbz	r1, 800ca86 <__sflush_r+0xae>
 800ca56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca5a:	4299      	cmp	r1, r3
 800ca5c:	d002      	beq.n	800ca64 <__sflush_r+0x8c>
 800ca5e:	4628      	mov	r0, r5
 800ca60:	f7ff f9e0 	bl	800be24 <_free_r>
 800ca64:	2300      	movs	r3, #0
 800ca66:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca68:	e00d      	b.n	800ca86 <__sflush_r+0xae>
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	47b0      	blx	r6
 800ca70:	4602      	mov	r2, r0
 800ca72:	1c50      	adds	r0, r2, #1
 800ca74:	d1c9      	bne.n	800ca0a <__sflush_r+0x32>
 800ca76:	682b      	ldr	r3, [r5, #0]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d0c6      	beq.n	800ca0a <__sflush_r+0x32>
 800ca7c:	2b1d      	cmp	r3, #29
 800ca7e:	d001      	beq.n	800ca84 <__sflush_r+0xac>
 800ca80:	2b16      	cmp	r3, #22
 800ca82:	d11e      	bne.n	800cac2 <__sflush_r+0xea>
 800ca84:	602f      	str	r7, [r5, #0]
 800ca86:	2000      	movs	r0, #0
 800ca88:	e022      	b.n	800cad0 <__sflush_r+0xf8>
 800ca8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca8e:	b21b      	sxth	r3, r3
 800ca90:	e01b      	b.n	800caca <__sflush_r+0xf2>
 800ca92:	690f      	ldr	r7, [r1, #16]
 800ca94:	2f00      	cmp	r7, #0
 800ca96:	d0f6      	beq.n	800ca86 <__sflush_r+0xae>
 800ca98:	0793      	lsls	r3, r2, #30
 800ca9a:	680e      	ldr	r6, [r1, #0]
 800ca9c:	bf08      	it	eq
 800ca9e:	694b      	ldreq	r3, [r1, #20]
 800caa0:	600f      	str	r7, [r1, #0]
 800caa2:	bf18      	it	ne
 800caa4:	2300      	movne	r3, #0
 800caa6:	eba6 0807 	sub.w	r8, r6, r7
 800caaa:	608b      	str	r3, [r1, #8]
 800caac:	f1b8 0f00 	cmp.w	r8, #0
 800cab0:	dde9      	ble.n	800ca86 <__sflush_r+0xae>
 800cab2:	6a21      	ldr	r1, [r4, #32]
 800cab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cab6:	4643      	mov	r3, r8
 800cab8:	463a      	mov	r2, r7
 800caba:	4628      	mov	r0, r5
 800cabc:	47b0      	blx	r6
 800cabe:	2800      	cmp	r0, #0
 800cac0:	dc08      	bgt.n	800cad4 <__sflush_r+0xfc>
 800cac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800caca:	81a3      	strh	r3, [r4, #12]
 800cacc:	f04f 30ff 	mov.w	r0, #4294967295
 800cad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cad4:	4407      	add	r7, r0
 800cad6:	eba8 0800 	sub.w	r8, r8, r0
 800cada:	e7e7      	b.n	800caac <__sflush_r+0xd4>
 800cadc:	dfbffffe 	.word	0xdfbffffe

0800cae0 <_fflush_r>:
 800cae0:	b538      	push	{r3, r4, r5, lr}
 800cae2:	690b      	ldr	r3, [r1, #16]
 800cae4:	4605      	mov	r5, r0
 800cae6:	460c      	mov	r4, r1
 800cae8:	b913      	cbnz	r3, 800caf0 <_fflush_r+0x10>
 800caea:	2500      	movs	r5, #0
 800caec:	4628      	mov	r0, r5
 800caee:	bd38      	pop	{r3, r4, r5, pc}
 800caf0:	b118      	cbz	r0, 800cafa <_fflush_r+0x1a>
 800caf2:	6a03      	ldr	r3, [r0, #32]
 800caf4:	b90b      	cbnz	r3, 800cafa <_fflush_r+0x1a>
 800caf6:	f7fe fa8f 	bl	800b018 <__sinit>
 800cafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d0f3      	beq.n	800caea <_fflush_r+0xa>
 800cb02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb04:	07d0      	lsls	r0, r2, #31
 800cb06:	d404      	bmi.n	800cb12 <_fflush_r+0x32>
 800cb08:	0599      	lsls	r1, r3, #22
 800cb0a:	d402      	bmi.n	800cb12 <_fflush_r+0x32>
 800cb0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb0e:	f7fe fb9a 	bl	800b246 <__retarget_lock_acquire_recursive>
 800cb12:	4628      	mov	r0, r5
 800cb14:	4621      	mov	r1, r4
 800cb16:	f7ff ff5f 	bl	800c9d8 <__sflush_r>
 800cb1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb1c:	07da      	lsls	r2, r3, #31
 800cb1e:	4605      	mov	r5, r0
 800cb20:	d4e4      	bmi.n	800caec <_fflush_r+0xc>
 800cb22:	89a3      	ldrh	r3, [r4, #12]
 800cb24:	059b      	lsls	r3, r3, #22
 800cb26:	d4e1      	bmi.n	800caec <_fflush_r+0xc>
 800cb28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb2a:	f7fe fb8d 	bl	800b248 <__retarget_lock_release_recursive>
 800cb2e:	e7dd      	b.n	800caec <_fflush_r+0xc>

0800cb30 <memmove>:
 800cb30:	4288      	cmp	r0, r1
 800cb32:	b510      	push	{r4, lr}
 800cb34:	eb01 0402 	add.w	r4, r1, r2
 800cb38:	d902      	bls.n	800cb40 <memmove+0x10>
 800cb3a:	4284      	cmp	r4, r0
 800cb3c:	4623      	mov	r3, r4
 800cb3e:	d807      	bhi.n	800cb50 <memmove+0x20>
 800cb40:	1e43      	subs	r3, r0, #1
 800cb42:	42a1      	cmp	r1, r4
 800cb44:	d008      	beq.n	800cb58 <memmove+0x28>
 800cb46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb4e:	e7f8      	b.n	800cb42 <memmove+0x12>
 800cb50:	4402      	add	r2, r0
 800cb52:	4601      	mov	r1, r0
 800cb54:	428a      	cmp	r2, r1
 800cb56:	d100      	bne.n	800cb5a <memmove+0x2a>
 800cb58:	bd10      	pop	{r4, pc}
 800cb5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb62:	e7f7      	b.n	800cb54 <memmove+0x24>

0800cb64 <_sbrk_r>:
 800cb64:	b538      	push	{r3, r4, r5, lr}
 800cb66:	4d06      	ldr	r5, [pc, #24]	@ (800cb80 <_sbrk_r+0x1c>)
 800cb68:	2300      	movs	r3, #0
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	4608      	mov	r0, r1
 800cb6e:	602b      	str	r3, [r5, #0]
 800cb70:	f7f4 fc2e 	bl	80013d0 <_sbrk>
 800cb74:	1c43      	adds	r3, r0, #1
 800cb76:	d102      	bne.n	800cb7e <_sbrk_r+0x1a>
 800cb78:	682b      	ldr	r3, [r5, #0]
 800cb7a:	b103      	cbz	r3, 800cb7e <_sbrk_r+0x1a>
 800cb7c:	6023      	str	r3, [r4, #0]
 800cb7e:	bd38      	pop	{r3, r4, r5, pc}
 800cb80:	24005380 	.word	0x24005380

0800cb84 <__assert_func>:
 800cb84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb86:	4614      	mov	r4, r2
 800cb88:	461a      	mov	r2, r3
 800cb8a:	4b09      	ldr	r3, [pc, #36]	@ (800cbb0 <__assert_func+0x2c>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	4605      	mov	r5, r0
 800cb90:	68d8      	ldr	r0, [r3, #12]
 800cb92:	b954      	cbnz	r4, 800cbaa <__assert_func+0x26>
 800cb94:	4b07      	ldr	r3, [pc, #28]	@ (800cbb4 <__assert_func+0x30>)
 800cb96:	461c      	mov	r4, r3
 800cb98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb9c:	9100      	str	r1, [sp, #0]
 800cb9e:	462b      	mov	r3, r5
 800cba0:	4905      	ldr	r1, [pc, #20]	@ (800cbb8 <__assert_func+0x34>)
 800cba2:	f000 f86f 	bl	800cc84 <fiprintf>
 800cba6:	f000 f87f 	bl	800cca8 <abort>
 800cbaa:	4b04      	ldr	r3, [pc, #16]	@ (800cbbc <__assert_func+0x38>)
 800cbac:	e7f4      	b.n	800cb98 <__assert_func+0x14>
 800cbae:	bf00      	nop
 800cbb0:	24000044 	.word	0x24000044
 800cbb4:	0800ed8e 	.word	0x0800ed8e
 800cbb8:	0800ed60 	.word	0x0800ed60
 800cbbc:	0800ed53 	.word	0x0800ed53

0800cbc0 <_calloc_r>:
 800cbc0:	b570      	push	{r4, r5, r6, lr}
 800cbc2:	fba1 5402 	umull	r5, r4, r1, r2
 800cbc6:	b93c      	cbnz	r4, 800cbd8 <_calloc_r+0x18>
 800cbc8:	4629      	mov	r1, r5
 800cbca:	f7ff f99f 	bl	800bf0c <_malloc_r>
 800cbce:	4606      	mov	r6, r0
 800cbd0:	b928      	cbnz	r0, 800cbde <_calloc_r+0x1e>
 800cbd2:	2600      	movs	r6, #0
 800cbd4:	4630      	mov	r0, r6
 800cbd6:	bd70      	pop	{r4, r5, r6, pc}
 800cbd8:	220c      	movs	r2, #12
 800cbda:	6002      	str	r2, [r0, #0]
 800cbdc:	e7f9      	b.n	800cbd2 <_calloc_r+0x12>
 800cbde:	462a      	mov	r2, r5
 800cbe0:	4621      	mov	r1, r4
 800cbe2:	f7fe fab2 	bl	800b14a <memset>
 800cbe6:	e7f5      	b.n	800cbd4 <_calloc_r+0x14>

0800cbe8 <__ascii_mbtowc>:
 800cbe8:	b082      	sub	sp, #8
 800cbea:	b901      	cbnz	r1, 800cbee <__ascii_mbtowc+0x6>
 800cbec:	a901      	add	r1, sp, #4
 800cbee:	b142      	cbz	r2, 800cc02 <__ascii_mbtowc+0x1a>
 800cbf0:	b14b      	cbz	r3, 800cc06 <__ascii_mbtowc+0x1e>
 800cbf2:	7813      	ldrb	r3, [r2, #0]
 800cbf4:	600b      	str	r3, [r1, #0]
 800cbf6:	7812      	ldrb	r2, [r2, #0]
 800cbf8:	1e10      	subs	r0, r2, #0
 800cbfa:	bf18      	it	ne
 800cbfc:	2001      	movne	r0, #1
 800cbfe:	b002      	add	sp, #8
 800cc00:	4770      	bx	lr
 800cc02:	4610      	mov	r0, r2
 800cc04:	e7fb      	b.n	800cbfe <__ascii_mbtowc+0x16>
 800cc06:	f06f 0001 	mvn.w	r0, #1
 800cc0a:	e7f8      	b.n	800cbfe <__ascii_mbtowc+0x16>

0800cc0c <_realloc_r>:
 800cc0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc10:	4680      	mov	r8, r0
 800cc12:	4615      	mov	r5, r2
 800cc14:	460c      	mov	r4, r1
 800cc16:	b921      	cbnz	r1, 800cc22 <_realloc_r+0x16>
 800cc18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc1c:	4611      	mov	r1, r2
 800cc1e:	f7ff b975 	b.w	800bf0c <_malloc_r>
 800cc22:	b92a      	cbnz	r2, 800cc30 <_realloc_r+0x24>
 800cc24:	f7ff f8fe 	bl	800be24 <_free_r>
 800cc28:	2400      	movs	r4, #0
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc30:	f000 f841 	bl	800ccb6 <_malloc_usable_size_r>
 800cc34:	4285      	cmp	r5, r0
 800cc36:	4606      	mov	r6, r0
 800cc38:	d802      	bhi.n	800cc40 <_realloc_r+0x34>
 800cc3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cc3e:	d8f4      	bhi.n	800cc2a <_realloc_r+0x1e>
 800cc40:	4629      	mov	r1, r5
 800cc42:	4640      	mov	r0, r8
 800cc44:	f7ff f962 	bl	800bf0c <_malloc_r>
 800cc48:	4607      	mov	r7, r0
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d0ec      	beq.n	800cc28 <_realloc_r+0x1c>
 800cc4e:	42b5      	cmp	r5, r6
 800cc50:	462a      	mov	r2, r5
 800cc52:	4621      	mov	r1, r4
 800cc54:	bf28      	it	cs
 800cc56:	4632      	movcs	r2, r6
 800cc58:	f7fe faf7 	bl	800b24a <memcpy>
 800cc5c:	4621      	mov	r1, r4
 800cc5e:	4640      	mov	r0, r8
 800cc60:	f7ff f8e0 	bl	800be24 <_free_r>
 800cc64:	463c      	mov	r4, r7
 800cc66:	e7e0      	b.n	800cc2a <_realloc_r+0x1e>

0800cc68 <__ascii_wctomb>:
 800cc68:	4603      	mov	r3, r0
 800cc6a:	4608      	mov	r0, r1
 800cc6c:	b141      	cbz	r1, 800cc80 <__ascii_wctomb+0x18>
 800cc6e:	2aff      	cmp	r2, #255	@ 0xff
 800cc70:	d904      	bls.n	800cc7c <__ascii_wctomb+0x14>
 800cc72:	228a      	movs	r2, #138	@ 0x8a
 800cc74:	601a      	str	r2, [r3, #0]
 800cc76:	f04f 30ff 	mov.w	r0, #4294967295
 800cc7a:	4770      	bx	lr
 800cc7c:	700a      	strb	r2, [r1, #0]
 800cc7e:	2001      	movs	r0, #1
 800cc80:	4770      	bx	lr
	...

0800cc84 <fiprintf>:
 800cc84:	b40e      	push	{r1, r2, r3}
 800cc86:	b503      	push	{r0, r1, lr}
 800cc88:	4601      	mov	r1, r0
 800cc8a:	ab03      	add	r3, sp, #12
 800cc8c:	4805      	ldr	r0, [pc, #20]	@ (800cca4 <fiprintf+0x20>)
 800cc8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc92:	6800      	ldr	r0, [r0, #0]
 800cc94:	9301      	str	r3, [sp, #4]
 800cc96:	f000 f83f 	bl	800cd18 <_vfiprintf_r>
 800cc9a:	b002      	add	sp, #8
 800cc9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cca0:	b003      	add	sp, #12
 800cca2:	4770      	bx	lr
 800cca4:	24000044 	.word	0x24000044

0800cca8 <abort>:
 800cca8:	b508      	push	{r3, lr}
 800ccaa:	2006      	movs	r0, #6
 800ccac:	f000 fa08 	bl	800d0c0 <raise>
 800ccb0:	2001      	movs	r0, #1
 800ccb2:	f7f4 fb15 	bl	80012e0 <_exit>

0800ccb6 <_malloc_usable_size_r>:
 800ccb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccba:	1f18      	subs	r0, r3, #4
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	bfbc      	itt	lt
 800ccc0:	580b      	ldrlt	r3, [r1, r0]
 800ccc2:	18c0      	addlt	r0, r0, r3
 800ccc4:	4770      	bx	lr

0800ccc6 <__sfputc_r>:
 800ccc6:	6893      	ldr	r3, [r2, #8]
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	b410      	push	{r4}
 800ccce:	6093      	str	r3, [r2, #8]
 800ccd0:	da08      	bge.n	800cce4 <__sfputc_r+0x1e>
 800ccd2:	6994      	ldr	r4, [r2, #24]
 800ccd4:	42a3      	cmp	r3, r4
 800ccd6:	db01      	blt.n	800ccdc <__sfputc_r+0x16>
 800ccd8:	290a      	cmp	r1, #10
 800ccda:	d103      	bne.n	800cce4 <__sfputc_r+0x1e>
 800ccdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cce0:	f000 b932 	b.w	800cf48 <__swbuf_r>
 800cce4:	6813      	ldr	r3, [r2, #0]
 800cce6:	1c58      	adds	r0, r3, #1
 800cce8:	6010      	str	r0, [r2, #0]
 800ccea:	7019      	strb	r1, [r3, #0]
 800ccec:	4608      	mov	r0, r1
 800ccee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccf2:	4770      	bx	lr

0800ccf4 <__sfputs_r>:
 800ccf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccf6:	4606      	mov	r6, r0
 800ccf8:	460f      	mov	r7, r1
 800ccfa:	4614      	mov	r4, r2
 800ccfc:	18d5      	adds	r5, r2, r3
 800ccfe:	42ac      	cmp	r4, r5
 800cd00:	d101      	bne.n	800cd06 <__sfputs_r+0x12>
 800cd02:	2000      	movs	r0, #0
 800cd04:	e007      	b.n	800cd16 <__sfputs_r+0x22>
 800cd06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd0a:	463a      	mov	r2, r7
 800cd0c:	4630      	mov	r0, r6
 800cd0e:	f7ff ffda 	bl	800ccc6 <__sfputc_r>
 800cd12:	1c43      	adds	r3, r0, #1
 800cd14:	d1f3      	bne.n	800ccfe <__sfputs_r+0xa>
 800cd16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd18 <_vfiprintf_r>:
 800cd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd1c:	460d      	mov	r5, r1
 800cd1e:	b09d      	sub	sp, #116	@ 0x74
 800cd20:	4614      	mov	r4, r2
 800cd22:	4698      	mov	r8, r3
 800cd24:	4606      	mov	r6, r0
 800cd26:	b118      	cbz	r0, 800cd30 <_vfiprintf_r+0x18>
 800cd28:	6a03      	ldr	r3, [r0, #32]
 800cd2a:	b90b      	cbnz	r3, 800cd30 <_vfiprintf_r+0x18>
 800cd2c:	f7fe f974 	bl	800b018 <__sinit>
 800cd30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd32:	07d9      	lsls	r1, r3, #31
 800cd34:	d405      	bmi.n	800cd42 <_vfiprintf_r+0x2a>
 800cd36:	89ab      	ldrh	r3, [r5, #12]
 800cd38:	059a      	lsls	r2, r3, #22
 800cd3a:	d402      	bmi.n	800cd42 <_vfiprintf_r+0x2a>
 800cd3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd3e:	f7fe fa82 	bl	800b246 <__retarget_lock_acquire_recursive>
 800cd42:	89ab      	ldrh	r3, [r5, #12]
 800cd44:	071b      	lsls	r3, r3, #28
 800cd46:	d501      	bpl.n	800cd4c <_vfiprintf_r+0x34>
 800cd48:	692b      	ldr	r3, [r5, #16]
 800cd4a:	b99b      	cbnz	r3, 800cd74 <_vfiprintf_r+0x5c>
 800cd4c:	4629      	mov	r1, r5
 800cd4e:	4630      	mov	r0, r6
 800cd50:	f000 f938 	bl	800cfc4 <__swsetup_r>
 800cd54:	b170      	cbz	r0, 800cd74 <_vfiprintf_r+0x5c>
 800cd56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd58:	07dc      	lsls	r4, r3, #31
 800cd5a:	d504      	bpl.n	800cd66 <_vfiprintf_r+0x4e>
 800cd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd60:	b01d      	add	sp, #116	@ 0x74
 800cd62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd66:	89ab      	ldrh	r3, [r5, #12]
 800cd68:	0598      	lsls	r0, r3, #22
 800cd6a:	d4f7      	bmi.n	800cd5c <_vfiprintf_r+0x44>
 800cd6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd6e:	f7fe fa6b 	bl	800b248 <__retarget_lock_release_recursive>
 800cd72:	e7f3      	b.n	800cd5c <_vfiprintf_r+0x44>
 800cd74:	2300      	movs	r3, #0
 800cd76:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd78:	2320      	movs	r3, #32
 800cd7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd82:	2330      	movs	r3, #48	@ 0x30
 800cd84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf34 <_vfiprintf_r+0x21c>
 800cd88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd8c:	f04f 0901 	mov.w	r9, #1
 800cd90:	4623      	mov	r3, r4
 800cd92:	469a      	mov	sl, r3
 800cd94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd98:	b10a      	cbz	r2, 800cd9e <_vfiprintf_r+0x86>
 800cd9a:	2a25      	cmp	r2, #37	@ 0x25
 800cd9c:	d1f9      	bne.n	800cd92 <_vfiprintf_r+0x7a>
 800cd9e:	ebba 0b04 	subs.w	fp, sl, r4
 800cda2:	d00b      	beq.n	800cdbc <_vfiprintf_r+0xa4>
 800cda4:	465b      	mov	r3, fp
 800cda6:	4622      	mov	r2, r4
 800cda8:	4629      	mov	r1, r5
 800cdaa:	4630      	mov	r0, r6
 800cdac:	f7ff ffa2 	bl	800ccf4 <__sfputs_r>
 800cdb0:	3001      	adds	r0, #1
 800cdb2:	f000 80a7 	beq.w	800cf04 <_vfiprintf_r+0x1ec>
 800cdb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdb8:	445a      	add	r2, fp
 800cdba:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdbc:	f89a 3000 	ldrb.w	r3, [sl]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f000 809f 	beq.w	800cf04 <_vfiprintf_r+0x1ec>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	f04f 32ff 	mov.w	r2, #4294967295
 800cdcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdd0:	f10a 0a01 	add.w	sl, sl, #1
 800cdd4:	9304      	str	r3, [sp, #16]
 800cdd6:	9307      	str	r3, [sp, #28]
 800cdd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cddc:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdde:	4654      	mov	r4, sl
 800cde0:	2205      	movs	r2, #5
 800cde2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cde6:	4853      	ldr	r0, [pc, #332]	@ (800cf34 <_vfiprintf_r+0x21c>)
 800cde8:	f7f3 fa7a 	bl	80002e0 <memchr>
 800cdec:	9a04      	ldr	r2, [sp, #16]
 800cdee:	b9d8      	cbnz	r0, 800ce28 <_vfiprintf_r+0x110>
 800cdf0:	06d1      	lsls	r1, r2, #27
 800cdf2:	bf44      	itt	mi
 800cdf4:	2320      	movmi	r3, #32
 800cdf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdfa:	0713      	lsls	r3, r2, #28
 800cdfc:	bf44      	itt	mi
 800cdfe:	232b      	movmi	r3, #43	@ 0x2b
 800ce00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce04:	f89a 3000 	ldrb.w	r3, [sl]
 800ce08:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce0a:	d015      	beq.n	800ce38 <_vfiprintf_r+0x120>
 800ce0c:	9a07      	ldr	r2, [sp, #28]
 800ce0e:	4654      	mov	r4, sl
 800ce10:	2000      	movs	r0, #0
 800ce12:	f04f 0c0a 	mov.w	ip, #10
 800ce16:	4621      	mov	r1, r4
 800ce18:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce1c:	3b30      	subs	r3, #48	@ 0x30
 800ce1e:	2b09      	cmp	r3, #9
 800ce20:	d94b      	bls.n	800ceba <_vfiprintf_r+0x1a2>
 800ce22:	b1b0      	cbz	r0, 800ce52 <_vfiprintf_r+0x13a>
 800ce24:	9207      	str	r2, [sp, #28]
 800ce26:	e014      	b.n	800ce52 <_vfiprintf_r+0x13a>
 800ce28:	eba0 0308 	sub.w	r3, r0, r8
 800ce2c:	fa09 f303 	lsl.w	r3, r9, r3
 800ce30:	4313      	orrs	r3, r2
 800ce32:	9304      	str	r3, [sp, #16]
 800ce34:	46a2      	mov	sl, r4
 800ce36:	e7d2      	b.n	800cdde <_vfiprintf_r+0xc6>
 800ce38:	9b03      	ldr	r3, [sp, #12]
 800ce3a:	1d19      	adds	r1, r3, #4
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	9103      	str	r1, [sp, #12]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	bfbb      	ittet	lt
 800ce44:	425b      	neglt	r3, r3
 800ce46:	f042 0202 	orrlt.w	r2, r2, #2
 800ce4a:	9307      	strge	r3, [sp, #28]
 800ce4c:	9307      	strlt	r3, [sp, #28]
 800ce4e:	bfb8      	it	lt
 800ce50:	9204      	strlt	r2, [sp, #16]
 800ce52:	7823      	ldrb	r3, [r4, #0]
 800ce54:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce56:	d10a      	bne.n	800ce6e <_vfiprintf_r+0x156>
 800ce58:	7863      	ldrb	r3, [r4, #1]
 800ce5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce5c:	d132      	bne.n	800cec4 <_vfiprintf_r+0x1ac>
 800ce5e:	9b03      	ldr	r3, [sp, #12]
 800ce60:	1d1a      	adds	r2, r3, #4
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	9203      	str	r2, [sp, #12]
 800ce66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce6a:	3402      	adds	r4, #2
 800ce6c:	9305      	str	r3, [sp, #20]
 800ce6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf44 <_vfiprintf_r+0x22c>
 800ce72:	7821      	ldrb	r1, [r4, #0]
 800ce74:	2203      	movs	r2, #3
 800ce76:	4650      	mov	r0, sl
 800ce78:	f7f3 fa32 	bl	80002e0 <memchr>
 800ce7c:	b138      	cbz	r0, 800ce8e <_vfiprintf_r+0x176>
 800ce7e:	9b04      	ldr	r3, [sp, #16]
 800ce80:	eba0 000a 	sub.w	r0, r0, sl
 800ce84:	2240      	movs	r2, #64	@ 0x40
 800ce86:	4082      	lsls	r2, r0
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	3401      	adds	r4, #1
 800ce8c:	9304      	str	r3, [sp, #16]
 800ce8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce92:	4829      	ldr	r0, [pc, #164]	@ (800cf38 <_vfiprintf_r+0x220>)
 800ce94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce98:	2206      	movs	r2, #6
 800ce9a:	f7f3 fa21 	bl	80002e0 <memchr>
 800ce9e:	2800      	cmp	r0, #0
 800cea0:	d03f      	beq.n	800cf22 <_vfiprintf_r+0x20a>
 800cea2:	4b26      	ldr	r3, [pc, #152]	@ (800cf3c <_vfiprintf_r+0x224>)
 800cea4:	bb1b      	cbnz	r3, 800ceee <_vfiprintf_r+0x1d6>
 800cea6:	9b03      	ldr	r3, [sp, #12]
 800cea8:	3307      	adds	r3, #7
 800ceaa:	f023 0307 	bic.w	r3, r3, #7
 800ceae:	3308      	adds	r3, #8
 800ceb0:	9303      	str	r3, [sp, #12]
 800ceb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceb4:	443b      	add	r3, r7
 800ceb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ceb8:	e76a      	b.n	800cd90 <_vfiprintf_r+0x78>
 800ceba:	fb0c 3202 	mla	r2, ip, r2, r3
 800cebe:	460c      	mov	r4, r1
 800cec0:	2001      	movs	r0, #1
 800cec2:	e7a8      	b.n	800ce16 <_vfiprintf_r+0xfe>
 800cec4:	2300      	movs	r3, #0
 800cec6:	3401      	adds	r4, #1
 800cec8:	9305      	str	r3, [sp, #20]
 800ceca:	4619      	mov	r1, r3
 800cecc:	f04f 0c0a 	mov.w	ip, #10
 800ced0:	4620      	mov	r0, r4
 800ced2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ced6:	3a30      	subs	r2, #48	@ 0x30
 800ced8:	2a09      	cmp	r2, #9
 800ceda:	d903      	bls.n	800cee4 <_vfiprintf_r+0x1cc>
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d0c6      	beq.n	800ce6e <_vfiprintf_r+0x156>
 800cee0:	9105      	str	r1, [sp, #20]
 800cee2:	e7c4      	b.n	800ce6e <_vfiprintf_r+0x156>
 800cee4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cee8:	4604      	mov	r4, r0
 800ceea:	2301      	movs	r3, #1
 800ceec:	e7f0      	b.n	800ced0 <_vfiprintf_r+0x1b8>
 800ceee:	ab03      	add	r3, sp, #12
 800cef0:	9300      	str	r3, [sp, #0]
 800cef2:	462a      	mov	r2, r5
 800cef4:	4b12      	ldr	r3, [pc, #72]	@ (800cf40 <_vfiprintf_r+0x228>)
 800cef6:	a904      	add	r1, sp, #16
 800cef8:	4630      	mov	r0, r6
 800cefa:	f7fd fc59 	bl	800a7b0 <_printf_float>
 800cefe:	4607      	mov	r7, r0
 800cf00:	1c78      	adds	r0, r7, #1
 800cf02:	d1d6      	bne.n	800ceb2 <_vfiprintf_r+0x19a>
 800cf04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf06:	07d9      	lsls	r1, r3, #31
 800cf08:	d405      	bmi.n	800cf16 <_vfiprintf_r+0x1fe>
 800cf0a:	89ab      	ldrh	r3, [r5, #12]
 800cf0c:	059a      	lsls	r2, r3, #22
 800cf0e:	d402      	bmi.n	800cf16 <_vfiprintf_r+0x1fe>
 800cf10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf12:	f7fe f999 	bl	800b248 <__retarget_lock_release_recursive>
 800cf16:	89ab      	ldrh	r3, [r5, #12]
 800cf18:	065b      	lsls	r3, r3, #25
 800cf1a:	f53f af1f 	bmi.w	800cd5c <_vfiprintf_r+0x44>
 800cf1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf20:	e71e      	b.n	800cd60 <_vfiprintf_r+0x48>
 800cf22:	ab03      	add	r3, sp, #12
 800cf24:	9300      	str	r3, [sp, #0]
 800cf26:	462a      	mov	r2, r5
 800cf28:	4b05      	ldr	r3, [pc, #20]	@ (800cf40 <_vfiprintf_r+0x228>)
 800cf2a:	a904      	add	r1, sp, #16
 800cf2c:	4630      	mov	r0, r6
 800cf2e:	f7fd fec7 	bl	800acc0 <_printf_i>
 800cf32:	e7e4      	b.n	800cefe <_vfiprintf_r+0x1e6>
 800cf34:	0800ed38 	.word	0x0800ed38
 800cf38:	0800ed42 	.word	0x0800ed42
 800cf3c:	0800a7b1 	.word	0x0800a7b1
 800cf40:	0800ccf5 	.word	0x0800ccf5
 800cf44:	0800ed3e 	.word	0x0800ed3e

0800cf48 <__swbuf_r>:
 800cf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf4a:	460e      	mov	r6, r1
 800cf4c:	4614      	mov	r4, r2
 800cf4e:	4605      	mov	r5, r0
 800cf50:	b118      	cbz	r0, 800cf5a <__swbuf_r+0x12>
 800cf52:	6a03      	ldr	r3, [r0, #32]
 800cf54:	b90b      	cbnz	r3, 800cf5a <__swbuf_r+0x12>
 800cf56:	f7fe f85f 	bl	800b018 <__sinit>
 800cf5a:	69a3      	ldr	r3, [r4, #24]
 800cf5c:	60a3      	str	r3, [r4, #8]
 800cf5e:	89a3      	ldrh	r3, [r4, #12]
 800cf60:	071a      	lsls	r2, r3, #28
 800cf62:	d501      	bpl.n	800cf68 <__swbuf_r+0x20>
 800cf64:	6923      	ldr	r3, [r4, #16]
 800cf66:	b943      	cbnz	r3, 800cf7a <__swbuf_r+0x32>
 800cf68:	4621      	mov	r1, r4
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	f000 f82a 	bl	800cfc4 <__swsetup_r>
 800cf70:	b118      	cbz	r0, 800cf7a <__swbuf_r+0x32>
 800cf72:	f04f 37ff 	mov.w	r7, #4294967295
 800cf76:	4638      	mov	r0, r7
 800cf78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf7a:	6823      	ldr	r3, [r4, #0]
 800cf7c:	6922      	ldr	r2, [r4, #16]
 800cf7e:	1a98      	subs	r0, r3, r2
 800cf80:	6963      	ldr	r3, [r4, #20]
 800cf82:	b2f6      	uxtb	r6, r6
 800cf84:	4283      	cmp	r3, r0
 800cf86:	4637      	mov	r7, r6
 800cf88:	dc05      	bgt.n	800cf96 <__swbuf_r+0x4e>
 800cf8a:	4621      	mov	r1, r4
 800cf8c:	4628      	mov	r0, r5
 800cf8e:	f7ff fda7 	bl	800cae0 <_fflush_r>
 800cf92:	2800      	cmp	r0, #0
 800cf94:	d1ed      	bne.n	800cf72 <__swbuf_r+0x2a>
 800cf96:	68a3      	ldr	r3, [r4, #8]
 800cf98:	3b01      	subs	r3, #1
 800cf9a:	60a3      	str	r3, [r4, #8]
 800cf9c:	6823      	ldr	r3, [r4, #0]
 800cf9e:	1c5a      	adds	r2, r3, #1
 800cfa0:	6022      	str	r2, [r4, #0]
 800cfa2:	701e      	strb	r6, [r3, #0]
 800cfa4:	6962      	ldr	r2, [r4, #20]
 800cfa6:	1c43      	adds	r3, r0, #1
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d004      	beq.n	800cfb6 <__swbuf_r+0x6e>
 800cfac:	89a3      	ldrh	r3, [r4, #12]
 800cfae:	07db      	lsls	r3, r3, #31
 800cfb0:	d5e1      	bpl.n	800cf76 <__swbuf_r+0x2e>
 800cfb2:	2e0a      	cmp	r6, #10
 800cfb4:	d1df      	bne.n	800cf76 <__swbuf_r+0x2e>
 800cfb6:	4621      	mov	r1, r4
 800cfb8:	4628      	mov	r0, r5
 800cfba:	f7ff fd91 	bl	800cae0 <_fflush_r>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	d0d9      	beq.n	800cf76 <__swbuf_r+0x2e>
 800cfc2:	e7d6      	b.n	800cf72 <__swbuf_r+0x2a>

0800cfc4 <__swsetup_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4b29      	ldr	r3, [pc, #164]	@ (800d06c <__swsetup_r+0xa8>)
 800cfc8:	4605      	mov	r5, r0
 800cfca:	6818      	ldr	r0, [r3, #0]
 800cfcc:	460c      	mov	r4, r1
 800cfce:	b118      	cbz	r0, 800cfd8 <__swsetup_r+0x14>
 800cfd0:	6a03      	ldr	r3, [r0, #32]
 800cfd2:	b90b      	cbnz	r3, 800cfd8 <__swsetup_r+0x14>
 800cfd4:	f7fe f820 	bl	800b018 <__sinit>
 800cfd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfdc:	0719      	lsls	r1, r3, #28
 800cfde:	d422      	bmi.n	800d026 <__swsetup_r+0x62>
 800cfe0:	06da      	lsls	r2, r3, #27
 800cfe2:	d407      	bmi.n	800cff4 <__swsetup_r+0x30>
 800cfe4:	2209      	movs	r2, #9
 800cfe6:	602a      	str	r2, [r5, #0]
 800cfe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfec:	81a3      	strh	r3, [r4, #12]
 800cfee:	f04f 30ff 	mov.w	r0, #4294967295
 800cff2:	e033      	b.n	800d05c <__swsetup_r+0x98>
 800cff4:	0758      	lsls	r0, r3, #29
 800cff6:	d512      	bpl.n	800d01e <__swsetup_r+0x5a>
 800cff8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cffa:	b141      	cbz	r1, 800d00e <__swsetup_r+0x4a>
 800cffc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d000:	4299      	cmp	r1, r3
 800d002:	d002      	beq.n	800d00a <__swsetup_r+0x46>
 800d004:	4628      	mov	r0, r5
 800d006:	f7fe ff0d 	bl	800be24 <_free_r>
 800d00a:	2300      	movs	r3, #0
 800d00c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d00e:	89a3      	ldrh	r3, [r4, #12]
 800d010:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d014:	81a3      	strh	r3, [r4, #12]
 800d016:	2300      	movs	r3, #0
 800d018:	6063      	str	r3, [r4, #4]
 800d01a:	6923      	ldr	r3, [r4, #16]
 800d01c:	6023      	str	r3, [r4, #0]
 800d01e:	89a3      	ldrh	r3, [r4, #12]
 800d020:	f043 0308 	orr.w	r3, r3, #8
 800d024:	81a3      	strh	r3, [r4, #12]
 800d026:	6923      	ldr	r3, [r4, #16]
 800d028:	b94b      	cbnz	r3, 800d03e <__swsetup_r+0x7a>
 800d02a:	89a3      	ldrh	r3, [r4, #12]
 800d02c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d034:	d003      	beq.n	800d03e <__swsetup_r+0x7a>
 800d036:	4621      	mov	r1, r4
 800d038:	4628      	mov	r0, r5
 800d03a:	f000 f883 	bl	800d144 <__smakebuf_r>
 800d03e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d042:	f013 0201 	ands.w	r2, r3, #1
 800d046:	d00a      	beq.n	800d05e <__swsetup_r+0x9a>
 800d048:	2200      	movs	r2, #0
 800d04a:	60a2      	str	r2, [r4, #8]
 800d04c:	6962      	ldr	r2, [r4, #20]
 800d04e:	4252      	negs	r2, r2
 800d050:	61a2      	str	r2, [r4, #24]
 800d052:	6922      	ldr	r2, [r4, #16]
 800d054:	b942      	cbnz	r2, 800d068 <__swsetup_r+0xa4>
 800d056:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d05a:	d1c5      	bne.n	800cfe8 <__swsetup_r+0x24>
 800d05c:	bd38      	pop	{r3, r4, r5, pc}
 800d05e:	0799      	lsls	r1, r3, #30
 800d060:	bf58      	it	pl
 800d062:	6962      	ldrpl	r2, [r4, #20]
 800d064:	60a2      	str	r2, [r4, #8]
 800d066:	e7f4      	b.n	800d052 <__swsetup_r+0x8e>
 800d068:	2000      	movs	r0, #0
 800d06a:	e7f7      	b.n	800d05c <__swsetup_r+0x98>
 800d06c:	24000044 	.word	0x24000044

0800d070 <_raise_r>:
 800d070:	291f      	cmp	r1, #31
 800d072:	b538      	push	{r3, r4, r5, lr}
 800d074:	4605      	mov	r5, r0
 800d076:	460c      	mov	r4, r1
 800d078:	d904      	bls.n	800d084 <_raise_r+0x14>
 800d07a:	2316      	movs	r3, #22
 800d07c:	6003      	str	r3, [r0, #0]
 800d07e:	f04f 30ff 	mov.w	r0, #4294967295
 800d082:	bd38      	pop	{r3, r4, r5, pc}
 800d084:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d086:	b112      	cbz	r2, 800d08e <_raise_r+0x1e>
 800d088:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d08c:	b94b      	cbnz	r3, 800d0a2 <_raise_r+0x32>
 800d08e:	4628      	mov	r0, r5
 800d090:	f000 f830 	bl	800d0f4 <_getpid_r>
 800d094:	4622      	mov	r2, r4
 800d096:	4601      	mov	r1, r0
 800d098:	4628      	mov	r0, r5
 800d09a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d09e:	f000 b817 	b.w	800d0d0 <_kill_r>
 800d0a2:	2b01      	cmp	r3, #1
 800d0a4:	d00a      	beq.n	800d0bc <_raise_r+0x4c>
 800d0a6:	1c59      	adds	r1, r3, #1
 800d0a8:	d103      	bne.n	800d0b2 <_raise_r+0x42>
 800d0aa:	2316      	movs	r3, #22
 800d0ac:	6003      	str	r3, [r0, #0]
 800d0ae:	2001      	movs	r0, #1
 800d0b0:	e7e7      	b.n	800d082 <_raise_r+0x12>
 800d0b2:	2100      	movs	r1, #0
 800d0b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	4798      	blx	r3
 800d0bc:	2000      	movs	r0, #0
 800d0be:	e7e0      	b.n	800d082 <_raise_r+0x12>

0800d0c0 <raise>:
 800d0c0:	4b02      	ldr	r3, [pc, #8]	@ (800d0cc <raise+0xc>)
 800d0c2:	4601      	mov	r1, r0
 800d0c4:	6818      	ldr	r0, [r3, #0]
 800d0c6:	f7ff bfd3 	b.w	800d070 <_raise_r>
 800d0ca:	bf00      	nop
 800d0cc:	24000044 	.word	0x24000044

0800d0d0 <_kill_r>:
 800d0d0:	b538      	push	{r3, r4, r5, lr}
 800d0d2:	4d07      	ldr	r5, [pc, #28]	@ (800d0f0 <_kill_r+0x20>)
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	4604      	mov	r4, r0
 800d0d8:	4608      	mov	r0, r1
 800d0da:	4611      	mov	r1, r2
 800d0dc:	602b      	str	r3, [r5, #0]
 800d0de:	f7f4 f8ef 	bl	80012c0 <_kill>
 800d0e2:	1c43      	adds	r3, r0, #1
 800d0e4:	d102      	bne.n	800d0ec <_kill_r+0x1c>
 800d0e6:	682b      	ldr	r3, [r5, #0]
 800d0e8:	b103      	cbz	r3, 800d0ec <_kill_r+0x1c>
 800d0ea:	6023      	str	r3, [r4, #0]
 800d0ec:	bd38      	pop	{r3, r4, r5, pc}
 800d0ee:	bf00      	nop
 800d0f0:	24005380 	.word	0x24005380

0800d0f4 <_getpid_r>:
 800d0f4:	f7f4 b8dc 	b.w	80012b0 <_getpid>

0800d0f8 <__swhatbuf_r>:
 800d0f8:	b570      	push	{r4, r5, r6, lr}
 800d0fa:	460c      	mov	r4, r1
 800d0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d100:	2900      	cmp	r1, #0
 800d102:	b096      	sub	sp, #88	@ 0x58
 800d104:	4615      	mov	r5, r2
 800d106:	461e      	mov	r6, r3
 800d108:	da0d      	bge.n	800d126 <__swhatbuf_r+0x2e>
 800d10a:	89a3      	ldrh	r3, [r4, #12]
 800d10c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d110:	f04f 0100 	mov.w	r1, #0
 800d114:	bf14      	ite	ne
 800d116:	2340      	movne	r3, #64	@ 0x40
 800d118:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d11c:	2000      	movs	r0, #0
 800d11e:	6031      	str	r1, [r6, #0]
 800d120:	602b      	str	r3, [r5, #0]
 800d122:	b016      	add	sp, #88	@ 0x58
 800d124:	bd70      	pop	{r4, r5, r6, pc}
 800d126:	466a      	mov	r2, sp
 800d128:	f000 f848 	bl	800d1bc <_fstat_r>
 800d12c:	2800      	cmp	r0, #0
 800d12e:	dbec      	blt.n	800d10a <__swhatbuf_r+0x12>
 800d130:	9901      	ldr	r1, [sp, #4]
 800d132:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d136:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d13a:	4259      	negs	r1, r3
 800d13c:	4159      	adcs	r1, r3
 800d13e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d142:	e7eb      	b.n	800d11c <__swhatbuf_r+0x24>

0800d144 <__smakebuf_r>:
 800d144:	898b      	ldrh	r3, [r1, #12]
 800d146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d148:	079d      	lsls	r5, r3, #30
 800d14a:	4606      	mov	r6, r0
 800d14c:	460c      	mov	r4, r1
 800d14e:	d507      	bpl.n	800d160 <__smakebuf_r+0x1c>
 800d150:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d154:	6023      	str	r3, [r4, #0]
 800d156:	6123      	str	r3, [r4, #16]
 800d158:	2301      	movs	r3, #1
 800d15a:	6163      	str	r3, [r4, #20]
 800d15c:	b003      	add	sp, #12
 800d15e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d160:	ab01      	add	r3, sp, #4
 800d162:	466a      	mov	r2, sp
 800d164:	f7ff ffc8 	bl	800d0f8 <__swhatbuf_r>
 800d168:	9f00      	ldr	r7, [sp, #0]
 800d16a:	4605      	mov	r5, r0
 800d16c:	4639      	mov	r1, r7
 800d16e:	4630      	mov	r0, r6
 800d170:	f7fe fecc 	bl	800bf0c <_malloc_r>
 800d174:	b948      	cbnz	r0, 800d18a <__smakebuf_r+0x46>
 800d176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d17a:	059a      	lsls	r2, r3, #22
 800d17c:	d4ee      	bmi.n	800d15c <__smakebuf_r+0x18>
 800d17e:	f023 0303 	bic.w	r3, r3, #3
 800d182:	f043 0302 	orr.w	r3, r3, #2
 800d186:	81a3      	strh	r3, [r4, #12]
 800d188:	e7e2      	b.n	800d150 <__smakebuf_r+0xc>
 800d18a:	89a3      	ldrh	r3, [r4, #12]
 800d18c:	6020      	str	r0, [r4, #0]
 800d18e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d192:	81a3      	strh	r3, [r4, #12]
 800d194:	9b01      	ldr	r3, [sp, #4]
 800d196:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d19a:	b15b      	cbz	r3, 800d1b4 <__smakebuf_r+0x70>
 800d19c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1a0:	4630      	mov	r0, r6
 800d1a2:	f000 f81d 	bl	800d1e0 <_isatty_r>
 800d1a6:	b128      	cbz	r0, 800d1b4 <__smakebuf_r+0x70>
 800d1a8:	89a3      	ldrh	r3, [r4, #12]
 800d1aa:	f023 0303 	bic.w	r3, r3, #3
 800d1ae:	f043 0301 	orr.w	r3, r3, #1
 800d1b2:	81a3      	strh	r3, [r4, #12]
 800d1b4:	89a3      	ldrh	r3, [r4, #12]
 800d1b6:	431d      	orrs	r5, r3
 800d1b8:	81a5      	strh	r5, [r4, #12]
 800d1ba:	e7cf      	b.n	800d15c <__smakebuf_r+0x18>

0800d1bc <_fstat_r>:
 800d1bc:	b538      	push	{r3, r4, r5, lr}
 800d1be:	4d07      	ldr	r5, [pc, #28]	@ (800d1dc <_fstat_r+0x20>)
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	4604      	mov	r4, r0
 800d1c4:	4608      	mov	r0, r1
 800d1c6:	4611      	mov	r1, r2
 800d1c8:	602b      	str	r3, [r5, #0]
 800d1ca:	f7f4 f8d9 	bl	8001380 <_fstat>
 800d1ce:	1c43      	adds	r3, r0, #1
 800d1d0:	d102      	bne.n	800d1d8 <_fstat_r+0x1c>
 800d1d2:	682b      	ldr	r3, [r5, #0]
 800d1d4:	b103      	cbz	r3, 800d1d8 <_fstat_r+0x1c>
 800d1d6:	6023      	str	r3, [r4, #0]
 800d1d8:	bd38      	pop	{r3, r4, r5, pc}
 800d1da:	bf00      	nop
 800d1dc:	24005380 	.word	0x24005380

0800d1e0 <_isatty_r>:
 800d1e0:	b538      	push	{r3, r4, r5, lr}
 800d1e2:	4d06      	ldr	r5, [pc, #24]	@ (800d1fc <_isatty_r+0x1c>)
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	4604      	mov	r4, r0
 800d1e8:	4608      	mov	r0, r1
 800d1ea:	602b      	str	r3, [r5, #0]
 800d1ec:	f7f4 f8d8 	bl	80013a0 <_isatty>
 800d1f0:	1c43      	adds	r3, r0, #1
 800d1f2:	d102      	bne.n	800d1fa <_isatty_r+0x1a>
 800d1f4:	682b      	ldr	r3, [r5, #0]
 800d1f6:	b103      	cbz	r3, 800d1fa <_isatty_r+0x1a>
 800d1f8:	6023      	str	r3, [r4, #0]
 800d1fa:	bd38      	pop	{r3, r4, r5, pc}
 800d1fc:	24005380 	.word	0x24005380

0800d200 <_init>:
 800d200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d202:	bf00      	nop
 800d204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d206:	bc08      	pop	{r3}
 800d208:	469e      	mov	lr, r3
 800d20a:	4770      	bx	lr

0800d20c <_fini>:
 800d20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d20e:	bf00      	nop
 800d210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d212:	bc08      	pop	{r3}
 800d214:	469e      	mov	lr, r3
 800d216:	4770      	bx	lr
