<html>
<head>
<title>Welcome to MARS</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#372e90>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/3_03.gif'></td>		
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/3_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>	
				<tr>		
					<td>
						<table width=100% cellpadding=0 cellspacing=0>							
							<tr>							
								<td align=left>
									<img src='/img/3_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
					
				</tr>	
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars3_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars3_>[ <a href='/mars.html'>MARS</a> | <a href='/people.html'>People</a> | <a href='/research.html'>Research</a> | <a href='/publications.html'>Publications</a> | <a href='/software.html'>Software</a> | <a href='/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>							
				

				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td>
									<!--
									<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<span class=mars3t><b>Research</b></span><br>																	
									-->
									<img src='/img/w_bg.gif' width=1px height=50px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td colspan=2 align=center>
												<span class=mars3t><font size=5><b>Introspective Computing:<br>A Multicore Approach to<br>Availability, Reliability and Security</b></font></span><br>
												<img src='/img/w_bg.gif' width=1px height=50px><br>
											</td>
										</tr>
										<tr>
											<td>
												<span class=mars3t><b>Faculty</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://users.ece.gatech.edu/~leehs/'>Hsien-Hsin Sean Lee</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Graduate Students</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Manoj.html'>Manoj Athreya</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Andrei.html'>Andrei Bersatti</a></span><br>
											         <span class=mars3_><a href='http://arch.ece.gatech.edu/people/Jen-Cheng.html'>Jen-Cheng Huang</a></span><br>

													<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Sponsor</b></span><br>
                                                                                                <img src='/img/w_bg.gif' width=1px height=10px><br>
												<table>
													<tr align=center>
														<td>
                                                                                                			<a href='http://www.nsf.gov'><img src='/img/nsf-logo.jpg' align=center border=0></a>
														</td>
													</tr>
													<tr align=center>
														<td>
															<span class=mars3_>NSF CAREER</span>
														</td>
													</tr>
												</table>
											</td>
											<td align=right>
												<!--<a href='/img/mc.jpg' target=_blank><img src='/img/mc.jpg' width=350px border=0></a>-->
											</td>
										</tr>
									</table>
									<img src='/img/w_bg.gif' width=1px height=30px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td align='justify'>
												<span class=mars3t><b>Description</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
<span class=mars3_>
Cyber exploits and remote attacks on network servers are becoming enormous concerns by service providers, online merchants, and network users. Due to the deficiency of effective and efficient countermeasures and self-healing capability, malicious adversaries can easily compromise systems, gain unauthorized access, and disrupt services, leading to huge loss of productivity and revenues. To provide high availability, reliability and security for computing systems is, more urgent than ever, the first-order design criteria. On the other hand, technology scaling has reached a point where processor architects can integrate multiple processor cores onto the same die. Using such multi-core processors with necessary hardware and system software support, an introspective computing platform can be constructed to addresses these emerging issues.<br>
<br>
An introspective multi-core architecture leverages several advantages offered by the tightly-coupled on-die processor cores to perform: fine-grained security introspection, instant low-overhead checkpoint, and fast, on-demand rollback recovery, thereby providing a continuing service in the face of system compromise or corruption. The key features of an introspective system include programmable asymmetric processor cores, physical insulation against exploits, highly efficient fine-grained introspection, and fast checkpoint/recovery mechanism. In addition, with adequate monitoring and detection mechanism implemented, fault-tolerance and hardware-based transactional memory system can be enabled for minimal cost. Overall, it provides a synergistic and holistic solution toward the challenges of achieving high availability, reliability, and security. The outcome of this research will substantially benefit the IT industry, the generic users for protecting their privacy, and the processor architects to consider these challenges in the early design phase. 
<br><br>
More details to come. 
</span>
											</td>
										</tr>

<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Journal Articles<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_>IEEE Computer</span></td><td align='justify'><span class=mars3_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>SimWare: A Holistic Warehouse-scale Computer Simulator</b>." In <i>IEEE Computer, Volume 45, Number 9, pp.48-55</i>, September, 2012.<br>[<a href='/pub/computer12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_>IEEE Computer</span></td><td align='justify'><span class=mars3_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Using Mathematical Modeling in Provisioning a Heterogeneous Cloud Computing Environment</b>." In <i>IEEE Computer, Volume 44, Number 8, pp.55-62</i>, August, 2011.<br>[<a href='/pub/computer11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars3_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Protect Phase-Change Memory against Malicious Wear-out</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010</i>, pp.119-127, January/February, 2011.<br>[<a href='/pub/top_picks_2011.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.elsevier.com/wps/find/journaldescription.cws_home/622895/description#description' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars3_>Jun Yang, Lan Gao, Youtao Zhang, Marek Chrobak, and Hsien-Hsin S. Lee. "<b>A Low-Cost Memory Remapping Scheme for Address Bus Protection</b>." In <i>Journal of Parallel and Distributed Computing, Elsevier</i>, Vol. 70, Issue 5, pp.443-457, 2010.<br>[<a href='/pub/jpdc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.sigops.org/osr.html' target=_blank>ACM OSR</a></span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>PROPHET: Goal-Oriented Provisioning for Highly Tunable Multicore Processors in Cloud Computing</b>." In <i>ACM SIGOPS Operating Systems Review special issue on the Interaction among the OS, Compilers, and Multicore Processors</i>, Vol. 43, No. 2, pp.102-103, April, 2009.<br>[<a href='/pub/osr09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars3_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars3_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars3_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars3_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars3_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/pub/isca40.pdf'>pdf</a>] [<a href='/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://2012.cloudcom.org/' target=_blank>CloudCom</a></span></td><td align='justify'><span class=mars3_>Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>Migration Energy-Aware Workload Consolidation in Enterprise Clouds</b>." In Proceedings of <i>the IEEE International Conference on Cloud Computing Technology and Science, pp.405-410</i>, December, 2012.<br>[<a href='/pub/cloudcom12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.ancsconf.org' target=_blank>ANCS</a></span></td><td align='justify'><span class=mars3_>Jen-Cheng Huang, Matteo Monchiero, Yoshio Turner, and Hsien-Hsin S. Lee. "<b>Ally: OS-Transparent Packet Inspection Using Sequestered Cores</b>." In Proceedings of <i>the ACM/IEEE Symposium on Architectures for Networking and Communications Systems, pp.1-11</i>, Brooklyn, NY, October, 2011. (<font color=red>Best Paper Award of ANCS 2011</font>)<br>[<a href='/pub/ancs11.pdf'>pdf</a>] [<a href='/present/ancs11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars3_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/pub/icpp11.pdf'>pdf</a>] [<a href='/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars3_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/pub/micro43.pdf'>pdf</a>] [<a href='/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars3_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/pub/isca37.pdf'>pdf</a>] [<a href='/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars3_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/pub/micro41.pdf'>pdf</a>] [<a href='/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars3_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/pub/cf07.pdf'>pdf</a>] [<a href='/present/cf07.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Workshop Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars3_>Lifeng Nai and Hsien-Hsin S. Lee. "<b>Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System</b>." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='https://sites.google.com/site/wddd12/' target=_blank>WDDD</a></span></td><td align='justify'><span class=mars3_>Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift</b>." In <i>the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture</i>, Portland, OR, June, 2012.<br>[<a href='/pub/wddd12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars3_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of Processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars3_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/pub/pespma08.pdf'>pdf</a>] [<a href='/present/pespma08.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Book Chapters<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.amazon.com/Energy-Efficient-Thermal-Management-Centers/dp/1441971238/ref=sr_1_1?ie=UTF8&qid=1332815214&sr=8-1' target=_blank>Data Centers</a></span></td><td align='justify'><span class=mars3_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Peeling the Power Onion of Data Centers</b>." Chapter 3 in Energy Efficient Thermal Management of Data Centers, pp.137-168, Yogendra Joshi and Pramod Kumar (Editors), Springer, 2012.<br>[<a href='/pub/dcenterbook.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>
								</td>
							</tr>	
							<tr>
								<td>
									<img src='/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>						
						</table>
					</td>
				</tr>

				<tr>
					<td align=center>
						<img src='/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars3_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars3_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars3_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/3_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/3_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>	
</table>
</body>
</html>

