Analysis & Synthesis report for rtl_top_test
Thu Apr 17 14:58:26 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: rtl_top:u_rtl_top
 11. Port Connectivity Checks: "rtl_top:u_rtl_top|spart:spart_i"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 17 14:58:26 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; rtl_top_test                                   ;
; Top-level Entity Name           ; rtl_top_test                                   ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 68                                             ;
; Total pins                      ; 139                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; rtl_top_test       ; rtl_top_test       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+
; spart/spart.sv                   ; yes             ; User SystemVerilog HDL File  ; I:/ece554/Battleship/Verilog/spart/spart.sv ;         ;
; rtl_top_test.v                   ; yes             ; User Verilog HDL File        ; I:/ece554/Battleship/Verilog/rtl_top_test.v ;         ;
; rtl_top.sv                       ; yes             ; User SystemVerilog HDL File  ; I:/ece554/Battleship/Verilog/rtl_top.sv     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 51             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 82             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 16             ;
;     -- 5 input functions                    ; 10             ;
;     -- 4 input functions                    ; 23             ;
;     -- <=3 input functions                  ; 33             ;
;                                             ;                ;
; Dedicated logic registers                   ; 68             ;
;                                             ;                ;
; I/O pins                                    ; 139            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 68             ;
; Total fan-out                               ; 726            ;
; Average fan-out                             ; 1.55           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+--------------+
; |rtl_top_test              ; 82 (0)              ; 68 (0)                    ; 0                 ; 0          ; 139  ; 0            ; |rtl_top_test                                 ; rtl_top_test ; work         ;
;    |rtl_top:u_rtl_top|     ; 82 (18)             ; 68 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top               ; rtl_top      ; work         ;
;       |spart:spart_i|      ; 64 (64)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i ; spart        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|interrupt_board_ff[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|recieve[7]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|tx_data_reg[0] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|count[6]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|count[7]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|t_cnt[4]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|r_cnt[0]       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |rtl_top_test|rtl_top:u_rtl_top|spart:spart_i|transmit[1]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rtl_top:u_rtl_top ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BOARD_NUM      ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtl_top:u_rtl_top|spart:spart_i"                                                                                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rxdata ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 68                          ;
;     ENA               ; 5                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 13                          ;
;     SLD               ; 1                           ;
;     plain             ; 17                          ;
; arriav_io_obuf        ; 40                          ;
; arriav_lcell_comb     ; 86                          ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     normal            ; 70                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 139                         ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Apr 17 14:57:59 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rtl_top_test -c rtl_top_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spart/spart.sv
    Info (12023): Found entity 1: spart File: I:/ece554/Battleship/Verilog/spart/spart.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/keyboard_controller.sv
    Info (12023): Found entity 1: keyboard File: I:/ece554/Battleship/Verilog/keyboard/keyboard_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: I:/ece554/Battleship/Verilog/ppu/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: I:/ece554/Battleship/Verilog/ppu/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ppu/vga_controller.v
    Info (12023): Found entity 1: vga_driver File: I:/ece554/Battleship/Verilog/ppu/VGA_Controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship5_rom.v
    Info (12023): Found entity 1: ship5_rom File: I:/ece554/Battleship/Verilog/ppu/ship5_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship4_rom.v
    Info (12023): Found entity 1: ship4_rom File: I:/ece554/Battleship/Verilog/ppu/ship4_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship3_rom.v
    Info (12023): Found entity 1: ship3_rom File: I:/ece554/Battleship/Verilog/ppu/ship3_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ship2_rom.v
    Info (12023): Found entity 1: ship2_rom File: I:/ece554/Battleship/Verilog/ppu/ship2_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu_top.sv
    Info (12023): Found entity 1: ppu_top File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu_demo.v
    Info (12023): Found entity 1: ppu_demo File: I:/ece554/Battleship/Verilog/ppu/ppu_demo.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ppu/ppu.sv
    Info (12023): Found entity 1: PPU File: I:/ece554/Battleship/Verilog/ppu/ppu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppu/miss_ship_rom.v
    Info (12023): Found entity 1: miss_ship_rom File: I:/ece554/Battleship/Verilog/ppu/miss_ship_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/miss_player_rom.v
    Info (12023): Found entity 1: miss_player_rom File: I:/ece554/Battleship/Verilog/ppu/miss_player_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/hit_ship_rom.v
    Info (12023): Found entity 1: hit_ship_rom File: I:/ece554/Battleship/Verilog/ppu/hit_ship_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/hit_player_rom.v
    Info (12023): Found entity 1: hit_player_rom File: I:/ece554/Battleship/Verilog/ppu/hit_player_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ppu/board_rom.v
    Info (12023): Found entity 1: board_rom File: I:/ece554/Battleship/Verilog/ppu/board_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/registerfile.sv
    Info (12023): Found entity 1: registerfile File: I:/ece554/Battleship/Verilog/processor/registerfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/proc.sv
    Info (12023): Found entity 1: proc File: I:/ece554/Battleship/Verilog/processor/proc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/placeholder_mem.sv
    Info (12023): Found entity 1: placeholder_mem File: I:/ece554/Battleship/Verilog/processor/placeholder_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/memory.sv
    Info (12023): Found entity 1: memory File: I:/ece554/Battleship/Verilog/processor/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor/instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: I:/ece554/Battleship/Verilog/processor/instruction_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/inst_memory_wrapper.sv
    Info (12023): Found entity 1: inst_memory_wrapper File: I:/ece554/Battleship/Verilog/processor/inst_memory_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/imembank.v
    Info (12023): Found entity 1: imembank File: I:/ece554/Battleship/Verilog/processor/imembank.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/hazard.sv
    Info (12023): Found entity 1: hazard File: I:/ece554/Battleship/Verilog/processor/hazard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/forwarding.sv
    Info (12023): Found entity 1: forwarding File: I:/ece554/Battleship/Verilog/processor/forwarding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/fetch.sv
    Info (12023): Found entity 1: fetch File: I:/ece554/Battleship/Verilog/processor/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/execute.sv
    Info (12023): Found entity 1: execute File: I:/ece554/Battleship/Verilog/processor/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dmembank.v
    Info (12023): Found entity 1: dmembank File: I:/ece554/Battleship/Verilog/processor/dmembank.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/decode.sv
    Info (12023): Found entity 1: decode File: I:/ece554/Battleship/Verilog/processor/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/data_memory_wrapper.sv
    Info (12023): Found entity 1: data_memory_wrapper File: I:/ece554/Battleship/Verilog/processor/data_memory_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/branch_ctrl.sv
    Info (12023): Found entity 1: branch_ctrl File: I:/ece554/Battleship/Verilog/processor/branch_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.sv
    Info (12023): Found entity 1: alu File: I:/ece554/Battleship/Verilog/processor/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl_top_test.v
    Info (12023): Found entity 1: rtl_top_test File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl_top.sv
    Info (12023): Found entity 1: rtl_top File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ppu_top.sv(95): created implicit net for "vga_clk" File: I:/ece554/Battleship/Verilog/ppu/ppu_top.sv Line: 95
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(35): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(36): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(37): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(38): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(39): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(40): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(41): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(42): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(43): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 43
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(44): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(45): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 45
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(46): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(47): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(48): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(49): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(50): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at rtl_top.sv(51): Parameter Declaration in module "rtl_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 51
Info (12127): Elaborating entity "rtl_top_test" for the top level hierarchy
Info (12128): Elaborating entity "rtl_top" for hierarchy "rtl_top:u_rtl_top" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 95
Warning (10034): Output port "LEDR[9..2]" at rtl_top.sv(9) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 9
Warning (10034): Output port "VGA_B" at rtl_top.sv(17) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 17
Warning (10034): Output port "VGA_G" at rtl_top.sv(19) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 19
Warning (10034): Output port "VGA_R" at rtl_top.sv(21) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 21
Warning (10034): Output port "VGA_BLANK_N" at rtl_top.sv(16) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 16
Warning (10034): Output port "VGA_CLK" at rtl_top.sv(18) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 18
Warning (10034): Output port "VGA_HS" at rtl_top.sv(20) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 20
Warning (10034): Output port "VGA_SYNC_N" at rtl_top.sv(22) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 22
Warning (10034): Output port "VGA_VS" at rtl_top.sv(23) has no driver File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 23
Info (12128): Elaborating entity "spart" for hierarchy "rtl_top:u_rtl_top|spart:spart_i" File: I:/ece554/Battleship/Verilog/rtl_top.sv Line: 102
Warning (10230): Verilog HDL assignment warning at spart.sv(62): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/spart/spart.sv Line: 62
Warning (10230): Verilog HDL assignment warning at spart.sv(69): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/spart/spart.sv Line: 69
Warning (10230): Verilog HDL assignment warning at spart.sv(90): truncated value with size 32 to match size of target (5) File: I:/ece554/Battleship/Verilog/spart/spart.sv Line: 90
Warning (10230): Verilog HDL assignment warning at spart.sv(111): truncated value with size 32 to match size of target (16) File: I:/ece554/Battleship/Verilog/spart/spart.sv Line: 111
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 29
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 31
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 32
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[5]~synth" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 49
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 20
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[1]" is stuck at VCC File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 26
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 39
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 41
    Warning (13410): Pin "VGA_HS" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 44
    Warning (13410): Pin "VGA_VS" is stuck at GND File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 45
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 13 assignments for entity "vga_pll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "vga_pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file I:/ece554/Battleship/Verilog/rtl_top_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ece554/Battleship/Verilog/rtl_top_test.v Line: 35
Info (21057): Implemented 245 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 106 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Thu Apr 17 14:58:26 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece554/Battleship/Verilog/rtl_top_test.map.smsg.


