git clone --depth 1 --no-tags https://github.com/Sanjievsharma/FSM-for-vending-machine-behaviour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701172034
git clone --depth 1 --no-tags https://github.com/richardoppiyo/gcd16_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701924303
git clone --depth 1 --no-tags https://github.com/ma3332/sha256test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703155002
git clone --depth 1 --no-tags https://github.com/kianomoomi/RISC-V-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702163243
git clone --depth 1 --no-tags https://github.com/Lelezinski/uvm-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713535630
git clone --depth 1 --no-tags https://github.com/charverr/score4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713337173
git clone --depth 1 --no-tags https://github.com/AggelosKv/fsm_formal_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710448933
git clone --depth 1 --no-tags https://github.com/Soleiman-Manteghi/SDF-Nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705424209
git clone --depth 1 --no-tags https://github.com/OYounis/sparceMem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710781620
git clone --depth 1 --no-tags https://github.com/rishabh4749/TrafficSignal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714213432
git clone --depth 1 --no-tags https://github.com/USKhan101/security_verification_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714283618
git clone --depth 1 --no-tags https://github.com/SiddantY/SimplifiedLC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712734716
git clone --depth 1 --no-tags https://github.com/biafranco/verilogStructural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715199569
git clone --depth 1 --no-tags https://github.com/shabarshov/MPSIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712140889
git clone --depth 1 --no-tags https://github.com/sepehrfazeli/FPGA-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701301155
git clone --depth 1 --no-tags https://github.com/nicolasZhao1908/MIRI-PA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702923553
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/TaskInjector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713098523
git clone --depth 1 --no-tags https://github.com/MaddieVorhies/ELC5396_ClassReport3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704336208
git clone --depth 1 --no-tags https://github.com/pauloohaha/jtagTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704725201
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700142518
git clone --depth 1 --no-tags https://github.com/Buraddo23/pcie_interface_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700786635
git clone --depth 1 --no-tags https://github.com/Mateusz-alicante/lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705090434
git clone --depth 1 --no-tags https://github.com/hrirhea/Verification-of-Sunchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705209408
git clone --depth 1 --no-tags https://github.com/Ghostdash/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700115053
git clone --depth 1 --no-tags https://github.com/rpeters54/Enigma-tic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708671896
git clone --depth 1 --no-tags https://github.com/averi-u/Lab-1-Verilog-starter-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708522816
git clone --depth 1 --no-tags https://github.com/muhammadvip123/ATM---based-bank-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708324859
git clone --depth 1 --no-tags https://github.com/Ahmed162817/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703242122
git clone --depth 1 --no-tags https://github.com/brayner1398/SystemVerilogTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700635448
git clone --depth 1 --no-tags https://github.com/abhaykn99/SV_UVM_verification_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702440146
git clone --depth 1 --no-tags https://github.com/zainmusafir/tinyALU_design-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702100035
git clone --depth 1 --no-tags https://github.com/NandeeshaSwamy/ffvdd_ahp1_igc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709729954
git clone --depth 1 --no-tags https://github.com/CMasterM/CSE140L-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705928942
git clone --depth 1 --no-tags https://github.com/Li357/voxos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710015386
git clone --depth 1 --no-tags https://github.com/rishabh4749/ParityDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714211742
git clone --depth 1 --no-tags https://github.com/tarun-prakash/nanocmos2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702761448
git clone --depth 1 --no-tags https://github.com/changh28/svpwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715390453
git clone --depth 1 --no-tags https://github.com/SHAHIDMEHMOODS/vs_code_push.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708117186
git clone --depth 1 --no-tags https://github.com/jake19976/lab-3-l1e-jake19976.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710619417
git clone --depth 1 --no-tags https://github.com/iranmedina04/project_2_veri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707391335
git clone --depth 1 --no-tags https://github.com/mysorenan/RTLs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709163067
git clone --depth 1 --no-tags https://github.com/i2xbekbergen/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710189644
git clone --depth 1 --no-tags https://github.com/GiorgosPelekidis/dipl-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702411023
git clone --depth 1 --no-tags https://github.com/nhattan121/modifier_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703300460
git clone --depth 1 --no-tags https://github.com/Mhd-Shah/Verification-of-I2C-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711706199
git clone --depth 1 --no-tags https://github.com/lukeras03/Project2CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701807644
git clone --depth 1 --no-tags https://github.com/waderylan/Computer-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701454593
git clone --depth 1 --no-tags https://github.com/fawang3y/mytest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701994467
git clone --depth 1 --no-tags https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_Serial_Peripheral_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708651919
git clone --depth 1 --no-tags https://github.com/zaazad/tapeout_IM_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714830257
git clone --depth 1 --no-tags https://github.com/valmyr/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705353304
git clone --depth 1 --no-tags https://github.com/YYWBE/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708481732
git clone --depth 1 --no-tags https://github.com/piscoiandrei/LSIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711980113
git clone --depth 1 --no-tags https://github.com/bumjoooon/testbench_ex1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711683138
git clone --depth 1 --no-tags https://github.com/Kfir-Barzilay/bomberman_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706161009
git clone --depth 1 --no-tags https://github.com/Little-W/RISC-V-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708643396
git clone --depth 1 --no-tags https://github.com/Amruthab12/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703387872
git clone --depth 1 --no-tags https://github.com/RuchchaSD/RV32I_Processor_Design_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703924977
git clone --depth 1 --no-tags https://github.com/semlee/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712080703
git clone --depth 1 --no-tags https://github.com/vajo123/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713809277
git clone --depth 1 --no-tags https://github.com/kaveeshwaragayanath/RISCV_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700384506
git clone --depth 1 --no-tags https://github.com/nabeel-at-intel/cookbook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701164362
git clone --depth 1 --no-tags https://github.com/al719/UART_RX_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701157279
git clone --depth 1 --no-tags https://github.com/yrraadi-io/time-traveler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701824606
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/Phase-Locked-Loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715659869
git clone --depth 1 --no-tags https://github.com/JhnWstbrk/ELC4396_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700487168
git clone --depth 1 --no-tags https://github.com/NRJaggers/Introduction-to-Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706713355
git clone --depth 1 --no-tags https://github.com/m-haris-n/risc-v-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702120510
git clone --depth 1 --no-tags https://github.com/ani171/Single_cycled_RISC-Vprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702489765
git clone --depth 1 --no-tags https://github.com/akashravibhat/Bitonic_sorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710301478
git clone --depth 1 --no-tags https://github.com/Zhuang-Alfie/RISC-V-32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714321856
git clone --depth 1 --no-tags https://github.com/AdilHydari/Pipelined_RiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712560375
git clone --depth 1 --no-tags https://github.com/Dalekamistoso/mrdofix-sidi-drwh0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708127726
git clone --depth 1 --no-tags https://github.com/SHAHIDMEHMOODS/git_bash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708054628
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Verification_Dual_port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703218179
git clone --depth 1 --no-tags https://github.com/NoelSengel/Blinking-LED-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701803404
git clone --depth 1 --no-tags https://github.com/aravChamp/Testbeds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704116917
git clone --depth 1 --no-tags https://github.com/Mikey597/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704971370
git clone --depth 1 --no-tags https://github.com/Aleksandra564/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704972589
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/verifying-uart-using-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709049185
git clone --depth 1 --no-tags https://github.com/Rochan06/ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701136400
git clone --depth 1 --no-tags https://github.com/zhouyangye1076/sv_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715424986
git clone --depth 1 --no-tags https://github.com/jbcgames/proyecto-6..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712215514
git clone --depth 1 --no-tags https://github.com/gzyIDE/ZYNQ_PL_SDRAM_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714640615
git clone --depth 1 --no-tags https://github.com/Knightmare-0/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709685075
git clone --depth 1 --no-tags https://github.com/AlanChavez150/rtl_prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710095910
git clone --depth 1 --no-tags https://github.com/nikhilreddi/circular_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711284520
git clone --depth 1 --no-tags https://github.com/mingkaic1/tt05-stack-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712161284
git clone --depth 1 --no-tags https://github.com/flaviens/verilator-b1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713814666
git clone --depth 1 --no-tags https://github.com/asinghani/tinyscanchain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714172410
git clone --depth 1 --no-tags https://github.com/asinghani/uwuifier-tt05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714187118
git clone --depth 1 --no-tags https://github.com/Jachm11/CE4302-Project-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703805358
git clone --depth 1 --no-tags https://github.com/joyMidoZ/apb-axi4lite_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712421164
git clone --depth 1 --no-tags https://github.com/Ammara-Noor/risc-v-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702444509
