-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Mon Jan 31 13:37:52 2022
-- Host        : xubuntu-dev running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/joao/icyradio/firmware/icyradio.gen/sources_1/bd/icyradio/ip/icyradio_picorv32_0_0/icyradio_picorv32_0_0_sim_netlist.vhdl
-- Design      : icyradio_picorv32_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_axi_adapter is
  port (
    ack_awvalid : out STD_LOGIC;
    ack_wvalid_reg_0 : out STD_LOGIC;
    ack_arvalid_reg_0 : out STD_LOGIC;
    resetn : in STD_LOGIC;
    xfer_done0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    mem_axi_awready : in STD_LOGIC;
    mem_axi_bready : in STD_LOGIC;
    mem_valid : in STD_LOGIC;
    mem_axi_arvalid : in STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_axi_adapter : entity is "picorv32_axi_adapter";
end icyradio_picorv32_0_0_picorv32_axi_adapter;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_axi_adapter is
  signal ack_arvalid_i_1_n_0 : STD_LOGIC;
  signal \^ack_arvalid_reg_0\ : STD_LOGIC;
  signal \^ack_awvalid\ : STD_LOGIC;
  signal ack_awvalid_i_1_n_0 : STD_LOGIC;
  signal ack_wvalid_i_1_n_0 : STD_LOGIC;
  signal \^ack_wvalid_reg_0\ : STD_LOGIC;
  signal xfer_done : STD_LOGIC;
begin
  ack_arvalid_reg_0 <= \^ack_arvalid_reg_0\;
  ack_awvalid <= \^ack_awvalid\;
  ack_wvalid_reg_0 <= \^ack_wvalid_reg_0\;
ack_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA0000AAAAAAAA"
    )
        port map (
      I0 => \^ack_arvalid_reg_0\,
      I1 => mem_axi_arvalid,
      I2 => mem_axi_arready,
      I3 => xfer_done,
      I4 => mem_valid,
      I5 => resetn,
      O => ack_arvalid_i_1_n_0
    );
ack_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_arvalid_i_1_n_0,
      Q => \^ack_arvalid_reg_0\,
      R => '0'
    );
ack_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => \^ack_awvalid\,
      I1 => mem_axi_awready,
      I2 => mem_axi_bready,
      I3 => resetn,
      I4 => xfer_done,
      I5 => mem_valid,
      O => ack_awvalid_i_1_n_0
    );
ack_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_awvalid_i_1_n_0,
      Q => \^ack_awvalid\,
      R => '0'
    );
ack_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA0000AAAAAAAA"
    )
        port map (
      I0 => \^ack_wvalid_reg_0\,
      I1 => mem_axi_bready,
      I2 => mem_axi_wready,
      I3 => xfer_done,
      I4 => mem_valid,
      I5 => resetn,
      O => ack_wvalid_i_1_n_0
    );
ack_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_wvalid_i_1_n_0,
      Q => \^ack_wvalid_reg_0\,
      R => '0'
    );
xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => xfer_done0,
      Q => xfer_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_pcpi_div is
  port (
    resetn_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_mask_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcpi_ready_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcpi_rd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    resetn : in STD_LOGIC;
    mem_do_rinst_reg : in STD_LOGIC;
    mem_do_rinst_reg_0 : in STD_LOGIC;
    mem_do_rinst_reg_1 : in STD_LOGIC;
    mem_do_rinst_reg_2 : in STD_LOGIC;
    mem_do_rinst_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_do_rinst_reg_4 : in STD_LOGIC;
    mem_do_rinst_reg_5 : in STD_LOGIC;
    \irq_pending_reg[1]\ : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_pending_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \irq_pending_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_do_rinst_reg_6 : in STD_LOGIC;
    mem_do_rinst_reg_7 : in STD_LOGIC;
    \cpu_state_reg[7]\ : in STD_LOGIC;
    \cpu_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_state_reg[7]_1\ : in STD_LOGIC;
    is_sb_sh_sw : in STD_LOGIC;
    mem_do_rinst_i_3_0 : in STD_LOGIC;
    pcpi_ready : in STD_LOGIC;
    is_lb_lh_lw_lbu_lhu : in STD_LOGIC;
    instr_ecall_ebreak : in STD_LOGIC;
    pcpi_timeout : in STD_LOGIC;
    \pcpi_timeout_counter_reg[0]\ : in STD_LOGIC;
    pcpi_mul_wait : in STD_LOGIC;
    \dividend_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \divisor_reg[62]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_pcpi_div : entity is "picorv32_pcpi_div";
end icyradio_picorv32_0_0_picorv32_pcpi_div;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_pcpi_div is
  signal \cpu_state[7]_i_6_n_0\ : STD_LOGIC;
  signal dividend : STD_LOGIC;
  signal dividend1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal dividend2 : STD_LOGIC;
  signal \dividend[11]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[11]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[15]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[19]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[23]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[27]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_10_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_12_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_13_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_14_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_15_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_20_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_21_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_22_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_23_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_32_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_33_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_34_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_35_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_37_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_38_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_39_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_40_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_42_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_43_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_44_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_45_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_46_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_47_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_48_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_49_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_51_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_52_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_53_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_54_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_55_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_56_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_57_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_58_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_60_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_61_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_62_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_63_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_64_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_65_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_66_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_67_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_68_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_69_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_70_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_71_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_72_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_73_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_74_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_75_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[31]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_10_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[3]_i_9_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_2_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_3_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_4_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_5_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_6_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_7_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_8_n_0\ : STD_LOGIC;
  signal \dividend[7]_i_9_n_0\ : STD_LOGIC;
  signal \dividend_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \dividend_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \dividend_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_31_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_31_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_36_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_36_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_36_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_36_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_50_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_50_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_50_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_50_n_3\ : STD_LOGIC;
  signal \dividend_reg[31]_i_59_n_0\ : STD_LOGIC;
  signal \dividend_reg[31]_i_59_n_1\ : STD_LOGIC;
  signal \dividend_reg[31]_i_59_n_2\ : STD_LOGIC;
  signal \dividend_reg[31]_i_59_n_3\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \dividend_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \dividend_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \dividend_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \dividend_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend_reg_n_0_[9]\ : STD_LOGIC;
  signal divisor : STD_LOGIC;
  signal divisor2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \divisor[30]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[31]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[32]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[33]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[34]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[35]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[36]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[37]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[38]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[39]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[40]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[41]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[42]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[43]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[44]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[45]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[46]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[47]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[48]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[49]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[50]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[51]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[52]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[53]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[54]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[55]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[56]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[57]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[58]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[59]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[60]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[61]_i_1_n_0\ : STD_LOGIC;
  signal \divisor[61]_i_3_n_0\ : STD_LOGIC;
  signal \divisor[61]_i_4_n_0\ : STD_LOGIC;
  signal \divisor[62]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[35]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[35]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[35]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[51]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[51]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[51]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[51]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[55]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[55]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[55]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[55]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[59]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_reg[59]_i_2_n_1\ : STD_LOGIC;
  signal \divisor_reg[59]_i_2_n_2\ : STD_LOGIC;
  signal \divisor_reg[59]_i_2_n_3\ : STD_LOGIC;
  signal \divisor_reg[62]_i_3_n_2\ : STD_LOGIC;
  signal \divisor_reg[62]_i_3_n_3\ : STD_LOGIC;
  signal \divisor_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[20]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[21]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[22]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[23]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[24]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[25]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[26]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[27]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[28]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[29]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[30]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[31]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[32]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[33]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[34]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[35]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[36]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[37]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[38]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[39]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[40]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[41]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[42]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[43]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[44]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[45]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[46]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[47]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[48]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[49]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[50]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[51]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[52]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[53]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[54]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[55]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[56]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[57]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[58]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[59]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[60]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[61]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[62]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_reg_n_0_[9]\ : STD_LOGIC;
  signal instr_div_i_1_n_0 : STD_LOGIC;
  signal instr_divu_i_1_n_0 : STD_LOGIC;
  signal instr_rem_i_1_n_0 : STD_LOGIC;
  signal instr_rem_i_2_n_0 : STD_LOGIC;
  signal instr_rem_i_3_n_0 : STD_LOGIC;
  signal instr_rem_i_4_n_0 : STD_LOGIC;
  signal instr_rem_i_5_n_0 : STD_LOGIC;
  signal instr_remu : STD_LOGIC;
  signal instr_remu_i_1_n_0 : STD_LOGIC;
  signal \irq_pending[1]_i_2_n_0\ : STD_LOGIC;
  signal mem_do_rinst : STD_LOGIC;
  signal mem_do_rinst_i_2_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_4_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_8_n_0 : STD_LOGIC;
  signal outsign0 : STD_LOGIC;
  signal outsign2 : STD_LOGIC;
  signal outsign_i_10_n_0 : STD_LOGIC;
  signal outsign_i_1_n_0 : STD_LOGIC;
  signal outsign_i_4_n_0 : STD_LOGIC;
  signal outsign_i_5_n_0 : STD_LOGIC;
  signal outsign_i_6_n_0 : STD_LOGIC;
  signal outsign_i_7_n_0 : STD_LOGIC;
  signal outsign_i_8_n_0 : STD_LOGIC;
  signal outsign_i_9_n_0 : STD_LOGIC;
  signal outsign_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pcpi_div_wait : STD_LOGIC;
  signal pcpi_rd1 : STD_LOGIC;
  signal pcpi_rd10_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \pcpi_rd[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_12_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_13_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_10_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_11_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_4_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_5_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_6_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_7_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_8_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_9_n_0\ : STD_LOGIC;
  signal \pcpi_rd[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \pcpi_rd_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal pcpi_ready0 : STD_LOGIC;
  signal pcpi_ready_i_1_n_0 : STD_LOGIC;
  signal \^pcpi_ready_reg_0\ : STD_LOGIC;
  signal pcpi_wait0 : STD_LOGIC;
  signal pcpi_wait_q : STD_LOGIC;
  signal pcpi_wait_q0 : STD_LOGIC;
  signal quotient : STD_LOGIC;
  signal \quotient[0]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[10]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[11]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[12]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[13]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[14]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[15]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[16]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[17]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[18]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[19]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[1]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[20]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[21]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[22]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[23]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[24]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[25]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[26]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[27]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[28]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[29]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[2]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[30]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[31]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[3]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[4]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[5]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[6]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[7]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[8]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[9]_i_1_n_0\ : STD_LOGIC;
  signal quotient_msk : STD_LOGIC;
  signal \quotient_msk[31]_i_10_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_1_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_4_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_5_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_6_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_7_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_8_n_0\ : STD_LOGIC;
  signal \quotient_msk[31]_i_9_n_0\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[16]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[17]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[18]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[19]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[20]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[21]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[22]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[23]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[24]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[25]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[26]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[27]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[28]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[29]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[30]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[31]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \quotient_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[0]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[10]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[11]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[12]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[13]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[14]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[15]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[16]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[17]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[18]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[19]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[1]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[20]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[21]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[22]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[23]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[24]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[25]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[26]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[27]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[28]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[29]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[2]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[30]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[31]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[3]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[4]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[5]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[6]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[7]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[8]\ : STD_LOGIC;
  signal \quotient_reg_n_0_[9]\ : STD_LOGIC;
  signal running : STD_LOGIC;
  signal running_i_1_n_0 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal \NLW_dividend_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dividend_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dividend_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_reg[31]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_divisor_reg[62]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_divisor_reg[62]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pcpi_rd_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pcpi_rd_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pcpi_rd_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pcpi_rd_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpu_state[7]_i_6\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend_reg[11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_reg[15]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_reg[19]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_reg[23]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_reg[27]_i_10\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_11\ : label is 11;
  attribute ADDER_THRESHOLD of \dividend_reg[31]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_reg[31]_i_18\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_50\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dividend_reg[31]_i_59\ : label is 11;
  attribute ADDER_THRESHOLD of \dividend_reg[7]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[35]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[39]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[43]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[47]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[51]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[55]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[59]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor_reg[62]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of instr_div_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of instr_divu_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of instr_rem_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of instr_remu_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of mem_do_rinst_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of outsign_i_1 : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[28]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[4]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pcpi_rd_reg[8]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of pcpi_ready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of pcpi_wait_q_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \quotient[11]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \quotient[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \quotient[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \quotient_msk[31]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \quotient_msk[31]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \quotient_msk[31]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of running_i_1 : label is "soft_lutpair0";
begin
  pcpi_ready_reg_0 <= \^pcpi_ready_reg_0\;
\cpu_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg[7]\,
      I1 => E(0),
      I2 => \cpu_state_reg[7]_0\(0),
      I3 => \cpu_state_reg[7]_1\,
      I4 => \cpu_state[7]_i_6_n_0\,
      I5 => \irq_pending_reg[1]\,
      O => \irq_mask_reg[1]\(0)
    );
\cpu_state[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pcpi_ready_reg_0\,
      I1 => pcpi_ready,
      O => \cpu_state[7]_i_6_n_0\
    );
\dividend[11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(8),
      O => \p_0_in__0\(8)
    );
\dividend[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(7),
      O => \p_0_in__0\(7)
    );
\dividend[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(6),
      O => \p_0_in__0\(6)
    );
\dividend[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(5),
      O => \p_0_in__0\(5)
    );
\dividend[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[11]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[11]_i_2_n_0\
    );
\dividend[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[10]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[11]_i_3_n_0\
    );
\dividend[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[9]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[11]_i_4_n_0\
    );
\dividend[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[8]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[11]_i_5_n_0\
    );
\dividend[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[11]\,
      I1 => \dividend_reg_n_0_[11]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(11),
      I4 => dividend2,
      I5 => dividend1(11),
      O => \dividend[11]_i_6_n_0\
    );
\dividend[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[10]\,
      I1 => \dividend_reg_n_0_[10]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(10),
      I4 => dividend2,
      I5 => dividend1(10),
      O => \dividend[11]_i_7_n_0\
    );
\dividend[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[9]\,
      I1 => \dividend_reg_n_0_[9]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(9),
      I4 => dividend2,
      I5 => dividend1(9),
      O => \dividend[11]_i_8_n_0\
    );
\dividend[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[8]\,
      I1 => \dividend_reg_n_0_[8]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(8),
      I4 => dividend2,
      I5 => dividend1(8),
      O => \dividend[11]_i_9_n_0\
    );
\dividend[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(12),
      O => \p_0_in__0\(12)
    );
\dividend[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(11),
      O => \p_0_in__0\(11)
    );
\dividend[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(10),
      O => \p_0_in__0\(10)
    );
\dividend[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(9),
      O => \p_0_in__0\(9)
    );
\dividend[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[15]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[15]_i_2_n_0\
    );
\dividend[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[14]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[15]_i_3_n_0\
    );
\dividend[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[13]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[15]_i_4_n_0\
    );
\dividend[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[12]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[15]_i_5_n_0\
    );
\dividend[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[15]\,
      I1 => \dividend_reg_n_0_[15]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(15),
      I4 => dividend2,
      I5 => dividend1(15),
      O => \dividend[15]_i_6_n_0\
    );
\dividend[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[14]\,
      I1 => \dividend_reg_n_0_[14]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(14),
      I4 => dividend2,
      I5 => dividend1(14),
      O => \dividend[15]_i_7_n_0\
    );
\dividend[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[13]\,
      I1 => \dividend_reg_n_0_[13]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(13),
      I4 => dividend2,
      I5 => dividend1(13),
      O => \dividend[15]_i_8_n_0\
    );
\dividend[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[12]\,
      I1 => \dividend_reg_n_0_[12]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(12),
      I4 => dividend2,
      I5 => dividend1(12),
      O => \dividend[15]_i_9_n_0\
    );
\dividend[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(16),
      O => \p_0_in__0\(16)
    );
\dividend[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(15),
      O => \p_0_in__0\(15)
    );
\dividend[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(14),
      O => \p_0_in__0\(14)
    );
\dividend[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(13),
      O => \p_0_in__0\(13)
    );
\dividend[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[19]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[19]_i_2_n_0\
    );
\dividend[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[18]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[19]_i_3_n_0\
    );
\dividend[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[17]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[19]_i_4_n_0\
    );
\dividend[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[16]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[19]_i_5_n_0\
    );
\dividend[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[19]\,
      I1 => \dividend_reg_n_0_[19]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(19),
      I4 => dividend2,
      I5 => dividend1(19),
      O => \dividend[19]_i_6_n_0\
    );
\dividend[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[18]\,
      I1 => \dividend_reg_n_0_[18]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(18),
      I4 => dividend2,
      I5 => dividend1(18),
      O => \dividend[19]_i_7_n_0\
    );
\dividend[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[17]\,
      I1 => \dividend_reg_n_0_[17]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(17),
      I4 => dividend2,
      I5 => dividend1(17),
      O => \dividend[19]_i_8_n_0\
    );
\dividend[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[16]\,
      I1 => \dividend_reg_n_0_[16]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(16),
      I4 => dividend2,
      I5 => dividend1(16),
      O => \dividend[19]_i_9_n_0\
    );
\dividend[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(20),
      O => \p_0_in__0\(20)
    );
\dividend[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(19),
      O => \p_0_in__0\(19)
    );
\dividend[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(18),
      O => \p_0_in__0\(18)
    );
\dividend[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(17),
      O => \p_0_in__0\(17)
    );
\dividend[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[23]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[23]_i_2_n_0\
    );
\dividend[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[22]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[23]_i_3_n_0\
    );
\dividend[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[21]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[23]_i_4_n_0\
    );
\dividend[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[20]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[23]_i_5_n_0\
    );
\dividend[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[23]\,
      I1 => \dividend_reg_n_0_[23]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(23),
      I4 => dividend2,
      I5 => dividend1(23),
      O => \dividend[23]_i_6_n_0\
    );
\dividend[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[22]\,
      I1 => \dividend_reg_n_0_[22]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(22),
      I4 => dividend2,
      I5 => dividend1(22),
      O => \dividend[23]_i_7_n_0\
    );
\dividend[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[21]\,
      I1 => \dividend_reg_n_0_[21]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(21),
      I4 => dividend2,
      I5 => dividend1(21),
      O => \dividend[23]_i_8_n_0\
    );
\dividend[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[20]\,
      I1 => \dividend_reg_n_0_[20]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(20),
      I4 => dividend2,
      I5 => dividend1(20),
      O => \dividend[23]_i_9_n_0\
    );
\dividend[27]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(24),
      O => \p_0_in__0\(24)
    );
\dividend[27]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(23),
      O => \p_0_in__0\(23)
    );
\dividend[27]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(22),
      O => \p_0_in__0\(22)
    );
\dividend[27]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(21),
      O => \p_0_in__0\(21)
    );
\dividend[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[27]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[27]_i_2_n_0\
    );
\dividend[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[26]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[27]_i_3_n_0\
    );
\dividend[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[25]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[27]_i_4_n_0\
    );
\dividend[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[24]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[27]_i_5_n_0\
    );
\dividend[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[27]\,
      I1 => \dividend_reg_n_0_[27]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(27),
      I4 => dividend2,
      I5 => dividend1(27),
      O => \dividend[27]_i_6_n_0\
    );
\dividend[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[26]\,
      I1 => \dividend_reg_n_0_[26]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(26),
      I4 => dividend2,
      I5 => dividend1(26),
      O => \dividend[27]_i_7_n_0\
    );
\dividend[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[25]\,
      I1 => \dividend_reg_n_0_[25]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(25),
      I4 => dividend2,
      I5 => dividend1(25),
      O => \dividend[27]_i_8_n_0\
    );
\dividend[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[24]\,
      I1 => \dividend_reg_n_0_[24]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(24),
      I4 => dividend2,
      I5 => dividend1(24),
      O => \dividend[27]_i_9_n_0\
    );
\dividend[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020AA20"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_ready0,
      I2 => \dividend_reg[31]_i_3_n_0\,
      I3 => pcpi_div_wait,
      I4 => pcpi_wait_q,
      O => dividend
    );
\dividend[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[28]\,
      I1 => \dividend_reg_n_0_[28]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(28),
      I4 => dividend2,
      I5 => dividend1(28),
      O => \dividend[31]_i_10_n_0\
    );
\dividend[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[62]\,
      O => \dividend[31]_i_12_n_0\
    );
\dividend[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[61]\,
      I1 => \divisor_reg_n_0_[60]\,
      O => \dividend[31]_i_13_n_0\
    );
\dividend[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[59]\,
      I1 => \divisor_reg_n_0_[58]\,
      O => \dividend[31]_i_14_n_0\
    );
\dividend[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[57]\,
      I1 => \divisor_reg_n_0_[56]\,
      O => \dividend[31]_i_15_n_0\
    );
\dividend[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => \dividend_reg[31]_0\(31),
      O => dividend2
    );
\dividend[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[55]\,
      I1 => \divisor_reg_n_0_[54]\,
      O => \dividend[31]_i_20_n_0\
    );
\dividend[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[53]\,
      I1 => \divisor_reg_n_0_[52]\,
      O => \dividend[31]_i_21_n_0\
    );
\dividend[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[51]\,
      I1 => \divisor_reg_n_0_[50]\,
      O => \dividend[31]_i_22_n_0\
    );
\dividend[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[49]\,
      I1 => \divisor_reg_n_0_[48]\,
      O => \dividend[31]_i_23_n_0\
    );
\dividend[31]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(31),
      O => \p_0_in__0\(31)
    );
\dividend[31]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(30),
      O => \p_0_in__0\(30)
    );
\dividend[31]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(29),
      O => \p_0_in__0\(29)
    );
\dividend[31]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(28),
      O => \p_0_in__0\(28)
    );
\dividend[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(27),
      O => \p_0_in__0\(27)
    );
\dividend[31]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(26),
      O => \p_0_in__0\(26)
    );
\dividend[31]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(25),
      O => \p_0_in__0\(25)
    );
\dividend[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[47]\,
      I1 => \divisor_reg_n_0_[46]\,
      O => \dividend[31]_i_32_n_0\
    );
\dividend[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[45]\,
      I1 => \divisor_reg_n_0_[44]\,
      O => \dividend[31]_i_33_n_0\
    );
\dividend[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[43]\,
      I1 => \divisor_reg_n_0_[42]\,
      O => \dividend[31]_i_34_n_0\
    );
\dividend[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[41]\,
      I1 => \divisor_reg_n_0_[40]\,
      O => \dividend[31]_i_35_n_0\
    );
\dividend[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[39]\,
      I1 => \divisor_reg_n_0_[38]\,
      O => \dividend[31]_i_37_n_0\
    );
\dividend[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[37]\,
      I1 => \divisor_reg_n_0_[36]\,
      O => \dividend[31]_i_38_n_0\
    );
\dividend[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[35]\,
      I1 => \divisor_reg_n_0_[34]\,
      O => \dividend[31]_i_39_n_0\
    );
\dividend[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[30]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[31]_i_4_n_0\
    );
\dividend[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg_n_0_[33]\,
      I1 => \divisor_reg_n_0_[32]\,
      O => \dividend[31]_i_40_n_0\
    );
\dividend[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[30]\,
      I1 => \divisor_reg_n_0_[30]\,
      I2 => \divisor_reg_n_0_[31]\,
      I3 => \dividend_reg_n_0_[31]\,
      O => \dividend[31]_i_42_n_0\
    );
\dividend[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[28]\,
      I1 => \divisor_reg_n_0_[28]\,
      I2 => \divisor_reg_n_0_[29]\,
      I3 => \dividend_reg_n_0_[29]\,
      O => \dividend[31]_i_43_n_0\
    );
\dividend[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[26]\,
      I1 => \divisor_reg_n_0_[26]\,
      I2 => \divisor_reg_n_0_[27]\,
      I3 => \dividend_reg_n_0_[27]\,
      O => \dividend[31]_i_44_n_0\
    );
\dividend[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[24]\,
      I1 => \divisor_reg_n_0_[24]\,
      I2 => \divisor_reg_n_0_[25]\,
      I3 => \dividend_reg_n_0_[25]\,
      O => \dividend[31]_i_45_n_0\
    );
\dividend[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[31]\,
      I1 => \dividend_reg_n_0_[31]\,
      I2 => \divisor_reg_n_0_[30]\,
      I3 => \dividend_reg_n_0_[30]\,
      O => \dividend[31]_i_46_n_0\
    );
\dividend[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[29]\,
      I1 => \dividend_reg_n_0_[29]\,
      I2 => \divisor_reg_n_0_[28]\,
      I3 => \dividend_reg_n_0_[28]\,
      O => \dividend[31]_i_47_n_0\
    );
\dividend[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[27]\,
      I1 => \dividend_reg_n_0_[27]\,
      I2 => \divisor_reg_n_0_[26]\,
      I3 => \dividend_reg_n_0_[26]\,
      O => \dividend[31]_i_48_n_0\
    );
\dividend[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[25]\,
      I1 => \dividend_reg_n_0_[25]\,
      I2 => \divisor_reg_n_0_[24]\,
      I3 => \dividend_reg_n_0_[24]\,
      O => \dividend[31]_i_49_n_0\
    );
\dividend[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[29]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[31]_i_5_n_0\
    );
\dividend[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[22]\,
      I1 => \divisor_reg_n_0_[22]\,
      I2 => \divisor_reg_n_0_[23]\,
      I3 => \dividend_reg_n_0_[23]\,
      O => \dividend[31]_i_51_n_0\
    );
\dividend[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[20]\,
      I1 => \divisor_reg_n_0_[20]\,
      I2 => \divisor_reg_n_0_[21]\,
      I3 => \dividend_reg_n_0_[21]\,
      O => \dividend[31]_i_52_n_0\
    );
\dividend[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[18]\,
      I1 => \divisor_reg_n_0_[18]\,
      I2 => \divisor_reg_n_0_[19]\,
      I3 => \dividend_reg_n_0_[19]\,
      O => \dividend[31]_i_53_n_0\
    );
\dividend[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[16]\,
      I1 => \divisor_reg_n_0_[16]\,
      I2 => \divisor_reg_n_0_[17]\,
      I3 => \dividend_reg_n_0_[17]\,
      O => \dividend[31]_i_54_n_0\
    );
\dividend[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[23]\,
      I1 => \dividend_reg_n_0_[23]\,
      I2 => \divisor_reg_n_0_[22]\,
      I3 => \dividend_reg_n_0_[22]\,
      O => \dividend[31]_i_55_n_0\
    );
\dividend[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[21]\,
      I1 => \dividend_reg_n_0_[21]\,
      I2 => \divisor_reg_n_0_[20]\,
      I3 => \dividend_reg_n_0_[20]\,
      O => \dividend[31]_i_56_n_0\
    );
\dividend[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[19]\,
      I1 => \dividend_reg_n_0_[19]\,
      I2 => \divisor_reg_n_0_[18]\,
      I3 => \dividend_reg_n_0_[18]\,
      O => \dividend[31]_i_57_n_0\
    );
\dividend[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[17]\,
      I1 => \dividend_reg_n_0_[17]\,
      I2 => \divisor_reg_n_0_[16]\,
      I3 => \dividend_reg_n_0_[16]\,
      O => \dividend[31]_i_58_n_0\
    );
\dividend[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[28]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[31]_i_6_n_0\
    );
\dividend[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[14]\,
      I1 => \divisor_reg_n_0_[14]\,
      I2 => \divisor_reg_n_0_[15]\,
      I3 => \dividend_reg_n_0_[15]\,
      O => \dividend[31]_i_60_n_0\
    );
\dividend[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[12]\,
      I1 => \divisor_reg_n_0_[12]\,
      I2 => \divisor_reg_n_0_[13]\,
      I3 => \dividend_reg_n_0_[13]\,
      O => \dividend[31]_i_61_n_0\
    );
\dividend[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[10]\,
      I1 => \divisor_reg_n_0_[10]\,
      I2 => \divisor_reg_n_0_[11]\,
      I3 => \dividend_reg_n_0_[11]\,
      O => \dividend[31]_i_62_n_0\
    );
\dividend[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[8]\,
      I1 => \divisor_reg_n_0_[8]\,
      I2 => \divisor_reg_n_0_[9]\,
      I3 => \dividend_reg_n_0_[9]\,
      O => \dividend[31]_i_63_n_0\
    );
\dividend[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[15]\,
      I1 => \dividend_reg_n_0_[15]\,
      I2 => \divisor_reg_n_0_[14]\,
      I3 => \dividend_reg_n_0_[14]\,
      O => \dividend[31]_i_64_n_0\
    );
\dividend[31]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[13]\,
      I1 => \dividend_reg_n_0_[13]\,
      I2 => \divisor_reg_n_0_[12]\,
      I3 => \dividend_reg_n_0_[12]\,
      O => \dividend[31]_i_65_n_0\
    );
\dividend[31]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[11]\,
      I1 => \dividend_reg_n_0_[11]\,
      I2 => \divisor_reg_n_0_[10]\,
      I3 => \dividend_reg_n_0_[10]\,
      O => \dividend[31]_i_66_n_0\
    );
\dividend[31]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[9]\,
      I1 => \dividend_reg_n_0_[9]\,
      I2 => \divisor_reg_n_0_[8]\,
      I3 => \dividend_reg_n_0_[8]\,
      O => \dividend[31]_i_67_n_0\
    );
\dividend[31]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[6]\,
      I1 => \divisor_reg_n_0_[6]\,
      I2 => \divisor_reg_n_0_[7]\,
      I3 => \dividend_reg_n_0_[7]\,
      O => \dividend[31]_i_68_n_0\
    );
\dividend[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[4]\,
      I1 => \divisor_reg_n_0_[4]\,
      I2 => \divisor_reg_n_0_[5]\,
      I3 => \dividend_reg_n_0_[5]\,
      O => \dividend[31]_i_69_n_0\
    );
\dividend[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[31]\,
      I1 => \dividend_reg_n_0_[31]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(31),
      I4 => dividend2,
      I5 => dividend1(31),
      O => \dividend[31]_i_7_n_0\
    );
\dividend[31]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[2]\,
      I1 => \divisor_reg_n_0_[2]\,
      I2 => \divisor_reg_n_0_[3]\,
      I3 => \dividend_reg_n_0_[3]\,
      O => \dividend[31]_i_70_n_0\
    );
\dividend[31]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dividend_reg_n_0_[0]\,
      I1 => \divisor_reg_n_0_[0]\,
      I2 => \divisor_reg_n_0_[1]\,
      I3 => \dividend_reg_n_0_[1]\,
      O => \dividend[31]_i_71_n_0\
    );
\dividend[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[7]\,
      I1 => \dividend_reg_n_0_[7]\,
      I2 => \divisor_reg_n_0_[6]\,
      I3 => \dividend_reg_n_0_[6]\,
      O => \dividend[31]_i_72_n_0\
    );
\dividend[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[5]\,
      I1 => \dividend_reg_n_0_[5]\,
      I2 => \divisor_reg_n_0_[4]\,
      I3 => \dividend_reg_n_0_[4]\,
      O => \dividend[31]_i_73_n_0\
    );
\dividend[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[3]\,
      I1 => \dividend_reg_n_0_[3]\,
      I2 => \divisor_reg_n_0_[2]\,
      I3 => \dividend_reg_n_0_[2]\,
      O => \dividend[31]_i_74_n_0\
    );
\dividend[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \divisor_reg_n_0_[1]\,
      I1 => \dividend_reg_n_0_[1]\,
      I2 => \divisor_reg_n_0_[0]\,
      I3 => \dividend_reg_n_0_[0]\,
      O => \dividend[31]_i_75_n_0\
    );
\dividend[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[30]\,
      I1 => \dividend_reg_n_0_[30]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(30),
      I4 => dividend2,
      I5 => dividend1(30),
      O => \dividend[31]_i_8_n_0\
    );
\dividend[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[29]\,
      I1 => \dividend_reg_n_0_[29]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(29),
      I4 => dividend2,
      I5 => dividend1(29),
      O => \dividend[31]_i_9_n_0\
    );
\dividend[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F999099"
    )
        port map (
      I0 => \divisor_reg_n_0_[0]\,
      I1 => \dividend_reg_n_0_[0]\,
      I2 => pcpi_wait_q,
      I3 => pcpi_div_wait,
      I4 => \dividend_reg[31]_0\(0),
      O => \dividend[3]_i_10_n_0\
    );
\dividend[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pcpi_wait_q,
      I1 => pcpi_div_wait,
      O => \dividend[3]_i_2_n_0\
    );
\dividend[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[3]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[3]_i_3_n_0\
    );
\dividend[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[2]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[3]_i_4_n_0\
    );
\dividend[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[1]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[3]_i_5_n_0\
    );
\dividend[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[0]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[3]_i_6_n_0\
    );
\dividend[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[3]\,
      I1 => \dividend_reg_n_0_[3]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(3),
      I4 => dividend2,
      I5 => dividend1(3),
      O => \dividend[3]_i_7_n_0\
    );
\dividend[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[2]\,
      I1 => \dividend_reg_n_0_[2]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(2),
      I4 => dividend2,
      I5 => dividend1(2),
      O => \dividend[3]_i_8_n_0\
    );
\dividend[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[1]\,
      I1 => \dividend_reg_n_0_[1]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(1),
      I4 => dividend2,
      I5 => dividend1(1),
      O => \dividend[3]_i_9_n_0\
    );
\dividend[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(0),
      O => \p_0_in__0\(0)
    );
\dividend[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(4),
      O => \p_0_in__0\(4)
    );
\dividend[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(3),
      O => \p_0_in__0\(3)
    );
\dividend[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(2),
      O => \p_0_in__0\(2)
    );
\dividend[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg[31]_0\(1),
      O => \p_0_in__0\(1)
    );
\dividend[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[7]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[7]_i_2_n_0\
    );
\dividend[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[6]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[7]_i_3_n_0\
    );
\dividend[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[5]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[7]_i_4_n_0\
    );
\dividend[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \divisor_reg_n_0_[4]\,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \dividend[7]_i_5_n_0\
    );
\dividend[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[7]\,
      I1 => \dividend_reg_n_0_[7]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(7),
      I4 => dividend2,
      I5 => dividend1(7),
      O => \dividend[7]_i_6_n_0\
    );
\dividend[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[6]\,
      I1 => \dividend_reg_n_0_[6]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(6),
      I4 => dividend2,
      I5 => dividend1(6),
      O => \dividend[7]_i_7_n_0\
    );
\dividend[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[5]\,
      I1 => \dividend_reg_n_0_[5]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(5),
      I4 => dividend2,
      I5 => dividend1(5),
      O => \dividend[7]_i_8_n_0\
    );
\dividend[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9090909F909"
    )
        port map (
      I0 => \divisor_reg_n_0_[4]\,
      I1 => \dividend_reg_n_0_[4]\,
      I2 => start,
      I3 => \dividend_reg[31]_0\(4),
      I4 => dividend2,
      I5 => dividend1(4),
      O => \dividend[7]_i_9_n_0\
    );
\dividend_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[3]_i_1_n_7\,
      Q => \dividend_reg_n_0_[0]\,
      R => '0'
    );
\dividend_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[11]_i_1_n_5\,
      Q => \dividend_reg_n_0_[10]\,
      R => '0'
    );
\dividend_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[11]_i_1_n_4\,
      Q => \dividend_reg_n_0_[11]\,
      R => '0'
    );
\dividend_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[7]_i_1_n_0\,
      CO(3) => \dividend_reg[11]_i_1_n_0\,
      CO(2) => \dividend_reg[11]_i_1_n_1\,
      CO(1) => \dividend_reg[11]_i_1_n_2\,
      CO(0) => \dividend_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[11]_i_2_n_0\,
      DI(2) => \dividend[11]_i_3_n_0\,
      DI(1) => \dividend[11]_i_4_n_0\,
      DI(0) => \dividend[11]_i_5_n_0\,
      O(3) => \dividend_reg[11]_i_1_n_4\,
      O(2) => \dividend_reg[11]_i_1_n_5\,
      O(1) => \dividend_reg[11]_i_1_n_6\,
      O(0) => \dividend_reg[11]_i_1_n_7\,
      S(3) => \dividend[11]_i_6_n_0\,
      S(2) => \dividend[11]_i_7_n_0\,
      S(1) => \dividend[11]_i_8_n_0\,
      S(0) => \dividend[11]_i_9_n_0\
    );
\dividend_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[7]_i_10_n_0\,
      CO(3) => \dividend_reg[11]_i_10_n_0\,
      CO(2) => \dividend_reg[11]_i_10_n_1\,
      CO(1) => \dividend_reg[11]_i_10_n_2\,
      CO(0) => \dividend_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(8 downto 5),
      S(3 downto 0) => \p_0_in__0\(8 downto 5)
    );
\dividend_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[15]_i_1_n_7\,
      Q => \dividend_reg_n_0_[12]\,
      R => '0'
    );
\dividend_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[15]_i_1_n_6\,
      Q => \dividend_reg_n_0_[13]\,
      R => '0'
    );
\dividend_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[15]_i_1_n_5\,
      Q => \dividend_reg_n_0_[14]\,
      R => '0'
    );
\dividend_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[15]_i_1_n_4\,
      Q => \dividend_reg_n_0_[15]\,
      R => '0'
    );
\dividend_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[11]_i_1_n_0\,
      CO(3) => \dividend_reg[15]_i_1_n_0\,
      CO(2) => \dividend_reg[15]_i_1_n_1\,
      CO(1) => \dividend_reg[15]_i_1_n_2\,
      CO(0) => \dividend_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[15]_i_2_n_0\,
      DI(2) => \dividend[15]_i_3_n_0\,
      DI(1) => \dividend[15]_i_4_n_0\,
      DI(0) => \dividend[15]_i_5_n_0\,
      O(3) => \dividend_reg[15]_i_1_n_4\,
      O(2) => \dividend_reg[15]_i_1_n_5\,
      O(1) => \dividend_reg[15]_i_1_n_6\,
      O(0) => \dividend_reg[15]_i_1_n_7\,
      S(3) => \dividend[15]_i_6_n_0\,
      S(2) => \dividend[15]_i_7_n_0\,
      S(1) => \dividend[15]_i_8_n_0\,
      S(0) => \dividend[15]_i_9_n_0\
    );
\dividend_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[11]_i_10_n_0\,
      CO(3) => \dividend_reg[15]_i_10_n_0\,
      CO(2) => \dividend_reg[15]_i_10_n_1\,
      CO(1) => \dividend_reg[15]_i_10_n_2\,
      CO(0) => \dividend_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(12 downto 9),
      S(3 downto 0) => \p_0_in__0\(12 downto 9)
    );
\dividend_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[19]_i_1_n_7\,
      Q => \dividend_reg_n_0_[16]\,
      R => '0'
    );
\dividend_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[19]_i_1_n_6\,
      Q => \dividend_reg_n_0_[17]\,
      R => '0'
    );
\dividend_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[19]_i_1_n_5\,
      Q => \dividend_reg_n_0_[18]\,
      R => '0'
    );
\dividend_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[19]_i_1_n_4\,
      Q => \dividend_reg_n_0_[19]\,
      R => '0'
    );
\dividend_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[15]_i_1_n_0\,
      CO(3) => \dividend_reg[19]_i_1_n_0\,
      CO(2) => \dividend_reg[19]_i_1_n_1\,
      CO(1) => \dividend_reg[19]_i_1_n_2\,
      CO(0) => \dividend_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[19]_i_2_n_0\,
      DI(2) => \dividend[19]_i_3_n_0\,
      DI(1) => \dividend[19]_i_4_n_0\,
      DI(0) => \dividend[19]_i_5_n_0\,
      O(3) => \dividend_reg[19]_i_1_n_4\,
      O(2) => \dividend_reg[19]_i_1_n_5\,
      O(1) => \dividend_reg[19]_i_1_n_6\,
      O(0) => \dividend_reg[19]_i_1_n_7\,
      S(3) => \dividend[19]_i_6_n_0\,
      S(2) => \dividend[19]_i_7_n_0\,
      S(1) => \dividend[19]_i_8_n_0\,
      S(0) => \dividend[19]_i_9_n_0\
    );
\dividend_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[15]_i_10_n_0\,
      CO(3) => \dividend_reg[19]_i_10_n_0\,
      CO(2) => \dividend_reg[19]_i_10_n_1\,
      CO(1) => \dividend_reg[19]_i_10_n_2\,
      CO(0) => \dividend_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(16 downto 13),
      S(3 downto 0) => \p_0_in__0\(16 downto 13)
    );
\dividend_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[3]_i_1_n_6\,
      Q => \dividend_reg_n_0_[1]\,
      R => '0'
    );
\dividend_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[23]_i_1_n_7\,
      Q => \dividend_reg_n_0_[20]\,
      R => '0'
    );
\dividend_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[23]_i_1_n_6\,
      Q => \dividend_reg_n_0_[21]\,
      R => '0'
    );
\dividend_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[23]_i_1_n_5\,
      Q => \dividend_reg_n_0_[22]\,
      R => '0'
    );
\dividend_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[23]_i_1_n_4\,
      Q => \dividend_reg_n_0_[23]\,
      R => '0'
    );
\dividend_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[19]_i_1_n_0\,
      CO(3) => \dividend_reg[23]_i_1_n_0\,
      CO(2) => \dividend_reg[23]_i_1_n_1\,
      CO(1) => \dividend_reg[23]_i_1_n_2\,
      CO(0) => \dividend_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[23]_i_2_n_0\,
      DI(2) => \dividend[23]_i_3_n_0\,
      DI(1) => \dividend[23]_i_4_n_0\,
      DI(0) => \dividend[23]_i_5_n_0\,
      O(3) => \dividend_reg[23]_i_1_n_4\,
      O(2) => \dividend_reg[23]_i_1_n_5\,
      O(1) => \dividend_reg[23]_i_1_n_6\,
      O(0) => \dividend_reg[23]_i_1_n_7\,
      S(3) => \dividend[23]_i_6_n_0\,
      S(2) => \dividend[23]_i_7_n_0\,
      S(1) => \dividend[23]_i_8_n_0\,
      S(0) => \dividend[23]_i_9_n_0\
    );
\dividend_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[19]_i_10_n_0\,
      CO(3) => \dividend_reg[23]_i_10_n_0\,
      CO(2) => \dividend_reg[23]_i_10_n_1\,
      CO(1) => \dividend_reg[23]_i_10_n_2\,
      CO(0) => \dividend_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(20 downto 17),
      S(3 downto 0) => \p_0_in__0\(20 downto 17)
    );
\dividend_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[27]_i_1_n_7\,
      Q => \dividend_reg_n_0_[24]\,
      R => '0'
    );
\dividend_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[27]_i_1_n_6\,
      Q => \dividend_reg_n_0_[25]\,
      R => '0'
    );
\dividend_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[27]_i_1_n_5\,
      Q => \dividend_reg_n_0_[26]\,
      R => '0'
    );
\dividend_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[27]_i_1_n_4\,
      Q => \dividend_reg_n_0_[27]\,
      R => '0'
    );
\dividend_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[23]_i_1_n_0\,
      CO(3) => \dividend_reg[27]_i_1_n_0\,
      CO(2) => \dividend_reg[27]_i_1_n_1\,
      CO(1) => \dividend_reg[27]_i_1_n_2\,
      CO(0) => \dividend_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[27]_i_2_n_0\,
      DI(2) => \dividend[27]_i_3_n_0\,
      DI(1) => \dividend[27]_i_4_n_0\,
      DI(0) => \dividend[27]_i_5_n_0\,
      O(3) => \dividend_reg[27]_i_1_n_4\,
      O(2) => \dividend_reg[27]_i_1_n_5\,
      O(1) => \dividend_reg[27]_i_1_n_6\,
      O(0) => \dividend_reg[27]_i_1_n_7\,
      S(3) => \dividend[27]_i_6_n_0\,
      S(2) => \dividend[27]_i_7_n_0\,
      S(1) => \dividend[27]_i_8_n_0\,
      S(0) => \dividend[27]_i_9_n_0\
    );
\dividend_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[23]_i_10_n_0\,
      CO(3) => \dividend_reg[27]_i_10_n_0\,
      CO(2) => \dividend_reg[27]_i_10_n_1\,
      CO(1) => \dividend_reg[27]_i_10_n_2\,
      CO(0) => \dividend_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(24 downto 21),
      S(3 downto 0) => \p_0_in__0\(24 downto 21)
    );
\dividend_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[31]_i_2_n_7\,
      Q => \dividend_reg_n_0_[28]\,
      R => '0'
    );
\dividend_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[31]_i_2_n_6\,
      Q => \dividend_reg_n_0_[29]\,
      R => '0'
    );
\dividend_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[3]_i_1_n_5\,
      Q => \dividend_reg_n_0_[2]\,
      R => '0'
    );
\dividend_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[31]_i_2_n_5\,
      Q => \dividend_reg_n_0_[30]\,
      R => '0'
    );
\dividend_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[31]_i_2_n_4\,
      Q => \dividend_reg_n_0_[31]\,
      R => '0'
    );
\dividend_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_19_n_0\,
      CO(3) => \dividend_reg[31]_i_11_n_0\,
      CO(2) => \dividend_reg[31]_i_11_n_1\,
      CO(1) => \dividend_reg[31]_i_11_n_2\,
      CO(0) => \dividend_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dividend_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_20_n_0\,
      S(2) => \dividend[31]_i_21_n_0\,
      S(1) => \dividend[31]_i_22_n_0\,
      S(0) => \dividend[31]_i_23_n_0\
    );
\dividend_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_18_n_0\,
      CO(3 downto 2) => \NLW_dividend_reg[31]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend_reg[31]_i_17_n_2\,
      CO(0) => \dividend_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend_reg[31]_i_17_O_UNCONNECTED\(3),
      O(2 downto 0) => dividend1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \p_0_in__0\(31 downto 29)
    );
\dividend_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[27]_i_10_n_0\,
      CO(3) => \dividend_reg[31]_i_18_n_0\,
      CO(2) => \dividend_reg[31]_i_18_n_1\,
      CO(1) => \dividend_reg[31]_i_18_n_2\,
      CO(0) => \dividend_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(28 downto 25),
      S(3 downto 0) => \p_0_in__0\(28 downto 25)
    );
\dividend_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_31_n_0\,
      CO(3) => \dividend_reg[31]_i_19_n_0\,
      CO(2) => \dividend_reg[31]_i_19_n_1\,
      CO(1) => \dividend_reg[31]_i_19_n_2\,
      CO(0) => \dividend_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dividend_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_32_n_0\,
      S(2) => \dividend[31]_i_33_n_0\,
      S(1) => \dividend[31]_i_34_n_0\,
      S(0) => \dividend[31]_i_35_n_0\
    );
\dividend_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[27]_i_1_n_0\,
      CO(3) => \NLW_dividend_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dividend_reg[31]_i_2_n_1\,
      CO(1) => \dividend_reg[31]_i_2_n_2\,
      CO(0) => \dividend_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dividend[31]_i_4_n_0\,
      DI(1) => \dividend[31]_i_5_n_0\,
      DI(0) => \dividend[31]_i_6_n_0\,
      O(3) => \dividend_reg[31]_i_2_n_4\,
      O(2) => \dividend_reg[31]_i_2_n_5\,
      O(1) => \dividend_reg[31]_i_2_n_6\,
      O(0) => \dividend_reg[31]_i_2_n_7\,
      S(3) => \dividend[31]_i_7_n_0\,
      S(2) => \dividend[31]_i_8_n_0\,
      S(1) => \dividend[31]_i_9_n_0\,
      S(0) => \dividend[31]_i_10_n_0\
    );
\dividend_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_11_n_0\,
      CO(3) => \dividend_reg[31]_i_3_n_0\,
      CO(2) => \dividend_reg[31]_i_3_n_1\,
      CO(1) => \dividend_reg[31]_i_3_n_2\,
      CO(0) => \dividend_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dividend_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_12_n_0\,
      S(2) => \dividend[31]_i_13_n_0\,
      S(1) => \dividend[31]_i_14_n_0\,
      S(0) => \dividend[31]_i_15_n_0\
    );
\dividend_reg[31]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_36_n_0\,
      CO(3) => \dividend_reg[31]_i_31_n_0\,
      CO(2) => \dividend_reg[31]_i_31_n_1\,
      CO(1) => \dividend_reg[31]_i_31_n_2\,
      CO(0) => \dividend_reg[31]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dividend_reg[31]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_37_n_0\,
      S(2) => \dividend[31]_i_38_n_0\,
      S(1) => \dividend[31]_i_39_n_0\,
      S(0) => \dividend[31]_i_40_n_0\
    );
\dividend_reg[31]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_41_n_0\,
      CO(3) => \dividend_reg[31]_i_36_n_0\,
      CO(2) => \dividend_reg[31]_i_36_n_1\,
      CO(1) => \dividend_reg[31]_i_36_n_2\,
      CO(0) => \dividend_reg[31]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[31]_i_42_n_0\,
      DI(2) => \dividend[31]_i_43_n_0\,
      DI(1) => \dividend[31]_i_44_n_0\,
      DI(0) => \dividend[31]_i_45_n_0\,
      O(3 downto 0) => \NLW_dividend_reg[31]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_46_n_0\,
      S(2) => \dividend[31]_i_47_n_0\,
      S(1) => \dividend[31]_i_48_n_0\,
      S(0) => \dividend[31]_i_49_n_0\
    );
\dividend_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_50_n_0\,
      CO(3) => \dividend_reg[31]_i_41_n_0\,
      CO(2) => \dividend_reg[31]_i_41_n_1\,
      CO(1) => \dividend_reg[31]_i_41_n_2\,
      CO(0) => \dividend_reg[31]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[31]_i_51_n_0\,
      DI(2) => \dividend[31]_i_52_n_0\,
      DI(1) => \dividend[31]_i_53_n_0\,
      DI(0) => \dividend[31]_i_54_n_0\,
      O(3 downto 0) => \NLW_dividend_reg[31]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_55_n_0\,
      S(2) => \dividend[31]_i_56_n_0\,
      S(1) => \dividend[31]_i_57_n_0\,
      S(0) => \dividend[31]_i_58_n_0\
    );
\dividend_reg[31]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[31]_i_59_n_0\,
      CO(3) => \dividend_reg[31]_i_50_n_0\,
      CO(2) => \dividend_reg[31]_i_50_n_1\,
      CO(1) => \dividend_reg[31]_i_50_n_2\,
      CO(0) => \dividend_reg[31]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[31]_i_60_n_0\,
      DI(2) => \dividend[31]_i_61_n_0\,
      DI(1) => \dividend[31]_i_62_n_0\,
      DI(0) => \dividend[31]_i_63_n_0\,
      O(3 downto 0) => \NLW_dividend_reg[31]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_64_n_0\,
      S(2) => \dividend[31]_i_65_n_0\,
      S(1) => \dividend[31]_i_66_n_0\,
      S(0) => \dividend[31]_i_67_n_0\
    );
\dividend_reg[31]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend_reg[31]_i_59_n_0\,
      CO(2) => \dividend_reg[31]_i_59_n_1\,
      CO(1) => \dividend_reg[31]_i_59_n_2\,
      CO(0) => \dividend_reg[31]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \dividend[31]_i_68_n_0\,
      DI(2) => \dividend[31]_i_69_n_0\,
      DI(1) => \dividend[31]_i_70_n_0\,
      DI(0) => \dividend[31]_i_71_n_0\,
      O(3 downto 0) => \NLW_dividend_reg[31]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \dividend[31]_i_72_n_0\,
      S(2) => \dividend[31]_i_73_n_0\,
      S(1) => \dividend[31]_i_74_n_0\,
      S(0) => \dividend[31]_i_75_n_0\
    );
\dividend_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[3]_i_1_n_4\,
      Q => \dividend_reg_n_0_[3]\,
      R => '0'
    );
\dividend_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend_reg[3]_i_1_n_0\,
      CO(2) => \dividend_reg[3]_i_1_n_1\,
      CO(1) => \dividend_reg[3]_i_1_n_2\,
      CO(0) => \dividend_reg[3]_i_1_n_3\,
      CYINIT => \dividend[3]_i_2_n_0\,
      DI(3) => \dividend[3]_i_3_n_0\,
      DI(2) => \dividend[3]_i_4_n_0\,
      DI(1) => \dividend[3]_i_5_n_0\,
      DI(0) => \dividend[3]_i_6_n_0\,
      O(3) => \dividend_reg[3]_i_1_n_4\,
      O(2) => \dividend_reg[3]_i_1_n_5\,
      O(1) => \dividend_reg[3]_i_1_n_6\,
      O(0) => \dividend_reg[3]_i_1_n_7\,
      S(3) => \dividend[3]_i_7_n_0\,
      S(2) => \dividend[3]_i_8_n_0\,
      S(1) => \dividend[3]_i_9_n_0\,
      S(0) => \dividend[3]_i_10_n_0\
    );
\dividend_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[7]_i_1_n_7\,
      Q => \dividend_reg_n_0_[4]\,
      R => '0'
    );
\dividend_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[7]_i_1_n_6\,
      Q => \dividend_reg_n_0_[5]\,
      R => '0'
    );
\dividend_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[7]_i_1_n_5\,
      Q => \dividend_reg_n_0_[6]\,
      R => '0'
    );
\dividend_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[7]_i_1_n_4\,
      Q => \dividend_reg_n_0_[7]\,
      R => '0'
    );
\dividend_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_reg[3]_i_1_n_0\,
      CO(3) => \dividend_reg[7]_i_1_n_0\,
      CO(2) => \dividend_reg[7]_i_1_n_1\,
      CO(1) => \dividend_reg[7]_i_1_n_2\,
      CO(0) => \dividend_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dividend[7]_i_2_n_0\,
      DI(2) => \dividend[7]_i_3_n_0\,
      DI(1) => \dividend[7]_i_4_n_0\,
      DI(0) => \dividend[7]_i_5_n_0\,
      O(3) => \dividend_reg[7]_i_1_n_4\,
      O(2) => \dividend_reg[7]_i_1_n_5\,
      O(1) => \dividend_reg[7]_i_1_n_6\,
      O(0) => \dividend_reg[7]_i_1_n_7\,
      S(3) => \dividend[7]_i_6_n_0\,
      S(2) => \dividend[7]_i_7_n_0\,
      S(1) => \dividend[7]_i_8_n_0\,
      S(0) => \dividend[7]_i_9_n_0\
    );
\dividend_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend_reg[7]_i_10_n_0\,
      CO(2) => \dividend_reg[7]_i_10_n_1\,
      CO(1) => \dividend_reg[7]_i_10_n_2\,
      CO(0) => \dividend_reg[7]_i_10_n_3\,
      CYINIT => \p_0_in__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend1(4 downto 1),
      S(3 downto 0) => \p_0_in__0\(4 downto 1)
    );
\dividend_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[11]_i_1_n_7\,
      Q => \dividend_reg_n_0_[8]\,
      R => '0'
    );
\dividend_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dividend,
      D => \dividend_reg[11]_i_1_n_6\,
      Q => \dividend_reg_n_0_[9]\,
      R => '0'
    );
\divisor[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_div_wait,
      I2 => pcpi_wait_q,
      O => \divisor[30]_i_1_n_0\
    );
\divisor[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \divisor_reg[62]_0\(0),
      I1 => pcpi_div_wait,
      I2 => pcpi_wait_q,
      I3 => \divisor_reg_n_0_[32]\,
      O => \divisor[31]_i_1_n_0\
    );
\divisor[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[33]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(1),
      I4 => divisor2(1),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[32]_i_1_n_0\
    );
\divisor[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[34]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(2),
      I4 => divisor2(2),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[33]_i_1_n_0\
    );
\divisor[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[35]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(3),
      I4 => divisor2(3),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[34]_i_1_n_0\
    );
\divisor[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[36]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(4),
      I4 => divisor2(4),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[35]_i_1_n_0\
    );
\divisor[35]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(0),
      O => p_0_out(0)
    );
\divisor[35]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(4),
      O => p_0_out(4)
    );
\divisor[35]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(3),
      O => p_0_out(3)
    );
\divisor[35]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(2),
      O => p_0_out(2)
    );
\divisor[35]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(1),
      O => p_0_out(1)
    );
\divisor[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[37]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(5),
      I4 => divisor2(5),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[36]_i_1_n_0\
    );
\divisor[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[38]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(6),
      I4 => divisor2(6),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[37]_i_1_n_0\
    );
\divisor[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[39]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(7),
      I4 => divisor2(7),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[38]_i_1_n_0\
    );
\divisor[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[40]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(8),
      I4 => divisor2(8),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[39]_i_1_n_0\
    );
\divisor[39]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(8),
      O => p_0_out(8)
    );
\divisor[39]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(7),
      O => p_0_out(7)
    );
\divisor[39]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(6),
      O => p_0_out(6)
    );
\divisor[39]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(5),
      O => p_0_out(5)
    );
\divisor[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[41]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(9),
      I4 => divisor2(9),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[40]_i_1_n_0\
    );
\divisor[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[42]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(10),
      I4 => divisor2(10),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[41]_i_1_n_0\
    );
\divisor[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[43]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(11),
      I4 => divisor2(11),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[42]_i_1_n_0\
    );
\divisor[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[44]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(12),
      I4 => divisor2(12),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[43]_i_1_n_0\
    );
\divisor[43]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(12),
      O => p_0_out(12)
    );
\divisor[43]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(11),
      O => p_0_out(11)
    );
\divisor[43]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(10),
      O => p_0_out(10)
    );
\divisor[43]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(9),
      O => p_0_out(9)
    );
\divisor[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[45]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(13),
      I4 => divisor2(13),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[44]_i_1_n_0\
    );
\divisor[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[46]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(14),
      I4 => divisor2(14),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[45]_i_1_n_0\
    );
\divisor[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[47]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(15),
      I4 => divisor2(15),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[46]_i_1_n_0\
    );
\divisor[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[48]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(16),
      I4 => divisor2(16),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[47]_i_1_n_0\
    );
\divisor[47]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(16),
      O => p_0_out(16)
    );
\divisor[47]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(15),
      O => p_0_out(15)
    );
\divisor[47]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(14),
      O => p_0_out(14)
    );
\divisor[47]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(13),
      O => p_0_out(13)
    );
\divisor[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[49]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(17),
      I4 => divisor2(17),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[48]_i_1_n_0\
    );
\divisor[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[50]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(18),
      I4 => divisor2(18),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[49]_i_1_n_0\
    );
\divisor[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[51]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(19),
      I4 => divisor2(19),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[50]_i_1_n_0\
    );
\divisor[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[52]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(20),
      I4 => divisor2(20),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[51]_i_1_n_0\
    );
\divisor[51]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(20),
      O => p_0_out(20)
    );
\divisor[51]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(19),
      O => p_0_out(19)
    );
\divisor[51]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(18),
      O => p_0_out(18)
    );
\divisor[51]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(17),
      O => p_0_out(17)
    );
\divisor[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[53]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(21),
      I4 => divisor2(21),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[52]_i_1_n_0\
    );
\divisor[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[54]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(22),
      I4 => divisor2(22),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[53]_i_1_n_0\
    );
\divisor[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[55]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(23),
      I4 => divisor2(23),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[54]_i_1_n_0\
    );
\divisor[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[56]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(24),
      I4 => divisor2(24),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[55]_i_1_n_0\
    );
\divisor[55]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(24),
      O => p_0_out(24)
    );
\divisor[55]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(23),
      O => p_0_out(23)
    );
\divisor[55]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(22),
      O => p_0_out(22)
    );
\divisor[55]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(21),
      O => p_0_out(21)
    );
\divisor[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[57]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(25),
      I4 => divisor2(25),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[56]_i_1_n_0\
    );
\divisor[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[58]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(26),
      I4 => divisor2(26),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[57]_i_1_n_0\
    );
\divisor[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[59]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(27),
      I4 => divisor2(27),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[58]_i_1_n_0\
    );
\divisor[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[60]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(28),
      I4 => divisor2(28),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[59]_i_1_n_0\
    );
\divisor[59]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(28),
      O => p_0_out(28)
    );
\divisor[59]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(27),
      O => p_0_out(27)
    );
\divisor[59]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(26),
      O => p_0_out(26)
    );
\divisor[59]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(25),
      O => p_0_out(25)
    );
\divisor[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[61]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(29),
      I4 => divisor2(29),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[60]_i_1_n_0\
    );
\divisor[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \divisor_reg_n_0_[62]\,
      I1 => start,
      I2 => \divisor[61]_i_3_n_0\,
      I3 => \divisor_reg[62]_0\(30),
      I4 => divisor2(30),
      I5 => \divisor[61]_i_4_n_0\,
      O => \divisor[61]_i_1_n_0\
    );
\divisor[61]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcpi_div_wait,
      I1 => pcpi_wait_q,
      O => start
    );
\divisor[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => pcpi_wait_q,
      I1 => pcpi_div_wait,
      I2 => \divisor_reg[62]_0\(31),
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      O => \divisor[61]_i_3_n_0\
    );
\divisor[61]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \divisor_reg[62]_0\(31),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => pcpi_wait_q,
      I4 => pcpi_div_wait,
      O => \divisor[61]_i_4_n_0\
    );
\divisor[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_ready0,
      I2 => pcpi_div_wait,
      I3 => pcpi_wait_q,
      O => divisor
    );
\divisor[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000C00"
    )
        port map (
      I0 => divisor2(31),
      I1 => \divisor_reg[62]_0\(31),
      I2 => pcpi_wait_q,
      I3 => pcpi_div_wait,
      I4 => p_0_in(3),
      I5 => p_0_in(1),
      O => \divisor[62]_i_2_n_0\
    );
\divisor[62]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(31),
      O => p_0_out(31)
    );
\divisor[62]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(30),
      O => p_0_out(30)
    );
\divisor[62]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_reg[62]_0\(29),
      O => p_0_out(29)
    );
\divisor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[1]\,
      Q => \divisor_reg_n_0_[0]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[11]\,
      Q => \divisor_reg_n_0_[10]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[12]\,
      Q => \divisor_reg_n_0_[11]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[13]\,
      Q => \divisor_reg_n_0_[12]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[14]\,
      Q => \divisor_reg_n_0_[13]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[15]\,
      Q => \divisor_reg_n_0_[14]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[16]\,
      Q => \divisor_reg_n_0_[15]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[17]\,
      Q => \divisor_reg_n_0_[16]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[18]\,
      Q => \divisor_reg_n_0_[17]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[19]\,
      Q => \divisor_reg_n_0_[18]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[20]\,
      Q => \divisor_reg_n_0_[19]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[2]\,
      Q => \divisor_reg_n_0_[1]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[21]\,
      Q => \divisor_reg_n_0_[20]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[22]\,
      Q => \divisor_reg_n_0_[21]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[23]\,
      Q => \divisor_reg_n_0_[22]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[24]\,
      Q => \divisor_reg_n_0_[23]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[25]\,
      Q => \divisor_reg_n_0_[24]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[26]\,
      Q => \divisor_reg_n_0_[25]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[27]\,
      Q => \divisor_reg_n_0_[26]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[28]\,
      Q => \divisor_reg_n_0_[27]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[29]\,
      Q => \divisor_reg_n_0_[28]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[30]\,
      Q => \divisor_reg_n_0_[29]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[3]\,
      Q => \divisor_reg_n_0_[2]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[31]\,
      Q => \divisor_reg_n_0_[30]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[31]_i_1_n_0\,
      Q => \divisor_reg_n_0_[31]\,
      R => '0'
    );
\divisor_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[32]_i_1_n_0\,
      Q => \divisor_reg_n_0_[32]\,
      R => '0'
    );
\divisor_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[33]_i_1_n_0\,
      Q => \divisor_reg_n_0_[33]\,
      R => '0'
    );
\divisor_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[34]_i_1_n_0\,
      Q => \divisor_reg_n_0_[34]\,
      R => '0'
    );
\divisor_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[35]_i_1_n_0\,
      Q => \divisor_reg_n_0_[35]\,
      R => '0'
    );
\divisor_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \divisor_reg[35]_i_2_n_0\,
      CO(2) => \divisor_reg[35]_i_2_n_1\,
      CO(1) => \divisor_reg[35]_i_2_n_2\,
      CO(0) => \divisor_reg[35]_i_2_n_3\,
      CYINIT => p_0_out(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(4 downto 1),
      S(3 downto 0) => p_0_out(4 downto 1)
    );
\divisor_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[36]_i_1_n_0\,
      Q => \divisor_reg_n_0_[36]\,
      R => '0'
    );
\divisor_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[37]_i_1_n_0\,
      Q => \divisor_reg_n_0_[37]\,
      R => '0'
    );
\divisor_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[38]_i_1_n_0\,
      Q => \divisor_reg_n_0_[38]\,
      R => '0'
    );
\divisor_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[39]_i_1_n_0\,
      Q => \divisor_reg_n_0_[39]\,
      R => '0'
    );
\divisor_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[35]_i_2_n_0\,
      CO(3) => \divisor_reg[39]_i_2_n_0\,
      CO(2) => \divisor_reg[39]_i_2_n_1\,
      CO(1) => \divisor_reg[39]_i_2_n_2\,
      CO(0) => \divisor_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(8 downto 5),
      S(3 downto 0) => p_0_out(8 downto 5)
    );
\divisor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[4]\,
      Q => \divisor_reg_n_0_[3]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[40]_i_1_n_0\,
      Q => \divisor_reg_n_0_[40]\,
      R => '0'
    );
\divisor_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[41]_i_1_n_0\,
      Q => \divisor_reg_n_0_[41]\,
      R => '0'
    );
\divisor_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[42]_i_1_n_0\,
      Q => \divisor_reg_n_0_[42]\,
      R => '0'
    );
\divisor_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[43]_i_1_n_0\,
      Q => \divisor_reg_n_0_[43]\,
      R => '0'
    );
\divisor_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[39]_i_2_n_0\,
      CO(3) => \divisor_reg[43]_i_2_n_0\,
      CO(2) => \divisor_reg[43]_i_2_n_1\,
      CO(1) => \divisor_reg[43]_i_2_n_2\,
      CO(0) => \divisor_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(12 downto 9),
      S(3 downto 0) => p_0_out(12 downto 9)
    );
\divisor_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[44]_i_1_n_0\,
      Q => \divisor_reg_n_0_[44]\,
      R => '0'
    );
\divisor_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[45]_i_1_n_0\,
      Q => \divisor_reg_n_0_[45]\,
      R => '0'
    );
\divisor_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[46]_i_1_n_0\,
      Q => \divisor_reg_n_0_[46]\,
      R => '0'
    );
\divisor_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[47]_i_1_n_0\,
      Q => \divisor_reg_n_0_[47]\,
      R => '0'
    );
\divisor_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[43]_i_2_n_0\,
      CO(3) => \divisor_reg[47]_i_2_n_0\,
      CO(2) => \divisor_reg[47]_i_2_n_1\,
      CO(1) => \divisor_reg[47]_i_2_n_2\,
      CO(0) => \divisor_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(16 downto 13),
      S(3 downto 0) => p_0_out(16 downto 13)
    );
\divisor_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[48]_i_1_n_0\,
      Q => \divisor_reg_n_0_[48]\,
      R => '0'
    );
\divisor_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[49]_i_1_n_0\,
      Q => \divisor_reg_n_0_[49]\,
      R => '0'
    );
\divisor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[5]\,
      Q => \divisor_reg_n_0_[4]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[50]_i_1_n_0\,
      Q => \divisor_reg_n_0_[50]\,
      R => '0'
    );
\divisor_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[51]_i_1_n_0\,
      Q => \divisor_reg_n_0_[51]\,
      R => '0'
    );
\divisor_reg[51]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[47]_i_2_n_0\,
      CO(3) => \divisor_reg[51]_i_2_n_0\,
      CO(2) => \divisor_reg[51]_i_2_n_1\,
      CO(1) => \divisor_reg[51]_i_2_n_2\,
      CO(0) => \divisor_reg[51]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(20 downto 17),
      S(3 downto 0) => p_0_out(20 downto 17)
    );
\divisor_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[52]_i_1_n_0\,
      Q => \divisor_reg_n_0_[52]\,
      R => '0'
    );
\divisor_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[53]_i_1_n_0\,
      Q => \divisor_reg_n_0_[53]\,
      R => '0'
    );
\divisor_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[54]_i_1_n_0\,
      Q => \divisor_reg_n_0_[54]\,
      R => '0'
    );
\divisor_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[55]_i_1_n_0\,
      Q => \divisor_reg_n_0_[55]\,
      R => '0'
    );
\divisor_reg[55]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[51]_i_2_n_0\,
      CO(3) => \divisor_reg[55]_i_2_n_0\,
      CO(2) => \divisor_reg[55]_i_2_n_1\,
      CO(1) => \divisor_reg[55]_i_2_n_2\,
      CO(0) => \divisor_reg[55]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(24 downto 21),
      S(3 downto 0) => p_0_out(24 downto 21)
    );
\divisor_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[56]_i_1_n_0\,
      Q => \divisor_reg_n_0_[56]\,
      R => '0'
    );
\divisor_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[57]_i_1_n_0\,
      Q => \divisor_reg_n_0_[57]\,
      R => '0'
    );
\divisor_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[58]_i_1_n_0\,
      Q => \divisor_reg_n_0_[58]\,
      R => '0'
    );
\divisor_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[59]_i_1_n_0\,
      Q => \divisor_reg_n_0_[59]\,
      R => '0'
    );
\divisor_reg[59]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[55]_i_2_n_0\,
      CO(3) => \divisor_reg[59]_i_2_n_0\,
      CO(2) => \divisor_reg[59]_i_2_n_1\,
      CO(1) => \divisor_reg[59]_i_2_n_2\,
      CO(0) => \divisor_reg[59]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor2(28 downto 25),
      S(3 downto 0) => p_0_out(28 downto 25)
    );
\divisor_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[6]\,
      Q => \divisor_reg_n_0_[5]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[60]_i_1_n_0\,
      Q => \divisor_reg_n_0_[60]\,
      R => '0'
    );
\divisor_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[61]_i_1_n_0\,
      Q => \divisor_reg_n_0_[61]\,
      R => '0'
    );
\divisor_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor[62]_i_2_n_0\,
      Q => \divisor_reg_n_0_[62]\,
      R => '0'
    );
\divisor_reg[62]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor_reg[59]_i_2_n_0\,
      CO(3 downto 2) => \NLW_divisor_reg[62]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \divisor_reg[62]_i_3_n_2\,
      CO(0) => \divisor_reg[62]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_divisor_reg[62]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => divisor2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => p_0_out(31 downto 29)
    );
\divisor_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[7]\,
      Q => \divisor_reg_n_0_[6]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[8]\,
      Q => \divisor_reg_n_0_[7]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[9]\,
      Q => \divisor_reg_n_0_[8]\,
      R => \divisor[30]_i_1_n_0\
    );
\divisor_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => divisor,
      D => \divisor_reg_n_0_[10]\,
      Q => \divisor_reg_n_0_[9]\,
      R => \divisor[30]_i_1_n_0\
    );
instr_div_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      O => instr_div_i_1_n_0
    );
instr_div_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_div_i_1_n_0,
      Q => p_0_in(3),
      R => instr_rem_i_1_n_0
    );
instr_divu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      O => instr_divu_i_1_n_0
    );
instr_divu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_divu_i_1_n_0,
      Q => p_0_in(2),
      R => instr_rem_i_1_n_0
    );
instr_rem_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(5),
      I4 => instr_rem_i_3_n_0,
      I5 => instr_rem_i_4_n_0,
      O => instr_rem_i_1_n_0
    );
instr_rem_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(8),
      O => instr_rem_i_2_n_0
    );
instr_rem_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => resetn,
      I1 => Q(15),
      I2 => Q(16),
      I3 => \pcpi_timeout_counter_reg[0]\,
      I4 => \^pcpi_ready_reg_0\,
      O => instr_rem_i_3_n_0
    );
instr_rem_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(12),
      I2 => Q(3),
      I3 => Q(6),
      I4 => instr_rem_i_5_n_0,
      O => instr_rem_i_4_n_0
    );
instr_rem_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(14),
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(13),
      O => instr_rem_i_5_n_0
    );
instr_rem_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_rem_i_2_n_0,
      Q => p_0_in(1),
      R => instr_rem_i_1_n_0
    );
instr_remu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      O => instr_remu_i_1_n_0
    );
instr_remu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_remu_i_1_n_0,
      Q => instr_remu,
      R => instr_rem_i_1_n_0
    );
\irq_pending[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF20000FFF0"
    )
        port map (
      I0 => \irq_pending_reg[1]\,
      I1 => \irq_pending[1]_i_2_n_0\,
      I2 => irq(0),
      I3 => \irq_pending_reg[1]_0\(0),
      I4 => \irq_pending_reg[1]_1\,
      I5 => E(0),
      O => D(0)
    );
\irq_pending[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
        port map (
      I0 => \cpu_state_reg[7]_1\,
      I1 => \cpu_state_reg[7]_0\(0),
      I2 => instr_ecall_ebreak,
      I3 => pcpi_timeout,
      I4 => \^pcpi_ready_reg_0\,
      I5 => pcpi_ready,
      O => \irq_pending[1]_i_2_n_0\
    );
mem_do_rinst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888000AAAAAAAA"
    )
        port map (
      I0 => resetn,
      I1 => mem_do_rinst_reg,
      I2 => mem_do_rinst_reg_0,
      I3 => mem_do_rinst_i_2_n_0,
      I4 => mem_do_rinst,
      I5 => mem_do_rinst_reg_1,
      O => resetn_0
    );
mem_do_rinst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D5D5D"
    )
        port map (
      I0 => mem_do_rinst_reg_3(1),
      I1 => mem_do_rinst_i_4_n_0,
      I2 => mem_do_rinst_reg_6,
      I3 => mem_do_rinst_reg_7,
      I4 => mem_do_rinst_reg_3(0),
      I5 => mem_do_rinst_reg_3(2),
      O => mem_do_rinst_i_2_n_0
    );
mem_do_rinst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => mem_do_rinst_reg_2,
      I1 => mem_do_rinst_reg_3(2),
      I2 => mem_do_rinst_reg_4,
      I3 => mem_do_rinst_reg_3(0),
      I4 => mem_do_rinst_reg_5,
      I5 => mem_do_rinst_i_8_n_0,
      O => mem_do_rinst
    );
mem_do_rinst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101F"
    )
        port map (
      I0 => \^pcpi_ready_reg_0\,
      I1 => pcpi_ready,
      I2 => \irq_pending_reg[1]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => mem_do_rinst_i_4_n_0
    );
mem_do_rinst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AAAAAA22A22222"
    )
        port map (
      I0 => mem_do_rinst_reg_3(1),
      I1 => mem_do_rinst_i_4_n_0,
      I2 => is_sb_sh_sw,
      I3 => \irq_pending_reg[1]\,
      I4 => mem_do_rinst_i_3_0,
      I5 => mem_do_rinst_reg_5,
      O => mem_do_rinst_i_8_n_0
    );
outsign_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => outsign0,
      I1 => resetn,
      I2 => pcpi_wait_q,
      I3 => pcpi_div_wait,
      I4 => outsign_reg_n_0,
      O => outsign_i_1_n_0
    );
outsign_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(11),
      I1 => \divisor_reg[62]_0\(10),
      I2 => \divisor_reg[62]_0\(9),
      I3 => \divisor_reg[62]_0\(8),
      O => outsign_i_10_n_0
    );
outsign_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEC0AA00"
    )
        port map (
      I0 => p_0_in(1),
      I1 => outsign2,
      I2 => \divisor_reg[62]_0\(31),
      I3 => \dividend_reg[31]_0\(31),
      I4 => p_0_in(3),
      O => outsign0
    );
outsign_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => outsign_i_4_n_0,
      I1 => outsign_i_5_n_0,
      I2 => \divisor_reg[62]_0\(25),
      I3 => \divisor_reg[62]_0\(24),
      I4 => \divisor_reg[62]_0\(23),
      I5 => \divisor_reg[62]_0\(22),
      O => outsign2
    );
outsign_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => outsign_i_6_n_0,
      I1 => \divisor_reg[62]_0\(26),
      I2 => \divisor_reg[62]_0\(27),
      I3 => \divisor_reg[62]_0\(28),
      I4 => \divisor_reg[62]_0\(29),
      O => outsign_i_4_n_0
    );
outsign_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(17),
      I1 => \divisor_reg[62]_0\(16),
      I2 => outsign_i_7_n_0,
      I3 => outsign_i_8_n_0,
      I4 => outsign_i_9_n_0,
      I5 => outsign_i_10_n_0,
      O => outsign_i_5_n_0
    );
outsign_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(18),
      I1 => \divisor_reg[62]_0\(19),
      I2 => \divisor_reg[62]_0\(20),
      I3 => \divisor_reg[62]_0\(21),
      I4 => \divisor_reg[62]_0\(31),
      I5 => \divisor_reg[62]_0\(30),
      O => outsign_i_6_n_0
    );
outsign_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(7),
      I1 => \divisor_reg[62]_0\(6),
      I2 => \divisor_reg[62]_0\(5),
      I3 => \divisor_reg[62]_0\(4),
      O => outsign_i_7_n_0
    );
outsign_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(3),
      I1 => \divisor_reg[62]_0\(2),
      I2 => \divisor_reg[62]_0\(1),
      I3 => \divisor_reg[62]_0\(0),
      O => outsign_i_8_n_0
    );
outsign_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \divisor_reg[62]_0\(15),
      I1 => \divisor_reg[62]_0\(14),
      I2 => \divisor_reg[62]_0\(13),
      I3 => \divisor_reg[62]_0\(12),
      O => outsign_i_9_n_0
    );
outsign_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => outsign_i_1_n_0,
      Q => outsign_reg_n_0,
      R => '0'
    );
\pcpi_rd[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \quotient_reg_n_0_[0]\,
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => \dividend_reg_n_0_[0]\,
      O => \pcpi_rd[0]_i_1__0_n_0\
    );
\pcpi_rd[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[12]_i_2_n_6\,
      I1 => pcpi_rd10_in(10),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[10]\,
      I5 => \quotient_reg_n_0_[10]\,
      O => \pcpi_rd[10]_i_1__0_n_0\
    );
\pcpi_rd[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[12]_i_2_n_5\,
      I1 => pcpi_rd10_in(11),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[11]\,
      I5 => \quotient_reg_n_0_[11]\,
      O => \pcpi_rd[11]_i_1__0_n_0\
    );
\pcpi_rd[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[10]\,
      O => \pcpi_rd[12]_i_10_n_0\
    );
\pcpi_rd[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[9]\,
      O => \pcpi_rd[12]_i_11_n_0\
    );
\pcpi_rd[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[12]_i_2_n_4\,
      I1 => pcpi_rd10_in(12),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[12]\,
      I5 => \quotient_reg_n_0_[12]\,
      O => \pcpi_rd[12]_i_1__0_n_0\
    );
\pcpi_rd[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[12]\,
      O => \pcpi_rd[12]_i_4_n_0\
    );
\pcpi_rd[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[11]\,
      O => \pcpi_rd[12]_i_5_n_0\
    );
\pcpi_rd[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[10]\,
      O => \pcpi_rd[12]_i_6_n_0\
    );
\pcpi_rd[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[9]\,
      O => \pcpi_rd[12]_i_7_n_0\
    );
\pcpi_rd[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[12]\,
      O => \pcpi_rd[12]_i_8_n_0\
    );
\pcpi_rd[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[11]\,
      O => \pcpi_rd[12]_i_9_n_0\
    );
\pcpi_rd[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[16]_i_2_n_7\,
      I1 => pcpi_rd10_in(13),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[13]\,
      I5 => \quotient_reg_n_0_[13]\,
      O => \pcpi_rd[13]_i_1__0_n_0\
    );
\pcpi_rd[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[16]_i_2_n_6\,
      I1 => pcpi_rd10_in(14),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[14]\,
      I5 => \quotient_reg_n_0_[14]\,
      O => \pcpi_rd[14]_i_1__0_n_0\
    );
\pcpi_rd[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[16]_i_2_n_5\,
      I1 => pcpi_rd10_in(15),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[15]\,
      I5 => \quotient_reg_n_0_[15]\,
      O => \pcpi_rd[15]_i_1__0_n_0\
    );
\pcpi_rd[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[14]\,
      O => \pcpi_rd[16]_i_10_n_0\
    );
\pcpi_rd[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[13]\,
      O => \pcpi_rd[16]_i_11_n_0\
    );
\pcpi_rd[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[16]_i_2_n_4\,
      I1 => pcpi_rd10_in(16),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[16]\,
      I5 => \quotient_reg_n_0_[16]\,
      O => \pcpi_rd[16]_i_1__0_n_0\
    );
\pcpi_rd[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[16]\,
      O => \pcpi_rd[16]_i_4_n_0\
    );
\pcpi_rd[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[15]\,
      O => \pcpi_rd[16]_i_5_n_0\
    );
\pcpi_rd[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[14]\,
      O => \pcpi_rd[16]_i_6_n_0\
    );
\pcpi_rd[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[13]\,
      O => \pcpi_rd[16]_i_7_n_0\
    );
\pcpi_rd[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[16]\,
      O => \pcpi_rd[16]_i_8_n_0\
    );
\pcpi_rd[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[15]\,
      O => \pcpi_rd[16]_i_9_n_0\
    );
\pcpi_rd[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[20]_i_2_n_7\,
      I1 => pcpi_rd10_in(17),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[17]\,
      I5 => \quotient_reg_n_0_[17]\,
      O => \pcpi_rd[17]_i_1__0_n_0\
    );
\pcpi_rd[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[20]_i_2_n_6\,
      I1 => pcpi_rd10_in(18),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[18]\,
      I5 => \quotient_reg_n_0_[18]\,
      O => \pcpi_rd[18]_i_1__0_n_0\
    );
\pcpi_rd[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[20]_i_2_n_5\,
      I1 => pcpi_rd10_in(19),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[19]\,
      I5 => \quotient_reg_n_0_[19]\,
      O => \pcpi_rd[19]_i_1__0_n_0\
    );
\pcpi_rd[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[4]_i_2_n_7\,
      I1 => pcpi_rd10_in(1),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[1]\,
      I5 => \quotient_reg_n_0_[1]\,
      O => \pcpi_rd[1]_i_1__0_n_0\
    );
\pcpi_rd[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[18]\,
      O => \pcpi_rd[20]_i_10_n_0\
    );
\pcpi_rd[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[17]\,
      O => \pcpi_rd[20]_i_11_n_0\
    );
\pcpi_rd[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[20]_i_2_n_4\,
      I1 => pcpi_rd10_in(20),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[20]\,
      I5 => \quotient_reg_n_0_[20]\,
      O => \pcpi_rd[20]_i_1__0_n_0\
    );
\pcpi_rd[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[20]\,
      O => \pcpi_rd[20]_i_4_n_0\
    );
\pcpi_rd[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[19]\,
      O => \pcpi_rd[20]_i_5_n_0\
    );
\pcpi_rd[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[18]\,
      O => \pcpi_rd[20]_i_6_n_0\
    );
\pcpi_rd[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[17]\,
      O => \pcpi_rd[20]_i_7_n_0\
    );
\pcpi_rd[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[20]\,
      O => \pcpi_rd[20]_i_8_n_0\
    );
\pcpi_rd[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[19]\,
      O => \pcpi_rd[20]_i_9_n_0\
    );
\pcpi_rd[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[24]_i_2_n_7\,
      I1 => pcpi_rd10_in(21),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[21]\,
      I5 => \quotient_reg_n_0_[21]\,
      O => \pcpi_rd[21]_i_1__0_n_0\
    );
\pcpi_rd[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[24]_i_2_n_6\,
      I1 => pcpi_rd10_in(22),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[22]\,
      I5 => \quotient_reg_n_0_[22]\,
      O => \pcpi_rd[22]_i_1__0_n_0\
    );
\pcpi_rd[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[24]_i_2_n_5\,
      I1 => pcpi_rd10_in(23),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[23]\,
      I5 => \quotient_reg_n_0_[23]\,
      O => \pcpi_rd[23]_i_1__0_n_0\
    );
\pcpi_rd[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[22]\,
      O => \pcpi_rd[24]_i_10_n_0\
    );
\pcpi_rd[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[21]\,
      O => \pcpi_rd[24]_i_11_n_0\
    );
\pcpi_rd[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[24]_i_2_n_4\,
      I1 => pcpi_rd10_in(24),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[24]\,
      I5 => \quotient_reg_n_0_[24]\,
      O => \pcpi_rd[24]_i_1__0_n_0\
    );
\pcpi_rd[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[24]\,
      O => \pcpi_rd[24]_i_4_n_0\
    );
\pcpi_rd[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[23]\,
      O => \pcpi_rd[24]_i_5_n_0\
    );
\pcpi_rd[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[22]\,
      O => \pcpi_rd[24]_i_6_n_0\
    );
\pcpi_rd[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[21]\,
      O => \pcpi_rd[24]_i_7_n_0\
    );
\pcpi_rd[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[24]\,
      O => \pcpi_rd[24]_i_8_n_0\
    );
\pcpi_rd[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[23]\,
      O => \pcpi_rd[24]_i_9_n_0\
    );
\pcpi_rd[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[28]_i_2_n_7\,
      I1 => pcpi_rd10_in(25),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[25]\,
      I5 => \quotient_reg_n_0_[25]\,
      O => \pcpi_rd[25]_i_1__0_n_0\
    );
\pcpi_rd[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[28]_i_2_n_6\,
      I1 => pcpi_rd10_in(26),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[26]\,
      I5 => \quotient_reg_n_0_[26]\,
      O => \pcpi_rd[26]_i_1__0_n_0\
    );
\pcpi_rd[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[28]_i_2_n_5\,
      I1 => pcpi_rd10_in(27),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[27]\,
      I5 => \quotient_reg_n_0_[27]\,
      O => \pcpi_rd[27]_i_1__0_n_0\
    );
\pcpi_rd[28]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[26]\,
      O => \pcpi_rd[28]_i_10_n_0\
    );
\pcpi_rd[28]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[25]\,
      O => \pcpi_rd[28]_i_11_n_0\
    );
\pcpi_rd[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[28]_i_2_n_4\,
      I1 => pcpi_rd10_in(28),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[28]\,
      I5 => \quotient_reg_n_0_[28]\,
      O => \pcpi_rd[28]_i_1__0_n_0\
    );
\pcpi_rd[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[28]\,
      O => \pcpi_rd[28]_i_4_n_0\
    );
\pcpi_rd[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[27]\,
      O => \pcpi_rd[28]_i_5_n_0\
    );
\pcpi_rd[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[26]\,
      O => \pcpi_rd[28]_i_6_n_0\
    );
\pcpi_rd[28]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[25]\,
      O => \pcpi_rd[28]_i_7_n_0\
    );
\pcpi_rd[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[28]\,
      O => \pcpi_rd[28]_i_8_n_0\
    );
\pcpi_rd[28]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[27]\,
      O => \pcpi_rd[28]_i_9_n_0\
    );
\pcpi_rd[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[31]_i_2_n_7\,
      I1 => pcpi_rd10_in(29),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[29]\,
      I5 => \quotient_reg_n_0_[29]\,
      O => \pcpi_rd[29]_i_1__0_n_0\
    );
\pcpi_rd[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[4]_i_2_n_6\,
      I1 => pcpi_rd10_in(2),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[2]\,
      I5 => \quotient_reg_n_0_[2]\,
      O => \pcpi_rd[2]_i_1__0_n_0\
    );
\pcpi_rd[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[31]_i_2_n_6\,
      I1 => pcpi_rd10_in(30),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[30]\,
      I5 => \quotient_reg_n_0_[30]\,
      O => \pcpi_rd[30]_i_1__0_n_0\
    );
\pcpi_rd[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[29]\,
      O => \pcpi_rd[31]_i_10_n_0\
    );
\pcpi_rd[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[31]_i_2_n_5\,
      I1 => pcpi_rd10_in(31),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[31]\,
      I5 => \quotient_reg_n_0_[31]\,
      O => \pcpi_rd[31]_i_1__0_n_0\
    );
\pcpi_rd[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => pcpi_rd1
    );
\pcpi_rd[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[31]\,
      O => \pcpi_rd[31]_i_5_n_0\
    );
\pcpi_rd[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[30]\,
      O => \pcpi_rd[31]_i_6_n_0\
    );
\pcpi_rd[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[29]\,
      O => \pcpi_rd[31]_i_7_n_0\
    );
\pcpi_rd[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[31]\,
      O => \pcpi_rd[31]_i_8_n_0\
    );
\pcpi_rd[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[30]\,
      O => \pcpi_rd[31]_i_9_n_0\
    );
\pcpi_rd[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[4]_i_2_n_5\,
      I1 => pcpi_rd10_in(3),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[3]\,
      I5 => \quotient_reg_n_0_[3]\,
      O => \pcpi_rd[3]_i_1__0_n_0\
    );
\pcpi_rd[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[4]\,
      O => \pcpi_rd[4]_i_10_n_0\
    );
\pcpi_rd[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[3]\,
      O => \pcpi_rd[4]_i_11_n_0\
    );
\pcpi_rd[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[2]\,
      O => \pcpi_rd[4]_i_12_n_0\
    );
\pcpi_rd[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[1]\,
      O => \pcpi_rd[4]_i_13_n_0\
    );
\pcpi_rd[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[4]_i_2_n_4\,
      I1 => pcpi_rd10_in(4),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[4]\,
      I5 => \quotient_reg_n_0_[4]\,
      O => \pcpi_rd[4]_i_1__0_n_0\
    );
\pcpi_rd[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[0]\,
      O => \pcpi_rd[4]_i_4_n_0\
    );
\pcpi_rd[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[4]\,
      O => \pcpi_rd[4]_i_5_n_0\
    );
\pcpi_rd[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[3]\,
      O => \pcpi_rd[4]_i_6_n_0\
    );
\pcpi_rd[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[2]\,
      O => \pcpi_rd[4]_i_7_n_0\
    );
\pcpi_rd[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[1]\,
      O => \pcpi_rd[4]_i_8_n_0\
    );
\pcpi_rd[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[0]\,
      O => \pcpi_rd[4]_i_9_n_0\
    );
\pcpi_rd[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[8]_i_2_n_7\,
      I1 => pcpi_rd10_in(5),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[5]\,
      I5 => \quotient_reg_n_0_[5]\,
      O => \pcpi_rd[5]_i_1__0_n_0\
    );
\pcpi_rd[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[8]_i_2_n_6\,
      I1 => pcpi_rd10_in(6),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[6]\,
      I5 => \quotient_reg_n_0_[6]\,
      O => \pcpi_rd[6]_i_1__0_n_0\
    );
\pcpi_rd[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[8]_i_2_n_5\,
      I1 => pcpi_rd10_in(7),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[7]\,
      I5 => \quotient_reg_n_0_[7]\,
      O => \pcpi_rd[7]_i_1__0_n_0\
    );
\pcpi_rd[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[6]\,
      O => \pcpi_rd[8]_i_10_n_0\
    );
\pcpi_rd[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[5]\,
      O => \pcpi_rd[8]_i_11_n_0\
    );
\pcpi_rd[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[8]_i_2_n_4\,
      I1 => pcpi_rd10_in(8),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[8]\,
      I5 => \quotient_reg_n_0_[8]\,
      O => \pcpi_rd[8]_i_1__0_n_0\
    );
\pcpi_rd[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[8]\,
      O => \pcpi_rd[8]_i_4_n_0\
    );
\pcpi_rd[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[7]\,
      O => \pcpi_rd[8]_i_5_n_0\
    );
\pcpi_rd[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[6]\,
      O => \pcpi_rd[8]_i_6_n_0\
    );
\pcpi_rd[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend_reg_n_0_[5]\,
      O => \pcpi_rd[8]_i_7_n_0\
    );
\pcpi_rd[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[8]\,
      O => \pcpi_rd[8]_i_8_n_0\
    );
\pcpi_rd[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \quotient_reg_n_0_[7]\,
      O => \pcpi_rd[8]_i_9_n_0\
    );
\pcpi_rd[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \pcpi_rd_reg[12]_i_2_n_7\,
      I1 => pcpi_rd10_in(9),
      I2 => outsign_reg_n_0,
      I3 => pcpi_rd1,
      I4 => \dividend_reg_n_0_[9]\,
      I5 => \quotient_reg_n_0_[9]\,
      O => \pcpi_rd[9]_i_1__0_n_0\
    );
\pcpi_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[0]_i_1__0_n_0\,
      Q => pcpi_rd(0),
      R => '0'
    );
\pcpi_rd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[10]_i_1__0_n_0\,
      Q => pcpi_rd(10),
      R => '0'
    );
\pcpi_rd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[11]_i_1__0_n_0\,
      Q => pcpi_rd(11),
      R => '0'
    );
\pcpi_rd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[12]_i_1__0_n_0\,
      Q => pcpi_rd(12),
      R => '0'
    );
\pcpi_rd_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[8]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[12]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[12]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[12]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[12]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[12]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[12]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[12]_i_2_n_7\,
      S(3) => \pcpi_rd[12]_i_4_n_0\,
      S(2) => \pcpi_rd[12]_i_5_n_0\,
      S(1) => \pcpi_rd[12]_i_6_n_0\,
      S(0) => \pcpi_rd[12]_i_7_n_0\
    );
\pcpi_rd_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[8]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[12]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[12]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[12]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(12 downto 9),
      S(3) => \pcpi_rd[12]_i_8_n_0\,
      S(2) => \pcpi_rd[12]_i_9_n_0\,
      S(1) => \pcpi_rd[12]_i_10_n_0\,
      S(0) => \pcpi_rd[12]_i_11_n_0\
    );
\pcpi_rd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[13]_i_1__0_n_0\,
      Q => pcpi_rd(13),
      R => '0'
    );
\pcpi_rd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[14]_i_1__0_n_0\,
      Q => pcpi_rd(14),
      R => '0'
    );
\pcpi_rd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[15]_i_1__0_n_0\,
      Q => pcpi_rd(15),
      R => '0'
    );
\pcpi_rd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[16]_i_1__0_n_0\,
      Q => pcpi_rd(16),
      R => '0'
    );
\pcpi_rd_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[12]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[16]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[16]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[16]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[16]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[16]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[16]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[16]_i_2_n_7\,
      S(3) => \pcpi_rd[16]_i_4_n_0\,
      S(2) => \pcpi_rd[16]_i_5_n_0\,
      S(1) => \pcpi_rd[16]_i_6_n_0\,
      S(0) => \pcpi_rd[16]_i_7_n_0\
    );
\pcpi_rd_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[12]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[16]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[16]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[16]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(16 downto 13),
      S(3) => \pcpi_rd[16]_i_8_n_0\,
      S(2) => \pcpi_rd[16]_i_9_n_0\,
      S(1) => \pcpi_rd[16]_i_10_n_0\,
      S(0) => \pcpi_rd[16]_i_11_n_0\
    );
\pcpi_rd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[17]_i_1__0_n_0\,
      Q => pcpi_rd(17),
      R => '0'
    );
\pcpi_rd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[18]_i_1__0_n_0\,
      Q => pcpi_rd(18),
      R => '0'
    );
\pcpi_rd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[19]_i_1__0_n_0\,
      Q => pcpi_rd(19),
      R => '0'
    );
\pcpi_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[1]_i_1__0_n_0\,
      Q => pcpi_rd(1),
      R => '0'
    );
\pcpi_rd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[20]_i_1__0_n_0\,
      Q => pcpi_rd(20),
      R => '0'
    );
\pcpi_rd_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[16]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[20]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[20]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[20]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[20]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[20]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[20]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[20]_i_2_n_7\,
      S(3) => \pcpi_rd[20]_i_4_n_0\,
      S(2) => \pcpi_rd[20]_i_5_n_0\,
      S(1) => \pcpi_rd[20]_i_6_n_0\,
      S(0) => \pcpi_rd[20]_i_7_n_0\
    );
\pcpi_rd_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[16]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[20]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[20]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[20]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(20 downto 17),
      S(3) => \pcpi_rd[20]_i_8_n_0\,
      S(2) => \pcpi_rd[20]_i_9_n_0\,
      S(1) => \pcpi_rd[20]_i_10_n_0\,
      S(0) => \pcpi_rd[20]_i_11_n_0\
    );
\pcpi_rd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[21]_i_1__0_n_0\,
      Q => pcpi_rd(21),
      R => '0'
    );
\pcpi_rd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[22]_i_1__0_n_0\,
      Q => pcpi_rd(22),
      R => '0'
    );
\pcpi_rd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[23]_i_1__0_n_0\,
      Q => pcpi_rd(23),
      R => '0'
    );
\pcpi_rd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[24]_i_1__0_n_0\,
      Q => pcpi_rd(24),
      R => '0'
    );
\pcpi_rd_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[20]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[24]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[24]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[24]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[24]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[24]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[24]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[24]_i_2_n_7\,
      S(3) => \pcpi_rd[24]_i_4_n_0\,
      S(2) => \pcpi_rd[24]_i_5_n_0\,
      S(1) => \pcpi_rd[24]_i_6_n_0\,
      S(0) => \pcpi_rd[24]_i_7_n_0\
    );
\pcpi_rd_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[20]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[24]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[24]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[24]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(24 downto 21),
      S(3) => \pcpi_rd[24]_i_8_n_0\,
      S(2) => \pcpi_rd[24]_i_9_n_0\,
      S(1) => \pcpi_rd[24]_i_10_n_0\,
      S(0) => \pcpi_rd[24]_i_11_n_0\
    );
\pcpi_rd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[25]_i_1__0_n_0\,
      Q => pcpi_rd(25),
      R => '0'
    );
\pcpi_rd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[26]_i_1__0_n_0\,
      Q => pcpi_rd(26),
      R => '0'
    );
\pcpi_rd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[27]_i_1__0_n_0\,
      Q => pcpi_rd(27),
      R => '0'
    );
\pcpi_rd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[28]_i_1__0_n_0\,
      Q => pcpi_rd(28),
      R => '0'
    );
\pcpi_rd_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[24]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[28]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[28]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[28]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[28]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[28]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[28]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[28]_i_2_n_7\,
      S(3) => \pcpi_rd[28]_i_4_n_0\,
      S(2) => \pcpi_rd[28]_i_5_n_0\,
      S(1) => \pcpi_rd[28]_i_6_n_0\,
      S(0) => \pcpi_rd[28]_i_7_n_0\
    );
\pcpi_rd_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[24]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[28]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[28]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[28]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(28 downto 25),
      S(3) => \pcpi_rd[28]_i_8_n_0\,
      S(2) => \pcpi_rd[28]_i_9_n_0\,
      S(1) => \pcpi_rd[28]_i_10_n_0\,
      S(0) => \pcpi_rd[28]_i_11_n_0\
    );
\pcpi_rd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[29]_i_1__0_n_0\,
      Q => pcpi_rd(29),
      R => '0'
    );
\pcpi_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[2]_i_1__0_n_0\,
      Q => pcpi_rd(2),
      R => '0'
    );
\pcpi_rd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[30]_i_1__0_n_0\,
      Q => pcpi_rd(30),
      R => '0'
    );
\pcpi_rd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[31]_i_1__0_n_0\,
      Q => pcpi_rd(31),
      R => '0'
    );
\pcpi_rd_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_pcpi_rd_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pcpi_rd_reg[31]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pcpi_rd_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \pcpi_rd_reg[31]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[31]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \pcpi_rd[31]_i_5_n_0\,
      S(1) => \pcpi_rd[31]_i_6_n_0\,
      S(0) => \pcpi_rd[31]_i_7_n_0\
    );
\pcpi_rd_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[28]_i_3_n_0\,
      CO(3 downto 2) => \NLW_pcpi_rd_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pcpi_rd_reg[31]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pcpi_rd_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => pcpi_rd10_in(31 downto 29),
      S(3) => '0',
      S(2) => \pcpi_rd[31]_i_8_n_0\,
      S(1) => \pcpi_rd[31]_i_9_n_0\,
      S(0) => \pcpi_rd[31]_i_10_n_0\
    );
\pcpi_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[3]_i_1__0_n_0\,
      Q => pcpi_rd(3),
      R => '0'
    );
\pcpi_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[4]_i_1__0_n_0\,
      Q => pcpi_rd(4),
      R => '0'
    );
\pcpi_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pcpi_rd_reg[4]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[4]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[4]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[4]_i_2_n_3\,
      CYINIT => \pcpi_rd[4]_i_4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[4]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[4]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[4]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[4]_i_2_n_7\,
      S(3) => \pcpi_rd[4]_i_5_n_0\,
      S(2) => \pcpi_rd[4]_i_6_n_0\,
      S(1) => \pcpi_rd[4]_i_7_n_0\,
      S(0) => \pcpi_rd[4]_i_8_n_0\
    );
\pcpi_rd_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pcpi_rd_reg[4]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[4]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[4]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[4]_i_3_n_3\,
      CYINIT => \pcpi_rd[4]_i_9_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(4 downto 1),
      S(3) => \pcpi_rd[4]_i_10_n_0\,
      S(2) => \pcpi_rd[4]_i_11_n_0\,
      S(1) => \pcpi_rd[4]_i_12_n_0\,
      S(0) => \pcpi_rd[4]_i_13_n_0\
    );
\pcpi_rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[5]_i_1__0_n_0\,
      Q => pcpi_rd(5),
      R => '0'
    );
\pcpi_rd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[6]_i_1__0_n_0\,
      Q => pcpi_rd(6),
      R => '0'
    );
\pcpi_rd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[7]_i_1__0_n_0\,
      Q => pcpi_rd(7),
      R => '0'
    );
\pcpi_rd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[8]_i_1__0_n_0\,
      Q => pcpi_rd(8),
      R => '0'
    );
\pcpi_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[4]_i_2_n_0\,
      CO(3) => \pcpi_rd_reg[8]_i_2_n_0\,
      CO(2) => \pcpi_rd_reg[8]_i_2_n_1\,
      CO(1) => \pcpi_rd_reg[8]_i_2_n_2\,
      CO(0) => \pcpi_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcpi_rd_reg[8]_i_2_n_4\,
      O(2) => \pcpi_rd_reg[8]_i_2_n_5\,
      O(1) => \pcpi_rd_reg[8]_i_2_n_6\,
      O(0) => \pcpi_rd_reg[8]_i_2_n_7\,
      S(3) => \pcpi_rd[8]_i_4_n_0\,
      S(2) => \pcpi_rd[8]_i_5_n_0\,
      S(1) => \pcpi_rd[8]_i_6_n_0\,
      S(0) => \pcpi_rd[8]_i_7_n_0\
    );
\pcpi_rd_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcpi_rd_reg[4]_i_3_n_0\,
      CO(3) => \pcpi_rd_reg[8]_i_3_n_0\,
      CO(2) => \pcpi_rd_reg[8]_i_3_n_1\,
      CO(1) => \pcpi_rd_reg[8]_i_3_n_2\,
      CO(0) => \pcpi_rd_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pcpi_rd10_in(8 downto 5),
      S(3) => \pcpi_rd[8]_i_8_n_0\,
      S(2) => \pcpi_rd[8]_i_9_n_0\,
      S(1) => \pcpi_rd[8]_i_10_n_0\,
      S(0) => \pcpi_rd[8]_i_11_n_0\
    );
\pcpi_rd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pcpi_rd[9]_i_1__0_n_0\,
      Q => pcpi_rd(9),
      R => '0'
    );
pcpi_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => pcpi_div_wait,
      I1 => pcpi_wait_q,
      I2 => resetn,
      I3 => pcpi_ready0,
      O => pcpi_ready_i_1_n_0
    );
pcpi_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_ready_i_1_n_0,
      Q => \^pcpi_ready_reg_0\,
      R => '0'
    );
\pcpi_timeout_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_div_wait,
      I2 => \pcpi_timeout_counter_reg[0]\,
      I3 => pcpi_mul_wait,
      O => SS(0)
    );
\pcpi_wait_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => instr_remu,
      I3 => p_0_in(2),
      I4 => resetn,
      O => pcpi_wait0
    );
pcpi_wait_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pcpi_div_wait,
      I1 => resetn,
      O => pcpi_wait_q0
    );
pcpi_wait_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_wait_q0,
      Q => pcpi_wait_q,
      R => '0'
    );
pcpi_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_wait0,
      Q => pcpi_div_wait,
      R => '0'
    );
\quotient[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[0]\,
      I1 => \quotient_msk_reg_n_0_[0]\,
      O => \quotient[0]_i_1_n_0\
    );
\quotient[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[10]\,
      I1 => \quotient_msk_reg_n_0_[10]\,
      O => \quotient[10]_i_1_n_0\
    );
\quotient[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[11]\,
      I1 => \quotient_msk_reg_n_0_[11]\,
      O => \quotient[11]_i_1_n_0\
    );
\quotient[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[12]\,
      I1 => \quotient_msk_reg_n_0_[12]\,
      O => \quotient[12]_i_1_n_0\
    );
\quotient[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[13]\,
      I1 => \quotient_msk_reg_n_0_[13]\,
      O => \quotient[13]_i_1_n_0\
    );
\quotient[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[14]\,
      I1 => \quotient_msk_reg_n_0_[14]\,
      O => \quotient[14]_i_1_n_0\
    );
\quotient[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[15]\,
      I1 => \quotient_msk_reg_n_0_[15]\,
      O => \quotient[15]_i_1_n_0\
    );
\quotient[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[16]\,
      I1 => \quotient_msk_reg_n_0_[16]\,
      O => \quotient[16]_i_1_n_0\
    );
\quotient[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[17]\,
      I1 => \quotient_msk_reg_n_0_[17]\,
      O => \quotient[17]_i_1_n_0\
    );
\quotient[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[18]\,
      I1 => \quotient_msk_reg_n_0_[18]\,
      O => \quotient[18]_i_1_n_0\
    );
\quotient[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[19]\,
      I1 => \quotient_msk_reg_n_0_[19]\,
      O => \quotient[19]_i_1_n_0\
    );
\quotient[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[1]\,
      I1 => \quotient_msk_reg_n_0_[1]\,
      O => \quotient[1]_i_1_n_0\
    );
\quotient[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[20]\,
      I1 => \quotient_msk_reg_n_0_[20]\,
      O => \quotient[20]_i_1_n_0\
    );
\quotient[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[21]\,
      I1 => \quotient_msk_reg_n_0_[21]\,
      O => \quotient[21]_i_1_n_0\
    );
\quotient[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[22]\,
      I1 => \quotient_msk_reg_n_0_[22]\,
      O => \quotient[22]_i_1_n_0\
    );
\quotient[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[23]\,
      I1 => \quotient_msk_reg_n_0_[23]\,
      O => \quotient[23]_i_1_n_0\
    );
\quotient[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[24]\,
      I1 => \quotient_msk_reg_n_0_[24]\,
      O => \quotient[24]_i_1_n_0\
    );
\quotient[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[25]\,
      I1 => \quotient_msk_reg_n_0_[25]\,
      O => \quotient[25]_i_1_n_0\
    );
\quotient[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[26]\,
      I1 => \quotient_msk_reg_n_0_[26]\,
      O => \quotient[26]_i_1_n_0\
    );
\quotient[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[27]\,
      I1 => \quotient_msk_reg_n_0_[27]\,
      O => \quotient[27]_i_1_n_0\
    );
\quotient[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[28]\,
      I1 => \quotient_msk_reg_n_0_[28]\,
      O => \quotient[28]_i_1_n_0\
    );
\quotient[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[29]\,
      I1 => \quotient_msk_reg_n_0_[29]\,
      O => \quotient[29]_i_1_n_0\
    );
\quotient[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[2]\,
      I1 => \quotient_msk_reg_n_0_[2]\,
      O => \quotient[2]_i_1_n_0\
    );
\quotient[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[30]\,
      I1 => \quotient_msk_reg_n_0_[30]\,
      O => \quotient[30]_i_1_n_0\
    );
\quotient[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_ready0,
      I2 => \dividend_reg[31]_i_3_n_0\,
      O => quotient
    );
\quotient[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[31]\,
      I1 => \quotient_msk_reg_n_0_[31]\,
      O => \quotient[31]_i_2_n_0\
    );
\quotient[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[3]\,
      I1 => \quotient_msk_reg_n_0_[3]\,
      O => \quotient[3]_i_1_n_0\
    );
\quotient[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[4]\,
      I1 => \quotient_msk_reg_n_0_[4]\,
      O => \quotient[4]_i_1_n_0\
    );
\quotient[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[5]\,
      I1 => \quotient_msk_reg_n_0_[5]\,
      O => \quotient[5]_i_1_n_0\
    );
\quotient[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[6]\,
      I1 => \quotient_msk_reg_n_0_[6]\,
      O => \quotient[6]_i_1_n_0\
    );
\quotient[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[7]\,
      I1 => \quotient_msk_reg_n_0_[7]\,
      O => \quotient[7]_i_1_n_0\
    );
\quotient[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[8]\,
      I1 => \quotient_msk_reg_n_0_[8]\,
      O => \quotient[8]_i_1_n_0\
    );
\quotient[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \quotient_reg_n_0_[9]\,
      I1 => \quotient_msk_reg_n_0_[9]\,
      O => \quotient[9]_i_1_n_0\
    );
\quotient_msk[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_wait_q,
      I2 => pcpi_div_wait,
      O => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[3]\,
      I1 => \quotient_msk_reg_n_0_[2]\,
      I2 => \quotient_msk_reg_n_0_[1]\,
      I3 => \quotient_msk_reg_n_0_[0]\,
      O => \quotient_msk[31]_i_10_n_0\
    );
\quotient_msk[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => pcpi_ready0,
      O => quotient_msk
    );
\quotient_msk[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \quotient_msk[31]_i_4_n_0\,
      I1 => \quotient_msk[31]_i_5_n_0\,
      I2 => \quotient_msk_reg_n_0_[16]\,
      I3 => \quotient_msk_reg_n_0_[17]\,
      I4 => \quotient_msk_reg_n_0_[18]\,
      I5 => \quotient_msk[31]_i_6_n_0\,
      O => pcpi_ready0
    );
\quotient_msk[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[27]\,
      I1 => \quotient_msk_reg_n_0_[28]\,
      I2 => \quotient_msk_reg_n_0_[29]\,
      I3 => \quotient_msk_reg_n_0_[30]\,
      I4 => \quotient_msk_reg_n_0_[31]\,
      I5 => running,
      O => \quotient_msk[31]_i_4_n_0\
    );
\quotient_msk[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[19]\,
      I1 => \quotient_msk_reg_n_0_[20]\,
      I2 => \quotient_msk_reg_n_0_[21]\,
      I3 => \quotient_msk_reg_n_0_[22]\,
      I4 => \quotient_msk[31]_i_7_n_0\,
      O => \quotient_msk[31]_i_5_n_0\
    );
\quotient_msk[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \quotient_msk[31]_i_8_n_0\,
      I1 => \quotient_msk_reg_n_0_[15]\,
      I2 => \quotient_msk_reg_n_0_[14]\,
      I3 => \quotient_msk_reg_n_0_[13]\,
      I4 => \quotient_msk_reg_n_0_[12]\,
      I5 => \quotient_msk[31]_i_9_n_0\,
      O => \quotient_msk[31]_i_6_n_0\
    );
\quotient_msk[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[26]\,
      I1 => \quotient_msk_reg_n_0_[25]\,
      I2 => \quotient_msk_reg_n_0_[24]\,
      I3 => \quotient_msk_reg_n_0_[23]\,
      O => \quotient_msk[31]_i_7_n_0\
    );
\quotient_msk[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[11]\,
      I1 => \quotient_msk_reg_n_0_[10]\,
      I2 => \quotient_msk_reg_n_0_[9]\,
      I3 => \quotient_msk_reg_n_0_[8]\,
      O => \quotient_msk[31]_i_8_n_0\
    );
\quotient_msk[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \quotient_msk_reg_n_0_[4]\,
      I1 => \quotient_msk_reg_n_0_[5]\,
      I2 => \quotient_msk_reg_n_0_[6]\,
      I3 => \quotient_msk_reg_n_0_[7]\,
      I4 => \quotient_msk[31]_i_10_n_0\,
      O => \quotient_msk[31]_i_9_n_0\
    );
\quotient_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[1]\,
      Q => \quotient_msk_reg_n_0_[0]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[11]\,
      Q => \quotient_msk_reg_n_0_[10]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[12]\,
      Q => \quotient_msk_reg_n_0_[11]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[13]\,
      Q => \quotient_msk_reg_n_0_[12]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[14]\,
      Q => \quotient_msk_reg_n_0_[13]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[15]\,
      Q => \quotient_msk_reg_n_0_[14]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[16]\,
      Q => \quotient_msk_reg_n_0_[15]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[17]\,
      Q => \quotient_msk_reg_n_0_[16]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[18]\,
      Q => \quotient_msk_reg_n_0_[17]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[19]\,
      Q => \quotient_msk_reg_n_0_[18]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[20]\,
      Q => \quotient_msk_reg_n_0_[19]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[2]\,
      Q => \quotient_msk_reg_n_0_[1]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[21]\,
      Q => \quotient_msk_reg_n_0_[20]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[22]\,
      Q => \quotient_msk_reg_n_0_[21]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[23]\,
      Q => \quotient_msk_reg_n_0_[22]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[24]\,
      Q => \quotient_msk_reg_n_0_[23]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[25]\,
      Q => \quotient_msk_reg_n_0_[24]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[26]\,
      Q => \quotient_msk_reg_n_0_[25]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[27]\,
      Q => \quotient_msk_reg_n_0_[26]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[28]\,
      Q => \quotient_msk_reg_n_0_[27]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[29]\,
      Q => \quotient_msk_reg_n_0_[28]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[30]\,
      Q => \quotient_msk_reg_n_0_[29]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[3]\,
      Q => \quotient_msk_reg_n_0_[2]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[31]\,
      Q => \quotient_msk_reg_n_0_[30]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => quotient_msk,
      D => '0',
      Q => \quotient_msk_reg_n_0_[31]\,
      S => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[4]\,
      Q => \quotient_msk_reg_n_0_[3]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[5]\,
      Q => \quotient_msk_reg_n_0_[4]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[6]\,
      Q => \quotient_msk_reg_n_0_[5]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[7]\,
      Q => \quotient_msk_reg_n_0_[6]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[8]\,
      Q => \quotient_msk_reg_n_0_[7]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[9]\,
      Q => \quotient_msk_reg_n_0_[8]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient_msk,
      D => \quotient_msk_reg_n_0_[10]\,
      Q => \quotient_msk_reg_n_0_[9]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[0]_i_1_n_0\,
      Q => \quotient_reg_n_0_[0]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[10]_i_1_n_0\,
      Q => \quotient_reg_n_0_[10]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[11]_i_1_n_0\,
      Q => \quotient_reg_n_0_[11]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[12]_i_1_n_0\,
      Q => \quotient_reg_n_0_[12]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[13]_i_1_n_0\,
      Q => \quotient_reg_n_0_[13]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[14]_i_1_n_0\,
      Q => \quotient_reg_n_0_[14]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[15]_i_1_n_0\,
      Q => \quotient_reg_n_0_[15]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[16]_i_1_n_0\,
      Q => \quotient_reg_n_0_[16]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[17]_i_1_n_0\,
      Q => \quotient_reg_n_0_[17]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[18]_i_1_n_0\,
      Q => \quotient_reg_n_0_[18]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[19]_i_1_n_0\,
      Q => \quotient_reg_n_0_[19]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[1]_i_1_n_0\,
      Q => \quotient_reg_n_0_[1]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[20]_i_1_n_0\,
      Q => \quotient_reg_n_0_[20]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[21]_i_1_n_0\,
      Q => \quotient_reg_n_0_[21]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[22]_i_1_n_0\,
      Q => \quotient_reg_n_0_[22]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[23]_i_1_n_0\,
      Q => \quotient_reg_n_0_[23]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[24]_i_1_n_0\,
      Q => \quotient_reg_n_0_[24]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[25]_i_1_n_0\,
      Q => \quotient_reg_n_0_[25]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[26]_i_1_n_0\,
      Q => \quotient_reg_n_0_[26]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[27]_i_1_n_0\,
      Q => \quotient_reg_n_0_[27]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[28]_i_1_n_0\,
      Q => \quotient_reg_n_0_[28]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[29]_i_1_n_0\,
      Q => \quotient_reg_n_0_[29]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[2]_i_1_n_0\,
      Q => \quotient_reg_n_0_[2]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[30]_i_1_n_0\,
      Q => \quotient_reg_n_0_[30]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[31]_i_2_n_0\,
      Q => \quotient_reg_n_0_[31]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[3]_i_1_n_0\,
      Q => \quotient_reg_n_0_[3]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[4]_i_1_n_0\,
      Q => \quotient_reg_n_0_[4]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[5]_i_1_n_0\,
      Q => \quotient_reg_n_0_[5]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[6]_i_1_n_0\,
      Q => \quotient_reg_n_0_[6]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[7]_i_1_n_0\,
      Q => \quotient_reg_n_0_[7]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[8]_i_1_n_0\,
      Q => \quotient_reg_n_0_[8]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
\quotient_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => quotient,
      D => \quotient[9]_i_1_n_0\,
      Q => \quotient_reg_n_0_[9]\,
      R => \quotient_msk[31]_i_1_n_0\
    );
running_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => running,
      I1 => pcpi_ready0,
      I2 => pcpi_div_wait,
      I3 => pcpi_wait_q,
      I4 => resetn,
      O => running_i_1_n_0
    );
running_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => running_i_1_n_0,
      Q => running,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_pcpi_mul is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpu_state_reg[5]\ : out STD_LOGIC;
    \cpu_state_reg[3]\ : out STD_LOGIC;
    pcpi_ready : out STD_LOGIC;
    \pcpi_rd_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_mul_wait : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cpu_state_reg[0]\ : in STD_LOGIC;
    instr_jal : in STD_LOGIC;
    \cpu_state_reg[0]_0\ : in STD_LOGIC;
    latched_store_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cpu_state_reg[0]_1\ : in STD_LOGIC;
    \cpu_state_reg[6]\ : in STD_LOGIC;
    \cpu_state_reg[6]_0\ : in STD_LOGIC;
    \cpu_state_reg[6]_1\ : in STD_LOGIC;
    \cpu_state_reg[6]_2\ : in STD_LOGIC;
    latched_store_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \cpu_state_reg[0]_2\ : in STD_LOGIC;
    latched_store_reg_1 : in STD_LOGIC;
    \cpu_state[7]_i_4_0\ : in STD_LOGIC;
    \cpu_state[7]_i_4_1\ : in STD_LOGIC;
    is_slli_srli_srai : in STD_LOGIC;
    \cpu_state[7]_i_4_2\ : in STD_LOGIC;
    \cpu_state_reg[6]_3\ : in STD_LOGIC;
    pcpi_rd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_out_reg[31]\ : in STD_LOGIC;
    \reg_out_reg[0]\ : in STD_LOGIC;
    \reg_out_reg[3]\ : in STD_LOGIC;
    \reg_out_reg[4]\ : in STD_LOGIC;
    \reg_out_reg[5]\ : in STD_LOGIC;
    \reg_out_reg[7]\ : in STD_LOGIC;
    \reg_out_reg[7]_0\ : in STD_LOGIC;
    \reg_out_reg[8]\ : in STD_LOGIC;
    \reg_out_reg[8]_0\ : in STD_LOGIC;
    \reg_out_reg[10]\ : in STD_LOGIC;
    \reg_out_reg[10]_0\ : in STD_LOGIC;
    \reg_out_reg[13]\ : in STD_LOGIC;
    \reg_out_reg[13]_0\ : in STD_LOGIC;
    \reg_out_reg[14]\ : in STD_LOGIC;
    \reg_out_reg[14]_0\ : in STD_LOGIC;
    \reg_out_reg[16]\ : in STD_LOGIC;
    \reg_out_reg[16]_0\ : in STD_LOGIC;
    \reg_out_reg[17]\ : in STD_LOGIC;
    \reg_out_reg[17]_0\ : in STD_LOGIC;
    \reg_out_reg[23]\ : in STD_LOGIC;
    \reg_out_reg[23]_0\ : in STD_LOGIC;
    \reg_out_reg[26]\ : in STD_LOGIC;
    \reg_out_reg[26]_0\ : in STD_LOGIC;
    \reg_out_reg[28]\ : in STD_LOGIC;
    \reg_out_reg[28]_0\ : in STD_LOGIC;
    \reg_out_reg[29]\ : in STD_LOGIC;
    \reg_out_reg[29]_0\ : in STD_LOGIC;
    \reg_out_reg[30]\ : in STD_LOGIC;
    \reg_out_reg[30]_0\ : in STD_LOGIC;
    \reg_out_reg[31]_0\ : in STD_LOGIC;
    \reg_out_reg[31]_1\ : in STD_LOGIC;
    \reg_out_reg[1]\ : in STD_LOGIC;
    \reg_out_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_reg[1]_0\ : in STD_LOGIC;
    \reg_out_reg[1]_1\ : in STD_LOGIC;
    \reg_out_reg[2]\ : in STD_LOGIC;
    \reg_out_reg[2]_0\ : in STD_LOGIC;
    \reg_out_reg[6]\ : in STD_LOGIC;
    \reg_out_reg[6]_0\ : in STD_LOGIC;
    \reg_out_reg[9]\ : in STD_LOGIC;
    \reg_out_reg[9]_0\ : in STD_LOGIC;
    \reg_out_reg[11]\ : in STD_LOGIC;
    \reg_out_reg[11]_0\ : in STD_LOGIC;
    \reg_out_reg[12]\ : in STD_LOGIC;
    \reg_out_reg[12]_0\ : in STD_LOGIC;
    \reg_out_reg[12]_1\ : in STD_LOGIC;
    \reg_out_reg[12]_2\ : in STD_LOGIC;
    \reg_out_reg[15]_0\ : in STD_LOGIC;
    \reg_out_reg[15]_1\ : in STD_LOGIC;
    \reg_out_reg[15]_2\ : in STD_LOGIC;
    \reg_out_reg[15]_3\ : in STD_LOGIC;
    \reg_out_reg[15]_4\ : in STD_LOGIC;
    \reg_out_reg[18]\ : in STD_LOGIC;
    \reg_out_reg[18]_0\ : in STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_reg[18]_1\ : in STD_LOGIC;
    \reg_out_reg[18]_2\ : in STD_LOGIC;
    \reg_out_reg[19]\ : in STD_LOGIC;
    \reg_out_reg[19]_0\ : in STD_LOGIC;
    \reg_out_reg[20]\ : in STD_LOGIC;
    \reg_out_reg[20]_0\ : in STD_LOGIC;
    \reg_out_reg[21]\ : in STD_LOGIC;
    \reg_out_reg[21]_0\ : in STD_LOGIC;
    \reg_out_reg[22]\ : in STD_LOGIC;
    \reg_out_reg[22]_0\ : in STD_LOGIC;
    \reg_out_reg[24]\ : in STD_LOGIC;
    \reg_out_reg[24]_0\ : in STD_LOGIC;
    \reg_out_reg[25]\ : in STD_LOGIC;
    \reg_out_reg[25]_0\ : in STD_LOGIC;
    \reg_out_reg[27]\ : in STD_LOGIC;
    \reg_out_reg[27]_0\ : in STD_LOGIC;
    \cpu_state_reg[6]_4\ : in STD_LOGIC;
    \cpu_state_reg[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcpi_timeout : in STD_LOGIC;
    instr_ecall_ebreak : in STD_LOGIC;
    clk : in STD_LOGIC;
    instr_mul_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    instr_mulhu_i_4_0 : in STD_LOGIC;
    \rs2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_pcpi_mul : entity is "picorv32_pcpi_mul";
end icyradio_picorv32_0_0_picorv32_pcpi_mul;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_pcpi_mul is
  signal \cpu_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_8_n_0\ : STD_LOGIC;
  signal instr_mul : STD_LOGIC;
  signal instr_mul_i_1_n_0 : STD_LOGIC;
  signal instr_mulh : STD_LOGIC;
  signal instr_mulh_i_1_n_0 : STD_LOGIC;
  signal instr_mulhsu : STD_LOGIC;
  signal instr_mulhsu_i_1_n_0 : STD_LOGIC;
  signal instr_mulhu : STD_LOGIC;
  signal instr_mulhu_i_1_n_0 : STD_LOGIC;
  signal instr_mulhu_i_2_n_0 : STD_LOGIC;
  signal instr_mulhu_i_3_n_0 : STD_LOGIC;
  signal instr_mulhu_i_4_n_0 : STD_LOGIC;
  signal instr_mulhu_i_5_n_0 : STD_LOGIC;
  signal latched_store_i_5_n_0 : STD_LOGIC;
  signal latched_store_i_6_n_0 : STD_LOGIC;
  signal mul_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \mul_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \mul_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \mul_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal mul_finish : STD_LOGIC;
  signal mul_finish_i_1_n_0 : STD_LOGIC;
  signal mul_waiting : STD_LOGIC;
  signal mul_waiting_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in10_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in13_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in16_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in19_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in25_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in28_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in31_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in34_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in37_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in40_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in7_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in12_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in15_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in18_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in21_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in24_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in27_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in30_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in33_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in36_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in39_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in3_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in42_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in6_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in9_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pcpi_mul_wait\ : STD_LOGIC;
  signal \pcpi_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[11]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[12]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[13]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[14]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[15]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[16]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[17]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[18]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[19]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[20]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[21]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[22]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[23]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[24]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[25]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[26]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[27]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[28]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[29]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[30]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[31]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[10]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[11]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[12]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[13]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[14]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[15]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[16]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[17]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[18]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[19]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[20]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[21]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[22]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[23]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[24]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[25]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[26]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[27]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[28]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[29]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[30]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[31]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \pcpi_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \^pcpi_ready\ : STD_LOGIC;
  signal pcpi_valid25_out : STD_LOGIC;
  signal pcpi_wait_i_1_n_0 : STD_LOGIC;
  signal pcpi_wait_q : STD_LOGIC;
  signal pcpi_wr0 : STD_LOGIC;
  signal rd0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rd10 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd12 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd14 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd16 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd18 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd20 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd22 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd24 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd26 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd28 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd30 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd4 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd6 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd8 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd[16]_i_1_n_0\ : STD_LOGIC;
  signal \rd[18]_i_1_n_0\ : STD_LOGIC;
  signal \rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd[20]_i_1_n_0\ : STD_LOGIC;
  signal \rd[22]_i_1_n_0\ : STD_LOGIC;
  signal \rd[24]_i_1_n_0\ : STD_LOGIC;
  signal \rd[26]_i_1_n_0\ : STD_LOGIC;
  signal \rd[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd[32]_i_1_n_0\ : STD_LOGIC;
  signal \rd[34]_i_1_n_0\ : STD_LOGIC;
  signal \rd[36]_i_1_n_0\ : STD_LOGIC;
  signal \rd[38]_i_1_n_0\ : STD_LOGIC;
  signal \rd[40]_i_1_n_0\ : STD_LOGIC;
  signal \rd[42]_i_1_n_0\ : STD_LOGIC;
  signal \rd[44]_i_1_n_0\ : STD_LOGIC;
  signal \rd[46]_i_1_n_0\ : STD_LOGIC;
  signal \rd[48]_i_1_n_0\ : STD_LOGIC;
  signal \rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd[50]_i_1_n_0\ : STD_LOGIC;
  signal \rd[52]_i_1_n_0\ : STD_LOGIC;
  signal \rd[54]_i_1_n_0\ : STD_LOGIC;
  signal \rd[56]_i_1_n_0\ : STD_LOGIC;
  signal \rd[58]_i_1_n_0\ : STD_LOGIC;
  signal \rd[60]_i_1_n_0\ : STD_LOGIC;
  signal \rd[62]_i_1_n_0\ : STD_LOGIC;
  signal \rd[63]_i_2_n_0\ : STD_LOGIC;
  signal \rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdx[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[32]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[36]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[40]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[44]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[48]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[52]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[56]_i_2_n_0\ : STD_LOGIC;
  signal \rdx[60]_i_3_n_0\ : STD_LOGIC;
  signal \rdx[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdx_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal rs1 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \rs1[0]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[10]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[11]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[12]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[13]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[14]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[15]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[16]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[17]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[18]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[19]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[1]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[20]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[21]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[22]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[23]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[24]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[25]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[26]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[27]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[28]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[29]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[2]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[30]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[31]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[32]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[33]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[34]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[35]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[36]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[37]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[38]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[39]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[3]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[40]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[41]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[42]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[43]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[44]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[45]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[46]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[47]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[48]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[49]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[4]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[50]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[51]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[52]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[53]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[54]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[55]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[56]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[57]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[58]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[59]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[5]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[60]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[61]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[62]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[63]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[6]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[7]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[8]_i_1_n_0\ : STD_LOGIC;
  signal \rs1[9]_i_1_n_0\ : STD_LOGIC;
  signal \rs1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rs2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rs2[0]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[10]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[11]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[12]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[13]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[14]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[15]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[16]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[17]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[18]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[19]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[1]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[20]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[21]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[22]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[23]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[24]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[25]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[26]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[27]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[28]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[29]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[2]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[30]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[31]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[32]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[33]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[34]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[35]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[36]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[37]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[38]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[39]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[3]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[40]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[41]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[42]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[43]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[44]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[45]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[46]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[47]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[48]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[49]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[4]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[50]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[51]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[52]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[53]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[54]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[55]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[56]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[57]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[58]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[59]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[5]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[60]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[61]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[62]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[63]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[6]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[7]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[8]_i_1_n_0\ : STD_LOGIC;
  signal \rs2[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of instr_mul_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of instr_mulh_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of instr_mulhsu_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of instr_mulhu_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of latched_store_i_6 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mul_counter[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mul_counter[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mul_counter[5]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of mul_finish_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of mul_waiting_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pcpi_rd[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd[2]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdx[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg_out[1]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rs1[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rs1[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rs1[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rs1[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rs1[14]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rs1[15]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rs1[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rs1[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rs1[18]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rs1[19]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rs1[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rs1[20]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rs1[21]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rs1[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rs1[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rs1[24]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rs1[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rs1[26]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rs1[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rs1[28]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rs1[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rs1[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rs1[30]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rs1[31]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rs1[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rs1[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rs1[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rs1[63]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rs1[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rs1[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rs1[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rs1[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rs2[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rs2[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rs2[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rs2[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rs2[13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rs2[14]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rs2[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rs2[16]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rs2[17]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rs2[18]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rs2[19]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rs2[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rs2[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rs2[21]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rs2[22]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rs2[23]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rs2[24]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rs2[25]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rs2[26]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rs2[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rs2[28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rs2[29]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rs2[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rs2[30]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rs2[31]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rs2[32]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rs2[33]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rs2[34]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rs2[35]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rs2[36]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rs2[37]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rs2[38]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rs2[39]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rs2[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rs2[40]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rs2[41]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rs2[42]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rs2[43]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rs2[44]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rs2[45]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rs2[46]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rs2[47]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rs2[48]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rs2[49]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rs2[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rs2[50]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rs2[51]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rs2[52]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rs2[53]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rs2[54]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rs2[55]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rs2[56]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rs2[57]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rs2[58]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rs2[59]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rs2[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rs2[60]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rs2[61]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rs2[62]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rs2[63]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rs2[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rs2[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rs2[8]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rs2[9]_i_1\ : label is "soft_lutpair41";
begin
  pcpi_mul_wait <= \^pcpi_mul_wait\;
  pcpi_ready <= \^pcpi_ready\;
\cpu_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0455"
    )
        port map (
      I0 => latched_store_reg(4),
      I1 => \cpu_state_reg[6]\,
      I2 => \cpu_state[6]_i_2_n_0\,
      I3 => \cpu_state_reg[6]_0\,
      I4 => \cpu_state_reg[6]_1\,
      I5 => \cpu_state_reg[6]_2\,
      O => D(0)
    );
\cpu_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^pcpi_ready\,
      I1 => \cpu_state_reg[6]_3\,
      I2 => \cpu_state_reg[6]_4\,
      I3 => \cpu_state_reg[6]_5\(0),
      O => \cpu_state[6]_i_2_n_0\
    );
\cpu_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \cpu_state_reg[0]\,
      I1 => instr_jal,
      I2 => \cpu_state_reg[0]_0\,
      I3 => \cpu_state[7]_i_4_n_0\,
      I4 => latched_store_reg(2),
      I5 => \cpu_state_reg[0]_1\,
      O => E(0)
    );
\cpu_state[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^pcpi_ready\,
      I1 => \cpu_state_reg[6]_3\,
      I2 => pcpi_timeout,
      I3 => instr_ecall_ebreak,
      O => pcpi_valid25_out
    );
\cpu_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAFF"
    )
        port map (
      I0 => \cpu_state[7]_i_8_n_0\,
      I1 => latched_store_reg_0,
      I2 => latched_store_reg(2),
      I3 => resetn,
      I4 => \cpu_state_reg[6]_2\,
      I5 => \cpu_state_reg[0]_2\,
      O => \cpu_state[7]_i_4_n_0\
    );
\cpu_state[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \cpu_state[7]_i_4_0\,
      I2 => \cpu_state[7]_i_4_1\,
      I3 => is_slli_srli_srai,
      I4 => pcpi_valid25_out,
      I5 => \cpu_state[7]_i_4_2\,
      O => \cpu_state[7]_i_8_n_0\
    );
instr_mul_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_mul_reg_0(8),
      I1 => instr_mul_reg_0(7),
      I2 => instr_mul_reg_0(9),
      O => instr_mul_i_1_n_0
    );
instr_mul_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_mul_i_1_n_0,
      Q => instr_mul,
      R => instr_mulhu_i_1_n_0
    );
instr_mulh_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_mul_reg_0(8),
      I1 => instr_mul_reg_0(7),
      I2 => instr_mul_reg_0(9),
      O => instr_mulh_i_1_n_0
    );
instr_mulh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_mulh_i_1_n_0,
      Q => instr_mulh,
      R => instr_mulhu_i_1_n_0
    );
instr_mulhsu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_mul_reg_0(7),
      I1 => instr_mul_reg_0(8),
      I2 => instr_mul_reg_0(9),
      O => instr_mulhsu_i_1_n_0
    );
instr_mulhsu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_mulhsu_i_1_n_0,
      Q => instr_mulhsu,
      R => instr_mulhu_i_1_n_0
    );
instr_mulhu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => instr_mulhu_i_3_n_0,
      I1 => instr_mul_reg_0(0),
      I2 => resetn,
      I3 => instr_mul_reg_0(1),
      I4 => instr_mul_reg_0(14),
      I5 => instr_mulhu_i_4_n_0,
      O => instr_mulhu_i_1_n_0
    );
instr_mulhu_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => instr_mul_reg_0(8),
      I1 => instr_mul_reg_0(7),
      I2 => instr_mul_reg_0(9),
      O => instr_mulhu_i_2_n_0
    );
instr_mulhu_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_mul_reg_0(2),
      I1 => instr_mul_reg_0(15),
      I2 => instr_mul_reg_0(16),
      I3 => instr_mul_reg_0(12),
      O => instr_mulhu_i_3_n_0
    );
instr_mulhu_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_mul_reg_0(3),
      I1 => instr_mul_reg_0(13),
      I2 => instr_mul_reg_0(11),
      I3 => instr_mul_reg_0(6),
      I4 => instr_mulhu_i_5_n_0,
      O => instr_mulhu_i_4_n_0
    );
instr_mulhu_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => instr_mul_reg_0(5),
      I1 => instr_mul_reg_0(4),
      I2 => instr_mulhu_i_4_0,
      I3 => instr_mul_reg_0(10),
      O => instr_mulhu_i_5_n_0
    );
instr_mulhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => instr_mulhu_i_2_n_0,
      Q => instr_mulhu,
      R => instr_mulhu_i_1_n_0
    );
latched_store_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => latched_store_reg(2),
      I1 => latched_store_reg_0,
      I2 => latched_store_reg_1,
      I3 => latched_store_i_5_n_0,
      O => \cpu_state_reg[3]\
    );
latched_store_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF20"
    )
        port map (
      I0 => \cpu_state_reg[6]_0\,
      I1 => latched_store_i_6_n_0,
      I2 => latched_store_reg(3),
      I3 => latched_store_reg(5),
      I4 => latched_store_reg(2),
      I5 => latched_store_reg(1),
      O => \cpu_state_reg[5]\
    );
latched_store_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEF00"
    )
        port map (
      I0 => \^pcpi_ready\,
      I1 => \cpu_state_reg[6]_3\,
      I2 => \cpu_state_reg[6]_0\,
      I3 => latched_store_reg(3),
      I4 => latched_store_reg(0),
      I5 => latched_store_reg(1),
      O => latched_store_i_5_n_0
    );
latched_store_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => \^pcpi_ready\,
      I2 => \cpu_state_reg[6]_3\,
      O => latched_store_i_6_n_0
    );
\mul_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1A"
    )
        port map (
      I0 => \mul_counter_reg_n_0_[0]\,
      I1 => mul_waiting,
      I2 => resetn,
      O => \mul_counter[0]_i_1_n_0\
    );
\mul_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => mul_waiting,
      I1 => \mul_counter_reg_n_0_[0]\,
      I2 => \mul_counter_reg_n_0_[1]\,
      O => \mul_counter[1]_i_1_n_0\
    );
\mul_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => mul_waiting,
      I1 => \mul_counter_reg_n_0_[1]\,
      I2 => \mul_counter_reg_n_0_[0]\,
      I3 => \mul_counter_reg_n_0_[2]\,
      O => \mul_counter[2]_i_1_n_0\
    );
\mul_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => mul_waiting,
      I1 => \mul_counter_reg_n_0_[2]\,
      I2 => \mul_counter_reg_n_0_[0]\,
      I3 => \mul_counter_reg_n_0_[1]\,
      I4 => \mul_counter_reg_n_0_[3]\,
      O => \mul_counter[3]_i_1_n_0\
    );
\mul_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => mul_waiting,
      I1 => \mul_counter_reg_n_0_[3]\,
      I2 => \mul_counter_reg_n_0_[1]\,
      I3 => \mul_counter_reg_n_0_[0]\,
      I4 => \mul_counter_reg_n_0_[2]\,
      I5 => \mul_counter_reg_n_0_[4]\,
      O => \mul_counter[4]_i_1_n_0\
    );
\mul_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAA66AA"
    )
        port map (
      I0 => \mul_counter_reg_n_0_[5]\,
      I1 => \mul_counter[6]_i_2_n_0\,
      I2 => \mul_counter[5]_i_2_n_0\,
      I3 => resetn,
      I4 => mul_waiting,
      O => \mul_counter[5]_i_1_n_0\
    );
\mul_counter[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_mulhu,
      I1 => instr_mulhsu,
      I2 => instr_mulh,
      O => \mul_counter[5]_i_2_n_0\
    );
\mul_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4144"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_0_in1_in,
      I2 => \mul_counter_reg_n_0_[5]\,
      I3 => \mul_counter[6]_i_2_n_0\,
      O => \mul_counter[6]_i_1_n_0\
    );
\mul_counter[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mul_counter_reg_n_0_[4]\,
      I1 => \mul_counter_reg_n_0_[2]\,
      I2 => \mul_counter_reg_n_0_[0]\,
      I3 => \mul_counter_reg_n_0_[1]\,
      I4 => \mul_counter_reg_n_0_[3]\,
      O => \mul_counter[6]_i_2_n_0\
    );
\mul_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mul_counter[0]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[0]\,
      R => '0'
    );
\mul_counter_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \mul_counter[1]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[1]\,
      S => '0'
    );
\mul_counter_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \mul_counter[2]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[2]\,
      S => '0'
    );
\mul_counter_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \mul_counter[3]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[3]\,
      S => '0'
    );
\mul_counter_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \mul_counter[4]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[4]\,
      S => '0'
    );
\mul_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mul_counter[5]_i_1_n_0\,
      Q => \mul_counter_reg_n_0_[5]\,
      R => '0'
    );
\mul_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \mul_counter[6]_i_1_n_0\,
      Q => p_0_in1_in,
      R => '0'
    );
mul_finish_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => resetn,
      I1 => p_0_in1_in,
      I2 => mul_waiting,
      O => mul_finish_i_1_n_0
    );
mul_finish_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mul_finish_i_1_n_0,
      Q => mul_finish,
      R => '0'
    );
mul_waiting_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EFFFF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => mul_waiting,
      I2 => \^pcpi_mul_wait\,
      I3 => pcpi_wait_q,
      I4 => resetn,
      O => mul_waiting_i_1_n_0
    );
mul_waiting_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mul_waiting_i_1_n_0,
      Q => mul_waiting,
      R => '0'
    );
\pcpi_rd[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \rd_reg_n_0_[0]\,
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in21_in(0),
      O => \pcpi_rd[0]_i_1_n_0\
    );
\pcpi_rd[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in3_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in27_in(2),
      O => \pcpi_rd[10]_i_1_n_0\
    );
\pcpi_rd[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in3_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in27_in(3),
      O => \pcpi_rd[11]_i_1_n_0\
    );
\pcpi_rd[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in6_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in30_in(0),
      O => \pcpi_rd[12]_i_1_n_0\
    );
\pcpi_rd[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in6_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in30_in(1),
      O => \pcpi_rd[13]_i_1_n_0\
    );
\pcpi_rd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in6_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in30_in(2),
      O => \pcpi_rd[14]_i_1_n_0\
    );
\pcpi_rd[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in6_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in30_in(3),
      O => \pcpi_rd[15]_i_1_n_0\
    );
\pcpi_rd[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in9_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in33_in(0),
      O => \pcpi_rd[16]_i_1_n_0\
    );
\pcpi_rd[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in9_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in33_in(1),
      O => \pcpi_rd[17]_i_1_n_0\
    );
\pcpi_rd[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in9_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in33_in(2),
      O => \pcpi_rd[18]_i_1_n_0\
    );
\pcpi_rd[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in9_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in33_in(3),
      O => \pcpi_rd[19]_i_1_n_0\
    );
\pcpi_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \rd_reg_n_0_[1]\,
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in21_in(1),
      O => \pcpi_rd[1]_i_1_n_0\
    );
\pcpi_rd[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in12_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in36_in(0),
      O => \pcpi_rd[20]_i_1_n_0\
    );
\pcpi_rd[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in36_in(1),
      O => \pcpi_rd[21]_i_1_n_0\
    );
\pcpi_rd[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in36_in(2),
      O => \pcpi_rd[22]_i_1_n_0\
    );
\pcpi_rd[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in36_in(3),
      O => \pcpi_rd[23]_i_1_n_0\
    );
\pcpi_rd[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in15_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in39_in(0),
      O => \pcpi_rd[24]_i_1_n_0\
    );
\pcpi_rd[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in15_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in39_in(1),
      O => \pcpi_rd[25]_i_1_n_0\
    );
\pcpi_rd[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in15_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in39_in(2),
      O => \pcpi_rd[26]_i_1_n_0\
    );
\pcpi_rd[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in15_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in39_in(3),
      O => \pcpi_rd[27]_i_1_n_0\
    );
\pcpi_rd[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in18_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in42_in(0),
      O => \pcpi_rd[28]_i_1_n_0\
    );
\pcpi_rd[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in42_in(1),
      O => \pcpi_rd[29]_i_1_n_0\
    );
\pcpi_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \rd_reg_n_0_[2]\,
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in21_in(2),
      O => \pcpi_rd[2]_i_1_n_0\
    );
\pcpi_rd[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in42_in(2),
      O => \pcpi_rd[30]_i_1_n_0\
    );
\pcpi_rd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in42_in(3),
      O => \pcpi_rd[31]_i_1_n_0\
    );
\pcpi_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \rd_reg_n_0_[3]\,
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in21_in(3),
      O => \pcpi_rd[3]_i_1_n_0\
    );
\pcpi_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in24_in(0),
      O => \pcpi_rd[4]_i_1_n_0\
    );
\pcpi_rd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in24_in(1),
      O => \pcpi_rd[5]_i_1_n_0\
    );
\pcpi_rd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in(2),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in24_in(2),
      O => \pcpi_rd[6]_i_1_n_0\
    );
\pcpi_rd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in24_in(3),
      O => \pcpi_rd[7]_i_1_n_0\
    );
\pcpi_rd[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in3_in(0),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in27_in(0),
      O => \pcpi_rd[8]_i_1_n_0\
    );
\pcpi_rd[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_1_in3_in(1),
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      I4 => p_1_in27_in(1),
      O => \pcpi_rd[9]_i_1_n_0\
    );
\pcpi_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[0]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[0]\,
      R => '0'
    );
\pcpi_rd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[10]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[10]\,
      R => '0'
    );
\pcpi_rd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[11]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[11]\,
      R => '0'
    );
\pcpi_rd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[12]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[12]\,
      R => '0'
    );
\pcpi_rd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[13]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[13]\,
      R => '0'
    );
\pcpi_rd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[14]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[14]\,
      R => '0'
    );
\pcpi_rd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[15]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[15]\,
      R => '0'
    );
\pcpi_rd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[16]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[16]\,
      R => '0'
    );
\pcpi_rd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[17]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[17]\,
      R => '0'
    );
\pcpi_rd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[18]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[18]\,
      R => '0'
    );
\pcpi_rd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[19]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[19]\,
      R => '0'
    );
\pcpi_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[1]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[1]\,
      R => '0'
    );
\pcpi_rd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[20]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[20]\,
      R => '0'
    );
\pcpi_rd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[21]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[21]\,
      R => '0'
    );
\pcpi_rd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[22]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[22]\,
      R => '0'
    );
\pcpi_rd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[23]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[23]\,
      R => '0'
    );
\pcpi_rd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[24]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[24]\,
      R => '0'
    );
\pcpi_rd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[25]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[25]\,
      R => '0'
    );
\pcpi_rd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[26]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[26]\,
      R => '0'
    );
\pcpi_rd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[27]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[27]\,
      R => '0'
    );
\pcpi_rd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[28]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[28]\,
      R => '0'
    );
\pcpi_rd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[29]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[29]\,
      R => '0'
    );
\pcpi_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[2]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[2]\,
      R => '0'
    );
\pcpi_rd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[30]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[30]\,
      R => '0'
    );
\pcpi_rd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[31]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[31]\,
      R => '0'
    );
\pcpi_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[3]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[3]\,
      R => '0'
    );
\pcpi_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[4]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[4]\,
      R => '0'
    );
\pcpi_rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[5]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[5]\,
      R => '0'
    );
\pcpi_rd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[6]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[6]\,
      R => '0'
    );
\pcpi_rd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[7]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[7]\,
      R => '0'
    );
\pcpi_rd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[8]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[8]\,
      R => '0'
    );
\pcpi_rd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_wr0,
      D => \pcpi_rd[9]_i_1_n_0\,
      Q => \pcpi_rd_reg_n_0_[9]\,
      R => '0'
    );
pcpi_wait_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_mul,
      I1 => instr_mulhu,
      I2 => instr_mulhsu,
      I3 => instr_mulh,
      O => pcpi_wait_i_1_n_0
    );
pcpi_wait_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^pcpi_mul_wait\,
      Q => pcpi_wait_q,
      R => '0'
    );
pcpi_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_wait_i_1_n_0,
      Q => \^pcpi_mul_wait\,
      R => '0'
    );
pcpi_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => mul_finish,
      O => pcpi_wr0
    );
pcpi_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_wr0,
      Q => \^pcpi_ready\,
      R => '0'
    );
\rd[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(0),
      I2 => \rs1__0\(0),
      I3 => \rd_reg_n_0_[0]\,
      O => \rd[0]_i_1_n_0\
    );
\rd[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in3_in(2),
      I2 => rs2(10),
      I3 => \rs1__0\(0),
      I4 => \rdx[12]_i_2_n_0\,
      O => \rd[10]_i_1_n_0\
    );
\rd[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(10),
      I1 => p_1_in3_in(2),
      I2 => \rdx[12]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(11),
      I5 => p_1_in3_in(3),
      O => rd26(3)
    );
\rd[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(12),
      I2 => \rs1__0\(0),
      I3 => p_1_in6_in(0),
      I4 => p_0_in4_in(0),
      O => \rd[12]_i_1_n_0\
    );
\rd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(12),
      I2 => p_0_in4_in(0),
      I3 => p_1_in6_in(0),
      I4 => p_1_in6_in(1),
      I5 => rs2(13),
      O => rd24(1)
    );
\rd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in6_in(2),
      I2 => rs2(14),
      I3 => \rs1__0\(0),
      I4 => \rdx[16]_i_2_n_0\,
      O => \rd[14]_i_1_n_0\
    );
\rd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(14),
      I1 => p_1_in6_in(2),
      I2 => \rdx[16]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(15),
      I5 => p_1_in6_in(3),
      O => rd24(3)
    );
\rd[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(16),
      I2 => \rs1__0\(0),
      I3 => p_1_in9_in(0),
      I4 => p_0_in7_in(0),
      O => \rd[16]_i_1_n_0\
    );
\rd[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(16),
      I2 => p_0_in7_in(0),
      I3 => p_1_in9_in(0),
      I4 => p_1_in9_in(1),
      I5 => rs2(17),
      O => rd22(1)
    );
\rd[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in9_in(2),
      I2 => rs2(18),
      I3 => \rs1__0\(0),
      I4 => \rdx[20]_i_2_n_0\,
      O => \rd[18]_i_1_n_0\
    );
\rd[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(18),
      I1 => p_1_in9_in(2),
      I2 => \rdx[20]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(19),
      I5 => p_1_in9_in(3),
      O => rd22(3)
    );
\rd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055155515004000"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(0),
      I2 => \rd_reg_n_0_[0]\,
      I3 => \rs1__0\(0),
      I4 => rs2(1),
      I5 => \rd_reg_n_0_[1]\,
      O => \rd[1]_i_1_n_0\
    );
\rd[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(20),
      I2 => \rs1__0\(0),
      I3 => p_1_in12_in(0),
      I4 => p_0_in10_in(0),
      O => \rd[20]_i_1_n_0\
    );
\rd[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(20),
      I2 => p_0_in10_in(0),
      I3 => p_1_in12_in(0),
      I4 => p_1_in12_in(1),
      I5 => rs2(21),
      O => rd20(1)
    );
\rd[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in12_in(2),
      I2 => rs2(22),
      I3 => \rs1__0\(0),
      I4 => \rdx[24]_i_2_n_0\,
      O => \rd[22]_i_1_n_0\
    );
\rd[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(22),
      I1 => p_1_in12_in(2),
      I2 => \rdx[24]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(23),
      I5 => p_1_in12_in(3),
      O => rd20(3)
    );
\rd[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(24),
      I2 => \rs1__0\(0),
      I3 => p_1_in15_in(0),
      I4 => p_0_in13_in(0),
      O => \rd[24]_i_1_n_0\
    );
\rd[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(24),
      I2 => p_0_in13_in(0),
      I3 => p_1_in15_in(0),
      I4 => p_1_in15_in(1),
      I5 => rs2(25),
      O => rd18(1)
    );
\rd[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in15_in(2),
      I2 => rs2(26),
      I3 => \rs1__0\(0),
      I4 => \rdx[28]_i_2_n_0\,
      O => \rd[26]_i_1_n_0\
    );
\rd[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(26),
      I1 => p_1_in15_in(2),
      I2 => \rdx[28]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(27),
      I5 => p_1_in15_in(3),
      O => rd18(3)
    );
\rd[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(28),
      I2 => \rs1__0\(0),
      I3 => p_1_in18_in(0),
      I4 => p_0_in16_in(0),
      O => \rd[28]_i_1_n_0\
    );
\rd[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(28),
      I2 => p_0_in16_in(0),
      I3 => p_1_in18_in(0),
      I4 => p_1_in18_in(1),
      I5 => rs2(29),
      O => rd16(1)
    );
\rd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959A956A9A6A6A6A"
    )
        port map (
      I0 => \rd_reg_n_0_[2]\,
      I1 => rs2(2),
      I2 => \rs1__0\(0),
      I3 => \rd_reg_n_0_[1]\,
      I4 => rs2(1),
      I5 => \rd[2]_i_2_n_0\,
      O => rd30(2)
    );
\rd[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rd_reg_n_0_[0]\,
      I1 => \rs1__0\(0),
      I2 => rs2(0),
      O => \rd[2]_i_2_n_0\
    );
\rd[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in18_in(2),
      I2 => rs2(30),
      I3 => \rs1__0\(0),
      I4 => \rdx[32]_i_2_n_0\,
      O => \rd[30]_i_1_n_0\
    );
\rd[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(30),
      I1 => p_1_in18_in(2),
      I2 => \rdx[32]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(31),
      I5 => p_1_in18_in(3),
      O => rd16(3)
    );
\rd[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(32),
      I2 => \rs1__0\(0),
      I3 => p_1_in21_in(0),
      I4 => p_0_in19_in(0),
      O => \rd[32]_i_1_n_0\
    );
\rd[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(32),
      I2 => p_0_in19_in(0),
      I3 => p_1_in21_in(0),
      I4 => p_1_in21_in(1),
      I5 => rs2(33),
      O => rd14(1)
    );
\rd[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in21_in(2),
      I2 => rs2(34),
      I3 => \rs1__0\(0),
      I4 => \rdx[36]_i_2_n_0\,
      O => \rd[34]_i_1_n_0\
    );
\rd[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(34),
      I1 => p_1_in21_in(2),
      I2 => \rdx[36]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(35),
      I5 => p_1_in21_in(3),
      O => rd14(3)
    );
\rd[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(36),
      I2 => \rs1__0\(0),
      I3 => p_1_in24_in(0),
      I4 => p_0_in22_in(0),
      O => \rd[36]_i_1_n_0\
    );
\rd[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(36),
      I2 => p_0_in22_in(0),
      I3 => p_1_in24_in(0),
      I4 => p_1_in24_in(1),
      I5 => rs2(37),
      O => rd12(1)
    );
\rd[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in24_in(2),
      I2 => rs2(38),
      I3 => \rs1__0\(0),
      I4 => \rdx[40]_i_2_n_0\,
      O => \rd[38]_i_1_n_0\
    );
\rd[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(38),
      I1 => p_1_in24_in(2),
      I2 => \rdx[40]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(39),
      I5 => p_1_in24_in(3),
      O => rd12(3)
    );
\rd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(2),
      I1 => \rd_reg_n_0_[2]\,
      I2 => \rdx[4]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(3),
      I5 => \rd_reg_n_0_[3]\,
      O => rd30(3)
    );
\rd[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(40),
      I2 => \rs1__0\(0),
      I3 => p_1_in27_in(0),
      I4 => p_0_in25_in(0),
      O => \rd[40]_i_1_n_0\
    );
\rd[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(40),
      I2 => p_0_in25_in(0),
      I3 => p_1_in27_in(0),
      I4 => p_1_in27_in(1),
      I5 => rs2(41),
      O => rd10(1)
    );
\rd[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in27_in(2),
      I2 => rs2(42),
      I3 => \rs1__0\(0),
      I4 => \rdx[44]_i_2_n_0\,
      O => \rd[42]_i_1_n_0\
    );
\rd[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(42),
      I1 => p_1_in27_in(2),
      I2 => \rdx[44]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(43),
      I5 => p_1_in27_in(3),
      O => rd10(3)
    );
\rd[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(44),
      I2 => \rs1__0\(0),
      I3 => p_1_in30_in(0),
      I4 => p_0_in28_in(0),
      O => \rd[44]_i_1_n_0\
    );
\rd[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(44),
      I2 => p_0_in28_in(0),
      I3 => p_1_in30_in(0),
      I4 => p_1_in30_in(1),
      I5 => rs2(45),
      O => rd8(1)
    );
\rd[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in30_in(2),
      I2 => rs2(46),
      I3 => \rs1__0\(0),
      I4 => \rdx[48]_i_2_n_0\,
      O => \rd[46]_i_1_n_0\
    );
\rd[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(46),
      I1 => p_1_in30_in(2),
      I2 => \rdx[48]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(47),
      I5 => p_1_in30_in(3),
      O => rd8(3)
    );
\rd[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(48),
      I2 => \rs1__0\(0),
      I3 => p_1_in33_in(0),
      I4 => p_0_in31_in(0),
      O => \rd[48]_i_1_n_0\
    );
\rd[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(48),
      I2 => p_0_in31_in(0),
      I3 => p_1_in33_in(0),
      I4 => p_1_in33_in(1),
      I5 => rs2(49),
      O => rd6(1)
    );
\rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(4),
      I2 => \rs1__0\(0),
      I3 => p_1_in(0),
      I4 => p_0_in(0),
      O => \rd[4]_i_1_n_0\
    );
\rd[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in33_in(2),
      I2 => rs2(50),
      I3 => \rs1__0\(0),
      I4 => \rdx[52]_i_2_n_0\,
      O => \rd[50]_i_1_n_0\
    );
\rd[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(50),
      I1 => p_1_in33_in(2),
      I2 => \rdx[52]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(51),
      I5 => p_1_in33_in(3),
      O => rd6(3)
    );
\rd[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(52),
      I2 => \rs1__0\(0),
      I3 => p_1_in36_in(0),
      I4 => p_0_in34_in(0),
      O => \rd[52]_i_1_n_0\
    );
\rd[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(52),
      I2 => p_0_in34_in(0),
      I3 => p_1_in36_in(0),
      I4 => p_1_in36_in(1),
      I5 => rs2(53),
      O => rd4(1)
    );
\rd[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in36_in(2),
      I2 => rs2(54),
      I3 => \rs1__0\(0),
      I4 => \rdx[56]_i_2_n_0\,
      O => \rd[54]_i_1_n_0\
    );
\rd[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(54),
      I1 => p_1_in36_in(2),
      I2 => \rdx[56]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(55),
      I5 => p_1_in36_in(3),
      O => rd4(3)
    );
\rd[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(56),
      I2 => \rs1__0\(0),
      I3 => p_1_in39_in(0),
      I4 => p_0_in37_in(0),
      O => \rd[56]_i_1_n_0\
    );
\rd[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(56),
      I2 => p_0_in37_in(0),
      I3 => p_1_in39_in(0),
      I4 => p_1_in39_in(1),
      I5 => rs2(57),
      O => rd2(1)
    );
\rd[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in39_in(2),
      I2 => rs2(58),
      I3 => \rs1__0\(0),
      I4 => \rdx[60]_i_3_n_0\,
      O => \rd[58]_i_1_n_0\
    );
\rd[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(58),
      I1 => p_1_in39_in(2),
      I2 => \rdx[60]_i_3_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(59),
      I5 => p_1_in39_in(3),
      O => rd2(3)
    );
\rd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(4),
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => rs2(5),
      O => rd28(1)
    );
\rd[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(60),
      I2 => \rs1__0\(0),
      I3 => p_1_in42_in(0),
      I4 => p_0_in40_in(0),
      O => \rd[60]_i_1_n_0\
    );
\rd[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95959A6A9A6A6A6A"
    )
        port map (
      I0 => p_1_in42_in(1),
      I1 => rs2(61),
      I2 => \rs1__0\(0),
      I3 => rs2(60),
      I4 => p_0_in40_in(0),
      I5 => p_1_in42_in(0),
      O => rd0(1)
    );
\rd[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15404015"
    )
        port map (
      I0 => mul_waiting,
      I1 => \rs1__0\(0),
      I2 => rs2(62),
      I3 => p_1_in42_in(2),
      I4 => \rd[63]_i_2_n_0\,
      O => \rd[62]_i_1_n_0\
    );
\rd[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA4F25B02ABFD540"
    )
        port map (
      I0 => \rd[63]_i_2_n_0\,
      I1 => rs2(62),
      I2 => \rs1__0\(0),
      I3 => p_1_in42_in(2),
      I4 => p_1_in42_in(3),
      I5 => rs2(63),
      O => rd0(3)
    );
\rd[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151F7F1F7F7F7F"
    )
        port map (
      I0 => p_1_in42_in(1),
      I1 => rs2(61),
      I2 => \rs1__0\(0),
      I3 => rs2(60),
      I4 => p_0_in40_in(0),
      I5 => p_1_in42_in(0),
      O => \rd[63]_i_2_n_0\
    );
\rd[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444111"
    )
        port map (
      I0 => mul_waiting,
      I1 => p_1_in(2),
      I2 => rs2(6),
      I3 => \rs1__0\(0),
      I4 => \rdx[8]_i_2_n_0\,
      O => \rd[6]_i_1_n_0\
    );
\rd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF371F3710C8E0C"
    )
        port map (
      I0 => rs2(6),
      I1 => p_1_in(2),
      I2 => \rdx[8]_i_2_n_0\,
      I3 => \rs1__0\(0),
      I4 => rs2(7),
      I5 => p_1_in(3),
      O => rd28(3)
    );
\rd[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40151540"
    )
        port map (
      I0 => mul_waiting,
      I1 => rs2(8),
      I2 => \rs1__0\(0),
      I3 => p_1_in3_in(0),
      I4 => \rdx_reg_n_0_[8]\,
      O => \rd[8]_i_1_n_0\
    );
\rd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADD5522A077FF880"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(8),
      I2 => \rdx_reg_n_0_[8]\,
      I3 => p_1_in3_in(0),
      I4 => p_1_in3_in(1),
      I5 => rs2(9),
      O => rd26(1)
    );
\rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[0]_i_1_n_0\,
      Q => \rd_reg_n_0_[0]\,
      R => '0'
    );
\rd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[10]_i_1_n_0\,
      Q => p_1_in3_in(2),
      R => '0'
    );
\rd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd26(3),
      Q => p_1_in3_in(3),
      R => mul_counter(6)
    );
\rd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[12]_i_1_n_0\,
      Q => p_1_in6_in(0),
      R => '0'
    );
\rd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd24(1),
      Q => p_1_in6_in(1),
      R => mul_counter(6)
    );
\rd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[14]_i_1_n_0\,
      Q => p_1_in6_in(2),
      R => '0'
    );
\rd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd24(3),
      Q => p_1_in6_in(3),
      R => mul_counter(6)
    );
\rd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[16]_i_1_n_0\,
      Q => p_1_in9_in(0),
      R => '0'
    );
\rd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd22(1),
      Q => p_1_in9_in(1),
      R => mul_counter(6)
    );
\rd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[18]_i_1_n_0\,
      Q => p_1_in9_in(2),
      R => '0'
    );
\rd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd22(3),
      Q => p_1_in9_in(3),
      R => mul_counter(6)
    );
\rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[1]_i_1_n_0\,
      Q => \rd_reg_n_0_[1]\,
      R => '0'
    );
\rd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[20]_i_1_n_0\,
      Q => p_1_in12_in(0),
      R => '0'
    );
\rd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd20(1),
      Q => p_1_in12_in(1),
      R => mul_counter(6)
    );
\rd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[22]_i_1_n_0\,
      Q => p_1_in12_in(2),
      R => '0'
    );
\rd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd20(3),
      Q => p_1_in12_in(3),
      R => mul_counter(6)
    );
\rd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[24]_i_1_n_0\,
      Q => p_1_in15_in(0),
      R => '0'
    );
\rd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd18(1),
      Q => p_1_in15_in(1),
      R => mul_counter(6)
    );
\rd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[26]_i_1_n_0\,
      Q => p_1_in15_in(2),
      R => '0'
    );
\rd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd18(3),
      Q => p_1_in15_in(3),
      R => mul_counter(6)
    );
\rd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[28]_i_1_n_0\,
      Q => p_1_in18_in(0),
      R => '0'
    );
\rd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd16(1),
      Q => p_1_in18_in(1),
      R => mul_counter(6)
    );
\rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd30(2),
      Q => \rd_reg_n_0_[2]\,
      R => mul_counter(6)
    );
\rd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[30]_i_1_n_0\,
      Q => p_1_in18_in(2),
      R => '0'
    );
\rd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd16(3),
      Q => p_1_in18_in(3),
      R => mul_counter(6)
    );
\rd_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[32]_i_1_n_0\,
      Q => p_1_in21_in(0),
      R => '0'
    );
\rd_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd14(1),
      Q => p_1_in21_in(1),
      R => mul_counter(6)
    );
\rd_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[34]_i_1_n_0\,
      Q => p_1_in21_in(2),
      R => '0'
    );
\rd_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd14(3),
      Q => p_1_in21_in(3),
      R => mul_counter(6)
    );
\rd_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[36]_i_1_n_0\,
      Q => p_1_in24_in(0),
      R => '0'
    );
\rd_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd12(1),
      Q => p_1_in24_in(1),
      R => mul_counter(6)
    );
\rd_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[38]_i_1_n_0\,
      Q => p_1_in24_in(2),
      R => '0'
    );
\rd_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd12(3),
      Q => p_1_in24_in(3),
      R => mul_counter(6)
    );
\rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd30(3),
      Q => \rd_reg_n_0_[3]\,
      R => mul_counter(6)
    );
\rd_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[40]_i_1_n_0\,
      Q => p_1_in27_in(0),
      R => '0'
    );
\rd_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd10(1),
      Q => p_1_in27_in(1),
      R => mul_counter(6)
    );
\rd_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[42]_i_1_n_0\,
      Q => p_1_in27_in(2),
      R => '0'
    );
\rd_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd10(3),
      Q => p_1_in27_in(3),
      R => mul_counter(6)
    );
\rd_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[44]_i_1_n_0\,
      Q => p_1_in30_in(0),
      R => '0'
    );
\rd_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd8(1),
      Q => p_1_in30_in(1),
      R => mul_counter(6)
    );
\rd_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[46]_i_1_n_0\,
      Q => p_1_in30_in(2),
      R => '0'
    );
\rd_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd8(3),
      Q => p_1_in30_in(3),
      R => mul_counter(6)
    );
\rd_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[48]_i_1_n_0\,
      Q => p_1_in33_in(0),
      R => '0'
    );
\rd_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd6(1),
      Q => p_1_in33_in(1),
      R => mul_counter(6)
    );
\rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[4]_i_1_n_0\,
      Q => p_1_in(0),
      R => '0'
    );
\rd_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[50]_i_1_n_0\,
      Q => p_1_in33_in(2),
      R => '0'
    );
\rd_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd6(3),
      Q => p_1_in33_in(3),
      R => mul_counter(6)
    );
\rd_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[52]_i_1_n_0\,
      Q => p_1_in36_in(0),
      R => '0'
    );
\rd_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd4(1),
      Q => p_1_in36_in(1),
      R => mul_counter(6)
    );
\rd_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[54]_i_1_n_0\,
      Q => p_1_in36_in(2),
      R => '0'
    );
\rd_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd4(3),
      Q => p_1_in36_in(3),
      R => mul_counter(6)
    );
\rd_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[56]_i_1_n_0\,
      Q => p_1_in39_in(0),
      R => '0'
    );
\rd_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd2(1),
      Q => p_1_in39_in(1),
      R => mul_counter(6)
    );
\rd_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[58]_i_1_n_0\,
      Q => p_1_in39_in(2),
      R => '0'
    );
\rd_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd2(3),
      Q => p_1_in39_in(3),
      R => mul_counter(6)
    );
\rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd28(1),
      Q => p_1_in(1),
      R => mul_counter(6)
    );
\rd_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[60]_i_1_n_0\,
      Q => p_1_in42_in(0),
      R => '0'
    );
\rd_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd0(1),
      Q => p_1_in42_in(1),
      R => mul_counter(6)
    );
\rd_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[62]_i_1_n_0\,
      Q => p_1_in42_in(2),
      R => '0'
    );
\rd_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd0(3),
      Q => p_1_in42_in(3),
      R => mul_counter(6)
    );
\rd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[6]_i_1_n_0\,
      Q => p_1_in(2),
      R => '0'
    );
\rd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd28(3),
      Q => p_1_in(3),
      R => mul_counter(6)
    );
\rd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rd[8]_i_1_n_0\,
      Q => p_1_in3_in(0),
      R => '0'
    );
\rd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd26(1),
      Q => p_1_in3_in(1),
      R => mul_counter(6)
    );
\rdx[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[12]_i_2_n_0\,
      I1 => p_1_in3_in(2),
      I2 => rs2(10),
      I3 => \rs1__0\(0),
      I4 => p_1_in3_in(3),
      I5 => rs2(11),
      O => rd26(4)
    );
\rdx[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(8),
      I2 => \rdx_reg_n_0_[8]\,
      I3 => p_1_in3_in(0),
      I4 => p_1_in3_in(1),
      I5 => rs2(9),
      O => \rdx[12]_i_2_n_0\
    );
\rdx[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[16]_i_2_n_0\,
      I1 => p_1_in6_in(2),
      I2 => rs2(14),
      I3 => \rs1__0\(0),
      I4 => p_1_in6_in(3),
      I5 => rs2(15),
      O => rd24(4)
    );
\rdx[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(12),
      I2 => p_0_in4_in(0),
      I3 => p_1_in6_in(0),
      I4 => p_1_in6_in(1),
      I5 => rs2(13),
      O => \rdx[16]_i_2_n_0\
    );
\rdx[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[20]_i_2_n_0\,
      I1 => p_1_in9_in(2),
      I2 => rs2(18),
      I3 => \rs1__0\(0),
      I4 => p_1_in9_in(3),
      I5 => rs2(19),
      O => rd22(4)
    );
\rdx[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(16),
      I2 => p_0_in7_in(0),
      I3 => p_1_in9_in(0),
      I4 => p_1_in9_in(1),
      I5 => rs2(17),
      O => \rdx[20]_i_2_n_0\
    );
\rdx[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[24]_i_2_n_0\,
      I1 => p_1_in12_in(2),
      I2 => rs2(22),
      I3 => \rs1__0\(0),
      I4 => p_1_in12_in(3),
      I5 => rs2(23),
      O => rd20(4)
    );
\rdx[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(20),
      I2 => p_0_in10_in(0),
      I3 => p_1_in12_in(0),
      I4 => p_1_in12_in(1),
      I5 => rs2(21),
      O => \rdx[24]_i_2_n_0\
    );
\rdx[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[28]_i_2_n_0\,
      I1 => p_1_in15_in(2),
      I2 => rs2(26),
      I3 => \rs1__0\(0),
      I4 => p_1_in15_in(3),
      I5 => rs2(27),
      O => rd18(4)
    );
\rdx[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(24),
      I2 => p_0_in13_in(0),
      I3 => p_1_in15_in(0),
      I4 => p_1_in15_in(1),
      I5 => rs2(25),
      O => \rdx[28]_i_2_n_0\
    );
\rdx[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[32]_i_2_n_0\,
      I1 => p_1_in18_in(2),
      I2 => rs2(30),
      I3 => \rs1__0\(0),
      I4 => p_1_in18_in(3),
      I5 => rs2(31),
      O => rd16(4)
    );
\rdx[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(28),
      I2 => p_0_in16_in(0),
      I3 => p_1_in18_in(0),
      I4 => p_1_in18_in(1),
      I5 => rs2(29),
      O => \rdx[32]_i_2_n_0\
    );
\rdx[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[36]_i_2_n_0\,
      I1 => p_1_in21_in(2),
      I2 => rs2(34),
      I3 => \rs1__0\(0),
      I4 => p_1_in21_in(3),
      I5 => rs2(35),
      O => rd14(4)
    );
\rdx[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(32),
      I2 => p_0_in19_in(0),
      I3 => p_1_in21_in(0),
      I4 => p_1_in21_in(1),
      I5 => rs2(33),
      O => \rdx[36]_i_2_n_0\
    );
\rdx[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[40]_i_2_n_0\,
      I1 => p_1_in24_in(2),
      I2 => rs2(38),
      I3 => \rs1__0\(0),
      I4 => p_1_in24_in(3),
      I5 => rs2(39),
      O => rd12(4)
    );
\rdx[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(36),
      I2 => p_0_in22_in(0),
      I3 => p_1_in24_in(0),
      I4 => p_1_in24_in(1),
      I5 => rs2(37),
      O => \rdx[40]_i_2_n_0\
    );
\rdx[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[44]_i_2_n_0\,
      I1 => p_1_in27_in(2),
      I2 => rs2(42),
      I3 => \rs1__0\(0),
      I4 => p_1_in27_in(3),
      I5 => rs2(43),
      O => rd10(4)
    );
\rdx[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(40),
      I2 => p_0_in25_in(0),
      I3 => p_1_in27_in(0),
      I4 => p_1_in27_in(1),
      I5 => rs2(41),
      O => \rdx[44]_i_2_n_0\
    );
\rdx[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[48]_i_2_n_0\,
      I1 => p_1_in30_in(2),
      I2 => rs2(46),
      I3 => \rs1__0\(0),
      I4 => p_1_in30_in(3),
      I5 => rs2(47),
      O => rd8(4)
    );
\rdx[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(44),
      I2 => p_0_in28_in(0),
      I3 => p_1_in30_in(0),
      I4 => p_1_in30_in(1),
      I5 => rs2(45),
      O => \rdx[48]_i_2_n_0\
    );
\rdx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[4]_i_2_n_0\,
      I1 => \rd_reg_n_0_[2]\,
      I2 => rs2(2),
      I3 => \rs1__0\(0),
      I4 => \rd_reg_n_0_[3]\,
      I5 => rs2(3),
      O => rd30(4)
    );
\rdx[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F7F7F7F"
    )
        port map (
      I0 => \rd_reg_n_0_[1]\,
      I1 => rs2(1),
      I2 => \rs1__0\(0),
      I3 => \rd_reg_n_0_[0]\,
      I4 => rs2(0),
      O => \rdx[4]_i_2_n_0\
    );
\rdx[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[52]_i_2_n_0\,
      I1 => p_1_in33_in(2),
      I2 => rs2(50),
      I3 => \rs1__0\(0),
      I4 => p_1_in33_in(3),
      I5 => rs2(51),
      O => rd6(4)
    );
\rdx[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(48),
      I2 => p_0_in31_in(0),
      I3 => p_1_in33_in(0),
      I4 => p_1_in33_in(1),
      I5 => rs2(49),
      O => \rdx[52]_i_2_n_0\
    );
\rdx[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[56]_i_2_n_0\,
      I1 => p_1_in36_in(2),
      I2 => rs2(54),
      I3 => \rs1__0\(0),
      I4 => p_1_in36_in(3),
      I5 => rs2(55),
      O => rd4(4)
    );
\rdx[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(52),
      I2 => p_0_in34_in(0),
      I3 => p_1_in36_in(0),
      I4 => p_1_in36_in(1),
      I5 => rs2(53),
      O => \rdx[56]_i_2_n_0\
    );
\rdx[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => mul_waiting,
      O => mul_counter(6)
    );
\rdx[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[60]_i_3_n_0\,
      I1 => p_1_in39_in(2),
      I2 => rs2(58),
      I3 => \rs1__0\(0),
      I4 => p_1_in39_in(3),
      I5 => rs2(59),
      O => rd2(4)
    );
\rdx[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(56),
      I2 => p_0_in37_in(0),
      I3 => p_1_in39_in(0),
      I4 => p_1_in39_in(1),
      I5 => rs2(57),
      O => \rdx[60]_i_3_n_0\
    );
\rdx[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44D400D4440000"
    )
        port map (
      I0 => \rdx[8]_i_2_n_0\,
      I1 => p_1_in(2),
      I2 => rs2(6),
      I3 => \rs1__0\(0),
      I4 => p_1_in(3),
      I5 => rs2(7),
      O => rd28(4)
    );
\rdx[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555577F077FFFFF"
    )
        port map (
      I0 => \rs1__0\(0),
      I1 => rs2(4),
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => rs2(5),
      O => \rdx[8]_i_2_n_0\
    );
\rdx_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd26(4),
      Q => p_0_in4_in(0),
      R => mul_counter(6)
    );
\rdx_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd24(4),
      Q => p_0_in7_in(0),
      R => mul_counter(6)
    );
\rdx_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd22(4),
      Q => p_0_in10_in(0),
      R => mul_counter(6)
    );
\rdx_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd20(4),
      Q => p_0_in13_in(0),
      R => mul_counter(6)
    );
\rdx_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd18(4),
      Q => p_0_in16_in(0),
      R => mul_counter(6)
    );
\rdx_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd16(4),
      Q => p_0_in19_in(0),
      R => mul_counter(6)
    );
\rdx_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd14(4),
      Q => p_0_in22_in(0),
      R => mul_counter(6)
    );
\rdx_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd12(4),
      Q => p_0_in25_in(0),
      R => mul_counter(6)
    );
\rdx_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd10(4),
      Q => p_0_in28_in(0),
      R => mul_counter(6)
    );
\rdx_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd8(4),
      Q => p_0_in31_in(0),
      R => mul_counter(6)
    );
\rdx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd30(4),
      Q => p_0_in(0),
      R => mul_counter(6)
    );
\rdx_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd6(4),
      Q => p_0_in34_in(0),
      R => mul_counter(6)
    );
\rdx_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd4(4),
      Q => p_0_in37_in(0),
      R => mul_counter(6)
    );
\rdx_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd2(4),
      Q => p_0_in40_in(0),
      R => mul_counter(6)
    );
\rdx_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => rd28(4),
      Q => \rdx_reg_n_0_[8]\,
      R => mul_counter(6)
    );
\reg_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \pcpi_rd_reg_n_0_[0]\,
      I1 => \^pcpi_ready\,
      I2 => pcpi_rd(0),
      I3 => \reg_out_reg[31]\,
      I4 => \reg_out_reg[0]\,
      O => \pcpi_rd_reg[31]_0\(0)
    );
\reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[10]\,
      I1 => \reg_out_reg[10]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(10),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[10]\,
      O => \pcpi_rd_reg[31]_0\(10)
    );
\reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[11]_i_2_n_0\,
      I1 => \reg_out_reg[11]\,
      I2 => \reg_out_reg[15]\(4),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[11]_0\,
      O => \pcpi_rd_reg[31]_0\(11)
    );
\reg_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(11),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[11]\,
      O => \reg_out[11]_i_2_n_0\
    );
\reg_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => \reg_out_reg[12]\,
      I1 => \reg_out_reg[12]_0\,
      I2 => latched_store_reg(0),
      I3 => \reg_out_reg[12]_1\,
      I4 => \reg_out[12]_i_4_n_0\,
      O => \pcpi_rd_reg[31]_0\(12)
    );
\reg_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[12]_2\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(12),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[12]\,
      O => \reg_out[12]_i_4_n_0\
    );
\reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[13]\,
      I1 => \reg_out_reg[13]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(13),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[13]\,
      O => \pcpi_rd_reg[31]_0\(13)
    );
\reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[14]\,
      I1 => \reg_out_reg[14]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(14),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[14]\,
      O => \pcpi_rd_reg[31]_0\(14)
    );
\reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA80000"
    )
        port map (
      I0 => \reg_out_reg[15]_0\,
      I1 => \reg_out_reg[15]_1\,
      I2 => \reg_out_reg[15]_2\,
      I3 => \reg_out_reg[12]_0\,
      I4 => latched_store_reg(0),
      I5 => \reg_out[15]_i_4_n_0\,
      O => \pcpi_rd_reg[31]_0\(15)
    );
\reg_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[15]_i_6_n_0\,
      I1 => \reg_out_reg[15]_3\,
      I2 => \reg_out_reg[15]\(5),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[15]_4\,
      O => \reg_out[15]_i_4_n_0\
    );
\reg_out[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(15),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[15]\,
      O => \reg_out[15]_i_6_n_0\
    );
\reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[16]\,
      I1 => \reg_out_reg[16]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(16),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[16]\,
      O => \pcpi_rd_reg[31]_0\(16)
    );
\reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[17]\,
      I1 => \reg_out_reg[17]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(17),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[17]\,
      O => \pcpi_rd_reg[31]_0\(17)
    );
\reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(0),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[18]_1\,
      I5 => \reg_out[18]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(18)
    );
\reg_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[18]_2\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(18),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[18]\,
      O => \reg_out[18]_i_3_n_0\
    );
\reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(1),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[19]\,
      I5 => \reg_out[19]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(19)
    );
\reg_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[19]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(19),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[19]\,
      O => \reg_out[19]_i_3_n_0\
    );
\reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[1]_i_2_n_0\,
      I1 => \reg_out_reg[1]\,
      I2 => \reg_out_reg[15]\(0),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[1]_1\,
      O => \pcpi_rd_reg[31]_0\(1)
    );
\reg_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(1),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[1]\,
      O => \reg_out[1]_i_2_n_0\
    );
\reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(2),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[20]\,
      I5 => \reg_out[20]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(20)
    );
\reg_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[20]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(20),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[20]\,
      O => \reg_out[20]_i_3_n_0\
    );
\reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(3),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[21]\,
      I5 => \reg_out[21]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(21)
    );
\reg_out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[21]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(21),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[21]\,
      O => \reg_out[21]_i_3_n_0\
    );
\reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(4),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[22]\,
      I5 => \reg_out[22]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(22)
    );
\reg_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[22]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(22),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[22]\,
      O => \reg_out[22]_i_3_n_0\
    );
\reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[23]\,
      I1 => \reg_out_reg[23]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(23),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[23]\,
      O => \pcpi_rd_reg[31]_0\(23)
    );
\reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(5),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[24]\,
      I5 => \reg_out[24]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(24)
    );
\reg_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[24]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(24),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[24]\,
      O => \reg_out[24]_i_3_n_0\
    );
\reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(6),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[25]\,
      I5 => \reg_out[25]_i_3_n_0\,
      O => \pcpi_rd_reg[31]_0\(25)
    );
\reg_out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[25]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(25),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[25]\,
      O => \reg_out[25]_i_3_n_0\
    );
\reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[26]\,
      I1 => \reg_out_reg[26]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(26),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[26]\,
      O => \pcpi_rd_reg[31]_0\(26)
    );
\reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \reg_out_reg[18]\,
      I1 => \reg_out_reg[18]_0\,
      I2 => mem_axi_rdata(7),
      I3 => latched_store_reg(0),
      I4 => \reg_out_reg[27]\,
      I5 => \reg_out[27]_i_5_n_0\,
      O => \pcpi_rd_reg[31]_0\(27)
    );
\reg_out[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => latched_store_reg(3),
      I1 => \reg_out_reg[27]_0\,
      I2 => \cpu_state_reg[6]\,
      I3 => pcpi_rd(27),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[27]\,
      O => \reg_out[27]_i_5_n_0\
    );
\reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[28]\,
      I1 => \reg_out_reg[28]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(28),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[28]\,
      O => \pcpi_rd_reg[31]_0\(28)
    );
\reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[29]\,
      I1 => \reg_out_reg[29]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(29),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[29]\,
      O => \pcpi_rd_reg[31]_0\(29)
    );
\reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[2]_i_2_n_0\,
      I1 => \reg_out_reg[2]\,
      I2 => \reg_out_reg[15]\(1),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[2]_0\,
      O => \pcpi_rd_reg[31]_0\(2)
    );
\reg_out[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(2),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[2]\,
      O => \reg_out[2]_i_2_n_0\
    );
\reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[30]\,
      I1 => \reg_out_reg[30]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(30),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[30]\,
      O => \pcpi_rd_reg[31]_0\(30)
    );
\reg_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[31]_0\,
      I1 => \reg_out_reg[31]_1\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(31),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[31]\,
      O => \pcpi_rd_reg[31]_0\(31)
    );
\reg_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \pcpi_rd_reg_n_0_[3]\,
      I1 => \^pcpi_ready\,
      I2 => pcpi_rd(3),
      I3 => \reg_out_reg[31]\,
      I4 => \reg_out_reg[3]\,
      O => \pcpi_rd_reg[31]_0\(3)
    );
\reg_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \pcpi_rd_reg_n_0_[4]\,
      I1 => \^pcpi_ready\,
      I2 => pcpi_rd(4),
      I3 => \reg_out_reg[31]\,
      I4 => \reg_out_reg[4]\,
      O => \pcpi_rd_reg[31]_0\(4)
    );
\reg_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \pcpi_rd_reg_n_0_[5]\,
      I1 => \^pcpi_ready\,
      I2 => pcpi_rd(5),
      I3 => \reg_out_reg[31]\,
      I4 => \reg_out_reg[5]\,
      O => \pcpi_rd_reg[31]_0\(5)
    );
\reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[6]_i_2_n_0\,
      I1 => \reg_out_reg[6]\,
      I2 => \reg_out_reg[15]\(2),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[6]_0\,
      O => \pcpi_rd_reg[31]_0\(6)
    );
\reg_out[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(6),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[6]\,
      O => \reg_out[6]_i_2_n_0\
    );
\reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => \pcpi_rd_reg_n_0_[7]\,
      I1 => \^pcpi_ready\,
      I2 => pcpi_rd(7),
      I3 => \reg_out_reg[31]\,
      I4 => \reg_out_reg[7]\,
      I5 => \reg_out_reg[7]_0\,
      O => \pcpi_rd_reg[31]_0\(7)
    );
\reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEFEEE"
    )
        port map (
      I0 => \reg_out_reg[8]\,
      I1 => \reg_out_reg[8]_0\,
      I2 => \reg_out_reg[31]\,
      I3 => pcpi_rd(8),
      I4 => \^pcpi_ready\,
      I5 => \pcpi_rd_reg_n_0_[8]\,
      O => \pcpi_rd_reg[31]_0\(8)
    );
\reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDFD0000"
    )
        port map (
      I0 => \reg_out[9]_i_2_n_0\,
      I1 => \reg_out_reg[9]\,
      I2 => \reg_out_reg[15]\(3),
      I3 => \reg_out_reg[1]_0\,
      I4 => latched_store_reg(3),
      I5 => \reg_out_reg[9]_0\,
      O => \pcpi_rd_reg[31]_0\(9)
    );
\reg_out[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \cpu_state_reg[6]\,
      I1 => pcpi_rd(9),
      I2 => \^pcpi_ready\,
      I3 => \pcpi_rd_reg_n_0_[9]\,
      O => \reg_out[9]_i_2_n_0\
    );
\rs1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => mul_waiting,
      I2 => rs1(1),
      O => \rs1[0]_i_1_n_0\
    );
\rs1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => mul_waiting,
      I2 => rs1(11),
      O => \rs1[10]_i_1_n_0\
    );
\rs1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => mul_waiting,
      I2 => rs1(12),
      O => \rs1[11]_i_1_n_0\
    );
\rs1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => mul_waiting,
      I2 => rs1(13),
      O => \rs1[12]_i_1_n_0\
    );
\rs1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => mul_waiting,
      I2 => rs1(14),
      O => \rs1[13]_i_1_n_0\
    );
\rs1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => mul_waiting,
      I2 => rs1(15),
      O => \rs1[14]_i_1_n_0\
    );
\rs1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => mul_waiting,
      I2 => rs1(16),
      O => \rs1[15]_i_1_n_0\
    );
\rs1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => mul_waiting,
      I2 => rs1(17),
      O => \rs1[16]_i_1_n_0\
    );
\rs1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => mul_waiting,
      I2 => rs1(18),
      O => \rs1[17]_i_1_n_0\
    );
\rs1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => mul_waiting,
      I2 => rs1(19),
      O => \rs1[18]_i_1_n_0\
    );
\rs1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => mul_waiting,
      I2 => rs1(20),
      O => \rs1[19]_i_1_n_0\
    );
\rs1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => mul_waiting,
      I2 => rs1(2),
      O => \rs1[1]_i_1_n_0\
    );
\rs1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => mul_waiting,
      I2 => rs1(21),
      O => \rs1[20]_i_1_n_0\
    );
\rs1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => mul_waiting,
      I2 => rs1(22),
      O => \rs1[21]_i_1_n_0\
    );
\rs1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => mul_waiting,
      I2 => rs1(23),
      O => \rs1[22]_i_1_n_0\
    );
\rs1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => mul_waiting,
      I2 => rs1(24),
      O => \rs1[23]_i_1_n_0\
    );
\rs1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => mul_waiting,
      I2 => rs1(25),
      O => \rs1[24]_i_1_n_0\
    );
\rs1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => mul_waiting,
      I2 => rs1(26),
      O => \rs1[25]_i_1_n_0\
    );
\rs1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => mul_waiting,
      I2 => rs1(27),
      O => \rs1[26]_i_1_n_0\
    );
\rs1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => mul_waiting,
      I2 => rs1(28),
      O => \rs1[27]_i_1_n_0\
    );
\rs1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => mul_waiting,
      I2 => rs1(29),
      O => \rs1[28]_i_1_n_0\
    );
\rs1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => mul_waiting,
      I2 => rs1(30),
      O => \rs1[29]_i_1_n_0\
    );
\rs1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => mul_waiting,
      I2 => rs1(3),
      O => \rs1[2]_i_1_n_0\
    );
\rs1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => mul_waiting,
      I2 => rs1(31),
      O => \rs1[30]_i_1_n_0\
    );
\rs1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => mul_waiting,
      I2 => rs1(32),
      O => \rs1[31]_i_1_n_0\
    );
\rs1[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(33),
      O => \rs1[32]_i_1_n_0\
    );
\rs1[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(34),
      O => \rs1[33]_i_1_n_0\
    );
\rs1[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(35),
      O => \rs1[34]_i_1_n_0\
    );
\rs1[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(36),
      O => \rs1[35]_i_1_n_0\
    );
\rs1[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(37),
      O => \rs1[36]_i_1_n_0\
    );
\rs1[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(38),
      O => \rs1[37]_i_1_n_0\
    );
\rs1[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(39),
      O => \rs1[38]_i_1_n_0\
    );
\rs1[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(40),
      O => \rs1[39]_i_1_n_0\
    );
\rs1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => mul_waiting,
      I2 => rs1(4),
      O => \rs1[3]_i_1_n_0\
    );
\rs1[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(41),
      O => \rs1[40]_i_1_n_0\
    );
\rs1[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(42),
      O => \rs1[41]_i_1_n_0\
    );
\rs1[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(43),
      O => \rs1[42]_i_1_n_0\
    );
\rs1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(44),
      O => \rs1[43]_i_1_n_0\
    );
\rs1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(45),
      O => \rs1[44]_i_1_n_0\
    );
\rs1[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(46),
      O => \rs1[45]_i_1_n_0\
    );
\rs1[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(47),
      O => \rs1[46]_i_1_n_0\
    );
\rs1[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(48),
      O => \rs1[47]_i_1_n_0\
    );
\rs1[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(49),
      O => \rs1[48]_i_1_n_0\
    );
\rs1[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(50),
      O => \rs1[49]_i_1_n_0\
    );
\rs1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => mul_waiting,
      I2 => rs1(5),
      O => \rs1[4]_i_1_n_0\
    );
\rs1[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(51),
      O => \rs1[50]_i_1_n_0\
    );
\rs1[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(52),
      O => \rs1[51]_i_1_n_0\
    );
\rs1[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(53),
      O => \rs1[52]_i_1_n_0\
    );
\rs1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(54),
      O => \rs1[53]_i_1_n_0\
    );
\rs1[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(55),
      O => \rs1[54]_i_1_n_0\
    );
\rs1[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(56),
      O => \rs1[55]_i_1_n_0\
    );
\rs1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(57),
      O => \rs1[56]_i_1_n_0\
    );
\rs1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(58),
      O => \rs1[57]_i_1_n_0\
    );
\rs1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(59),
      O => \rs1[58]_i_1_n_0\
    );
\rs1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(60),
      O => \rs1[59]_i_1_n_0\
    );
\rs1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => mul_waiting,
      I2 => rs1(6),
      O => \rs1[5]_i_1_n_0\
    );
\rs1[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(61),
      O => \rs1[60]_i_1_n_0\
    );
\rs1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(62),
      O => \rs1[61]_i_1_n_0\
    );
\rs1[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD58880"
    )
        port map (
      I0 => mul_waiting,
      I1 => Q(31),
      I2 => instr_mulh,
      I3 => instr_mulhsu,
      I4 => rs1(63),
      O => \rs1[62]_i_1_n_0\
    );
\rs1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => instr_mulhsu,
      I1 => instr_mulh,
      I2 => Q(31),
      I3 => mul_waiting,
      O => \rs1[63]_i_1_n_0\
    );
\rs1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => mul_waiting,
      I2 => rs1(7),
      O => \rs1[6]_i_1_n_0\
    );
\rs1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => mul_waiting,
      I2 => rs1(8),
      O => \rs1[7]_i_1_n_0\
    );
\rs1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => mul_waiting,
      I2 => rs1(9),
      O => \rs1[8]_i_1_n_0\
    );
\rs1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => mul_waiting,
      I2 => rs1(10),
      O => \rs1[9]_i_1_n_0\
    );
\rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[0]_i_1_n_0\,
      Q => \rs1__0\(0),
      R => '0'
    );
\rs1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[10]_i_1_n_0\,
      Q => rs1(10),
      R => '0'
    );
\rs1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[11]_i_1_n_0\,
      Q => rs1(11),
      R => '0'
    );
\rs1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[12]_i_1_n_0\,
      Q => rs1(12),
      R => '0'
    );
\rs1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[13]_i_1_n_0\,
      Q => rs1(13),
      R => '0'
    );
\rs1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[14]_i_1_n_0\,
      Q => rs1(14),
      R => '0'
    );
\rs1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[15]_i_1_n_0\,
      Q => rs1(15),
      R => '0'
    );
\rs1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[16]_i_1_n_0\,
      Q => rs1(16),
      R => '0'
    );
\rs1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[17]_i_1_n_0\,
      Q => rs1(17),
      R => '0'
    );
\rs1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[18]_i_1_n_0\,
      Q => rs1(18),
      R => '0'
    );
\rs1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[19]_i_1_n_0\,
      Q => rs1(19),
      R => '0'
    );
\rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[1]_i_1_n_0\,
      Q => rs1(1),
      R => '0'
    );
\rs1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[20]_i_1_n_0\,
      Q => rs1(20),
      R => '0'
    );
\rs1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[21]_i_1_n_0\,
      Q => rs1(21),
      R => '0'
    );
\rs1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[22]_i_1_n_0\,
      Q => rs1(22),
      R => '0'
    );
\rs1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[23]_i_1_n_0\,
      Q => rs1(23),
      R => '0'
    );
\rs1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[24]_i_1_n_0\,
      Q => rs1(24),
      R => '0'
    );
\rs1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[25]_i_1_n_0\,
      Q => rs1(25),
      R => '0'
    );
\rs1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[26]_i_1_n_0\,
      Q => rs1(26),
      R => '0'
    );
\rs1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[27]_i_1_n_0\,
      Q => rs1(27),
      R => '0'
    );
\rs1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[28]_i_1_n_0\,
      Q => rs1(28),
      R => '0'
    );
\rs1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[29]_i_1_n_0\,
      Q => rs1(29),
      R => '0'
    );
\rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[2]_i_1_n_0\,
      Q => rs1(2),
      R => '0'
    );
\rs1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[30]_i_1_n_0\,
      Q => rs1(30),
      R => '0'
    );
\rs1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[31]_i_1_n_0\,
      Q => rs1(31),
      R => '0'
    );
\rs1_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[32]_i_1_n_0\,
      Q => rs1(32),
      S => '0'
    );
\rs1_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[33]_i_1_n_0\,
      Q => rs1(33),
      S => '0'
    );
\rs1_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[34]_i_1_n_0\,
      Q => rs1(34),
      S => '0'
    );
\rs1_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[35]_i_1_n_0\,
      Q => rs1(35),
      S => '0'
    );
\rs1_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[36]_i_1_n_0\,
      Q => rs1(36),
      S => '0'
    );
\rs1_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[37]_i_1_n_0\,
      Q => rs1(37),
      S => '0'
    );
\rs1_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[38]_i_1_n_0\,
      Q => rs1(38),
      S => '0'
    );
\rs1_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[39]_i_1_n_0\,
      Q => rs1(39),
      S => '0'
    );
\rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[3]_i_1_n_0\,
      Q => rs1(3),
      R => '0'
    );
\rs1_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[40]_i_1_n_0\,
      Q => rs1(40),
      S => '0'
    );
\rs1_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[41]_i_1_n_0\,
      Q => rs1(41),
      S => '0'
    );
\rs1_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[42]_i_1_n_0\,
      Q => rs1(42),
      S => '0'
    );
\rs1_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[43]_i_1_n_0\,
      Q => rs1(43),
      S => '0'
    );
\rs1_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[44]_i_1_n_0\,
      Q => rs1(44),
      S => '0'
    );
\rs1_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[45]_i_1_n_0\,
      Q => rs1(45),
      S => '0'
    );
\rs1_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[46]_i_1_n_0\,
      Q => rs1(46),
      S => '0'
    );
\rs1_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[47]_i_1_n_0\,
      Q => rs1(47),
      S => '0'
    );
\rs1_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[48]_i_1_n_0\,
      Q => rs1(48),
      S => '0'
    );
\rs1_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[49]_i_1_n_0\,
      Q => rs1(49),
      S => '0'
    );
\rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[4]_i_1_n_0\,
      Q => rs1(4),
      R => '0'
    );
\rs1_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[50]_i_1_n_0\,
      Q => rs1(50),
      S => '0'
    );
\rs1_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[51]_i_1_n_0\,
      Q => rs1(51),
      S => '0'
    );
\rs1_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[52]_i_1_n_0\,
      Q => rs1(52),
      S => '0'
    );
\rs1_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[53]_i_1_n_0\,
      Q => rs1(53),
      S => '0'
    );
\rs1_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[54]_i_1_n_0\,
      Q => rs1(54),
      S => '0'
    );
\rs1_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[55]_i_1_n_0\,
      Q => rs1(55),
      S => '0'
    );
\rs1_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[56]_i_1_n_0\,
      Q => rs1(56),
      S => '0'
    );
\rs1_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[57]_i_1_n_0\,
      Q => rs1(57),
      S => '0'
    );
\rs1_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[58]_i_1_n_0\,
      Q => rs1(58),
      S => '0'
    );
\rs1_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[59]_i_1_n_0\,
      Q => rs1(59),
      S => '0'
    );
\rs1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[5]_i_1_n_0\,
      Q => rs1(5),
      R => '0'
    );
\rs1_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[60]_i_1_n_0\,
      Q => rs1(60),
      S => '0'
    );
\rs1_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[61]_i_1_n_0\,
      Q => rs1(61),
      S => '0'
    );
\rs1_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[62]_i_1_n_0\,
      Q => rs1(62),
      S => '0'
    );
\rs1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[63]_i_1_n_0\,
      Q => rs1(63),
      R => '0'
    );
\rs1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[6]_i_1_n_0\,
      Q => rs1(6),
      R => '0'
    );
\rs1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[7]_i_1_n_0\,
      Q => rs1(7),
      R => '0'
    );
\rs1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[8]_i_1_n_0\,
      Q => rs1(8),
      R => '0'
    );
\rs1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs1[9]_i_1_n_0\,
      Q => rs1(9),
      R => '0'
    );
\rs2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_waiting,
      I1 => \rs2_reg[63]_0\(0),
      O => \rs2[0]_i_1_n_0\
    );
\rs2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(10),
      I1 => mul_waiting,
      I2 => rs2(9),
      O => \rs2[10]_i_1_n_0\
    );
\rs2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(11),
      I1 => mul_waiting,
      I2 => rs2(10),
      O => \rs2[11]_i_1_n_0\
    );
\rs2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(12),
      I1 => mul_waiting,
      I2 => rs2(11),
      O => \rs2[12]_i_1_n_0\
    );
\rs2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(13),
      I1 => mul_waiting,
      I2 => rs2(12),
      O => \rs2[13]_i_1_n_0\
    );
\rs2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(14),
      I1 => mul_waiting,
      I2 => rs2(13),
      O => \rs2[14]_i_1_n_0\
    );
\rs2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(15),
      I1 => mul_waiting,
      I2 => rs2(14),
      O => \rs2[15]_i_1_n_0\
    );
\rs2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(16),
      I1 => mul_waiting,
      I2 => rs2(15),
      O => \rs2[16]_i_1_n_0\
    );
\rs2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(17),
      I1 => mul_waiting,
      I2 => rs2(16),
      O => \rs2[17]_i_1_n_0\
    );
\rs2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(18),
      I1 => mul_waiting,
      I2 => rs2(17),
      O => \rs2[18]_i_1_n_0\
    );
\rs2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(19),
      I1 => mul_waiting,
      I2 => rs2(18),
      O => \rs2[19]_i_1_n_0\
    );
\rs2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(1),
      I1 => mul_waiting,
      I2 => rs2(0),
      O => \rs2[1]_i_1_n_0\
    );
\rs2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(20),
      I1 => mul_waiting,
      I2 => rs2(19),
      O => \rs2[20]_i_1_n_0\
    );
\rs2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(21),
      I1 => mul_waiting,
      I2 => rs2(20),
      O => \rs2[21]_i_1_n_0\
    );
\rs2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(22),
      I1 => mul_waiting,
      I2 => rs2(21),
      O => \rs2[22]_i_1_n_0\
    );
\rs2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(23),
      I1 => mul_waiting,
      I2 => rs2(22),
      O => \rs2[23]_i_1_n_0\
    );
\rs2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(24),
      I1 => mul_waiting,
      I2 => rs2(23),
      O => \rs2[24]_i_1_n_0\
    );
\rs2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(25),
      I1 => mul_waiting,
      I2 => rs2(24),
      O => \rs2[25]_i_1_n_0\
    );
\rs2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(26),
      I1 => mul_waiting,
      I2 => rs2(25),
      O => \rs2[26]_i_1_n_0\
    );
\rs2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(27),
      I1 => mul_waiting,
      I2 => rs2(26),
      O => \rs2[27]_i_1_n_0\
    );
\rs2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(28),
      I1 => mul_waiting,
      I2 => rs2(27),
      O => \rs2[28]_i_1_n_0\
    );
\rs2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(29),
      I1 => mul_waiting,
      I2 => rs2(28),
      O => \rs2[29]_i_1_n_0\
    );
\rs2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(2),
      I1 => mul_waiting,
      I2 => rs2(1),
      O => \rs2[2]_i_1_n_0\
    );
\rs2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(30),
      I1 => mul_waiting,
      I2 => rs2(29),
      O => \rs2[30]_i_1_n_0\
    );
\rs2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(31),
      I1 => mul_waiting,
      I2 => rs2(30),
      O => \rs2[31]_i_1_n_0\
    );
\rs2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(31),
      O => \rs2[32]_i_1_n_0\
    );
\rs2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(32),
      O => \rs2[33]_i_1_n_0\
    );
\rs2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(33),
      O => \rs2[34]_i_1_n_0\
    );
\rs2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(34),
      O => \rs2[35]_i_1_n_0\
    );
\rs2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(35),
      O => \rs2[36]_i_1_n_0\
    );
\rs2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(36),
      O => \rs2[37]_i_1_n_0\
    );
\rs2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(37),
      O => \rs2[38]_i_1_n_0\
    );
\rs2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(38),
      O => \rs2[39]_i_1_n_0\
    );
\rs2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(3),
      I1 => mul_waiting,
      I2 => rs2(2),
      O => \rs2[3]_i_1_n_0\
    );
\rs2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(39),
      O => \rs2[40]_i_1_n_0\
    );
\rs2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(40),
      O => \rs2[41]_i_1_n_0\
    );
\rs2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(41),
      O => \rs2[42]_i_1_n_0\
    );
\rs2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(42),
      O => \rs2[43]_i_1_n_0\
    );
\rs2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(43),
      O => \rs2[44]_i_1_n_0\
    );
\rs2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(44),
      O => \rs2[45]_i_1_n_0\
    );
\rs2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(45),
      O => \rs2[46]_i_1_n_0\
    );
\rs2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(46),
      O => \rs2[47]_i_1_n_0\
    );
\rs2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(47),
      O => \rs2[48]_i_1_n_0\
    );
\rs2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(48),
      O => \rs2[49]_i_1_n_0\
    );
\rs2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(4),
      I1 => mul_waiting,
      I2 => rs2(3),
      O => \rs2[4]_i_1_n_0\
    );
\rs2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(49),
      O => \rs2[50]_i_1_n_0\
    );
\rs2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(50),
      O => \rs2[51]_i_1_n_0\
    );
\rs2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(51),
      O => \rs2[52]_i_1_n_0\
    );
\rs2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(52),
      O => \rs2[53]_i_1_n_0\
    );
\rs2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(53),
      O => \rs2[54]_i_1_n_0\
    );
\rs2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(54),
      O => \rs2[55]_i_1_n_0\
    );
\rs2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(55),
      O => \rs2[56]_i_1_n_0\
    );
\rs2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(56),
      O => \rs2[57]_i_1_n_0\
    );
\rs2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(57),
      O => \rs2[58]_i_1_n_0\
    );
\rs2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(58),
      O => \rs2[59]_i_1_n_0\
    );
\rs2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(5),
      I1 => mul_waiting,
      I2 => rs2(4),
      O => \rs2[5]_i_1_n_0\
    );
\rs2[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(59),
      O => \rs2[60]_i_1_n_0\
    );
\rs2[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(60),
      O => \rs2[61]_i_1_n_0\
    );
\rs2[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(61),
      O => \rs2[62]_i_1_n_0\
    );
\rs2[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => instr_mulh,
      I1 => \rs2_reg[63]_0\(31),
      I2 => mul_waiting,
      I3 => rs2(62),
      O => \rs2[63]_i_1_n_0\
    );
\rs2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(6),
      I1 => mul_waiting,
      I2 => rs2(5),
      O => \rs2[6]_i_1_n_0\
    );
\rs2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(7),
      I1 => mul_waiting,
      I2 => rs2(6),
      O => \rs2[7]_i_1_n_0\
    );
\rs2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(8),
      I1 => mul_waiting,
      I2 => rs2(7),
      O => \rs2[8]_i_1_n_0\
    );
\rs2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rs2_reg[63]_0\(9),
      I1 => mul_waiting,
      I2 => rs2(8),
      O => \rs2[9]_i_1_n_0\
    );
\rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[0]_i_1_n_0\,
      Q => rs2(0),
      R => '0'
    );
\rs2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[10]_i_1_n_0\,
      Q => rs2(10),
      R => '0'
    );
\rs2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[11]_i_1_n_0\,
      Q => rs2(11),
      R => '0'
    );
\rs2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[12]_i_1_n_0\,
      Q => rs2(12),
      R => '0'
    );
\rs2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[13]_i_1_n_0\,
      Q => rs2(13),
      R => '0'
    );
\rs2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[14]_i_1_n_0\,
      Q => rs2(14),
      R => '0'
    );
\rs2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[15]_i_1_n_0\,
      Q => rs2(15),
      R => '0'
    );
\rs2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[16]_i_1_n_0\,
      Q => rs2(16),
      R => '0'
    );
\rs2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[17]_i_1_n_0\,
      Q => rs2(17),
      R => '0'
    );
\rs2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[18]_i_1_n_0\,
      Q => rs2(18),
      R => '0'
    );
\rs2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[19]_i_1_n_0\,
      Q => rs2(19),
      R => '0'
    );
\rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[1]_i_1_n_0\,
      Q => rs2(1),
      R => '0'
    );
\rs2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[20]_i_1_n_0\,
      Q => rs2(20),
      R => '0'
    );
\rs2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[21]_i_1_n_0\,
      Q => rs2(21),
      R => '0'
    );
\rs2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[22]_i_1_n_0\,
      Q => rs2(22),
      R => '0'
    );
\rs2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[23]_i_1_n_0\,
      Q => rs2(23),
      R => '0'
    );
\rs2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[24]_i_1_n_0\,
      Q => rs2(24),
      R => '0'
    );
\rs2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[25]_i_1_n_0\,
      Q => rs2(25),
      R => '0'
    );
\rs2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[26]_i_1_n_0\,
      Q => rs2(26),
      R => '0'
    );
\rs2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[27]_i_1_n_0\,
      Q => rs2(27),
      R => '0'
    );
\rs2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[28]_i_1_n_0\,
      Q => rs2(28),
      R => '0'
    );
\rs2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[29]_i_1_n_0\,
      Q => rs2(29),
      R => '0'
    );
\rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[2]_i_1_n_0\,
      Q => rs2(2),
      R => '0'
    );
\rs2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[30]_i_1_n_0\,
      Q => rs2(30),
      R => '0'
    );
\rs2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[31]_i_1_n_0\,
      Q => rs2(31),
      R => '0'
    );
\rs2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[32]_i_1_n_0\,
      Q => rs2(32),
      R => '0'
    );
\rs2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[33]_i_1_n_0\,
      Q => rs2(33),
      R => '0'
    );
\rs2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[34]_i_1_n_0\,
      Q => rs2(34),
      R => '0'
    );
\rs2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[35]_i_1_n_0\,
      Q => rs2(35),
      R => '0'
    );
\rs2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[36]_i_1_n_0\,
      Q => rs2(36),
      R => '0'
    );
\rs2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[37]_i_1_n_0\,
      Q => rs2(37),
      R => '0'
    );
\rs2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[38]_i_1_n_0\,
      Q => rs2(38),
      R => '0'
    );
\rs2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[39]_i_1_n_0\,
      Q => rs2(39),
      R => '0'
    );
\rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[3]_i_1_n_0\,
      Q => rs2(3),
      R => '0'
    );
\rs2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[40]_i_1_n_0\,
      Q => rs2(40),
      R => '0'
    );
\rs2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[41]_i_1_n_0\,
      Q => rs2(41),
      R => '0'
    );
\rs2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[42]_i_1_n_0\,
      Q => rs2(42),
      R => '0'
    );
\rs2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[43]_i_1_n_0\,
      Q => rs2(43),
      R => '0'
    );
\rs2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[44]_i_1_n_0\,
      Q => rs2(44),
      R => '0'
    );
\rs2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[45]_i_1_n_0\,
      Q => rs2(45),
      R => '0'
    );
\rs2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[46]_i_1_n_0\,
      Q => rs2(46),
      R => '0'
    );
\rs2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[47]_i_1_n_0\,
      Q => rs2(47),
      R => '0'
    );
\rs2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[48]_i_1_n_0\,
      Q => rs2(48),
      R => '0'
    );
\rs2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[49]_i_1_n_0\,
      Q => rs2(49),
      R => '0'
    );
\rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[4]_i_1_n_0\,
      Q => rs2(4),
      R => '0'
    );
\rs2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[50]_i_1_n_0\,
      Q => rs2(50),
      R => '0'
    );
\rs2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[51]_i_1_n_0\,
      Q => rs2(51),
      R => '0'
    );
\rs2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[52]_i_1_n_0\,
      Q => rs2(52),
      R => '0'
    );
\rs2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[53]_i_1_n_0\,
      Q => rs2(53),
      R => '0'
    );
\rs2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[54]_i_1_n_0\,
      Q => rs2(54),
      R => '0'
    );
\rs2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[55]_i_1_n_0\,
      Q => rs2(55),
      R => '0'
    );
\rs2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[56]_i_1_n_0\,
      Q => rs2(56),
      R => '0'
    );
\rs2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[57]_i_1_n_0\,
      Q => rs2(57),
      R => '0'
    );
\rs2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[58]_i_1_n_0\,
      Q => rs2(58),
      R => '0'
    );
\rs2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[59]_i_1_n_0\,
      Q => rs2(59),
      R => '0'
    );
\rs2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[5]_i_1_n_0\,
      Q => rs2(5),
      R => '0'
    );
\rs2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[60]_i_1_n_0\,
      Q => rs2(60),
      R => '0'
    );
\rs2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[61]_i_1_n_0\,
      Q => rs2(61),
      R => '0'
    );
\rs2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[62]_i_1_n_0\,
      Q => rs2(62),
      R => '0'
    );
\rs2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[63]_i_1_n_0\,
      Q => rs2(63),
      R => '0'
    );
\rs2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[6]_i_1_n_0\,
      Q => rs2(6),
      R => '0'
    );
\rs2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[7]_i_1_n_0\,
      Q => rs2(7),
      R => '0'
    );
\rs2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[8]_i_1_n_0\,
      Q => rs2(8),
      R => '0'
    );
\rs2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => resetn,
      D => \rs2[9]_i_1_n_0\,
      Q => rs2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32 is
  port (
    instr_lui0 : out STD_LOGIC;
    instr_retirq : out STD_LOGIC;
    instr_sub : out STD_LOGIC;
    instr_add : out STD_LOGIC;
    instr_addi : out STD_LOGIC;
    instr_lh : out STD_LOGIC;
    instr_lb : out STD_LOGIC;
    decoder_trigger_reg_0 : out STD_LOGIC;
    is_lbu_lhu_lw : out STD_LOGIC;
    compressed_instr : out STD_LOGIC;
    instr_ecall_ebreak : out STD_LOGIC;
    pcpi_timeout : out STD_LOGIC;
    decoder_pseudo_trigger_reg_0 : out STD_LOGIC;
    clear_prefetched_high_word : out STD_LOGIC;
    trap_reg_0 : out STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu : out STD_LOGIC;
    latched_branch_reg_0 : out STD_LOGIC;
    latched_stalu_reg_0 : out STD_LOGIC;
    latched_is_lb_reg_0 : out STD_LOGIC;
    latched_is_lh_reg_0 : out STD_LOGIC;
    latched_is_lu_reg_0 : out STD_LOGIC;
    latched_store_reg_0 : out STD_LOGIC;
    latched_compr_reg_0 : out STD_LOGIC;
    mem_do_wdata : out STD_LOGIC;
    mem_do_rdata : out STD_LOGIC;
    irq_active_reg_0 : out STD_LOGIC;
    pcpi_valid_reg_0 : out STD_LOGIC;
    mem_valid : out STD_LOGIC;
    mem_do_prefetch_reg_0 : out STD_LOGIC;
    irq_delay_reg_0 : out STD_LOGIC;
    prefetched_high_word_reg_0 : out STD_LOGIC;
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetn_0 : out STD_LOGIC;
    \mem_state_reg[1]_0\ : out STD_LOGIC;
    \mem_16bit_buffer_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_axi_rready : out STD_LOGIC;
    \mem_wstrb_reg[2]_0\ : out STD_LOGIC;
    \mem_wstrb_reg[3]_0\ : out STD_LOGIC;
    \mem_wstrb_reg[0]_0\ : out STD_LOGIC;
    \mem_wstrb_reg[1]_0\ : out STD_LOGIC;
    decoder_trigger_reg_1 : out STD_LOGIC;
    mem_do_rinst_reg_0 : out STD_LOGIC;
    mem_la_secondword_reg_0 : out STD_LOGIC;
    \cpu_state_reg[5]_0\ : out STD_LOGIC;
    irq_delay : out STD_LOGIC;
    \irq_state_reg[0]_0\ : out STD_LOGIC;
    xfer_done0 : out STD_LOGIC;
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_bready : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    resetn_1 : out STD_LOGIC;
    \mem_state_reg[1]_1\ : out STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pcpi_ready : out STD_LOGIC;
    pcpi_div_ready : out STD_LOGIC;
    \mem_16bit_buffer_reg[5]_0\ : out STD_LOGIC;
    \mem_16bit_buffer_reg[3]_0\ : out STD_LOGIC;
    latched_is_lu : out STD_LOGIC;
    \mem_16bit_buffer_reg[1]_0\ : out STD_LOGIC;
    \cpu_state_reg[6]_0\ : out STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu_reg_0 : out STD_LOGIC;
    \cpu_state_reg[5]_1\ : out STD_LOGIC;
    \cpu_state_reg[2]_0\ : out STD_LOGIC;
    \cpu_state_reg[3]_0\ : out STD_LOGIC;
    instr_jalr_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu_reg_1 : in STD_LOGIC;
    latched_branch_reg_1 : in STD_LOGIC;
    latched_stalu_reg_1 : in STD_LOGIC;
    latched_is_lb_reg_1 : in STD_LOGIC;
    latched_is_lh_reg_1 : in STD_LOGIC;
    latched_is_lu_reg_1 : in STD_LOGIC;
    is_lui_auipc_jal_jalr_addi_add_sub_reg_0 : in STD_LOGIC;
    latched_store_reg_1 : in STD_LOGIC;
    latched_compr_reg_1 : in STD_LOGIC;
    mem_do_wdata_reg_0 : in STD_LOGIC;
    mem_do_rdata_reg_0 : in STD_LOGIC;
    irq_active_reg_1 : in STD_LOGIC;
    pcpi_valid_reg_1 : in STD_LOGIC;
    irq_delay_reg_1 : in STD_LOGIC;
    prefetched_high_word_reg_1 : in STD_LOGIC;
    mem_instr_reg_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_bvalid : in STD_LOGIC;
    ack_awvalid : in STD_LOGIC;
    mem_axi_wvalid_0 : in STD_LOGIC;
    mem_axi_arvalid_0 : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32 : entity is "picorv32";
end icyradio_picorv32_0_0_picorv32;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal alu_eq : STD_LOGIC;
  signal alu_lts : STD_LOGIC;
  signal alu_ltu : STD_LOGIC;
  signal alu_out_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \alu_out_q[0]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_12_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_13_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_16_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_18_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_19_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_20_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_22_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_23_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_24_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_25_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_26_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_27_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_28_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_29_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_31_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_32_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_33_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_34_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_35_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_36_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_37_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_38_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_40_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_41_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_42_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_43_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_45_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_46_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_47_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_48_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_49_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_50_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_51_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_52_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_54_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_55_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_56_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_57_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_58_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_59_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_60_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_61_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_62_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_63_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_64_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_65_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_67_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_68_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_69_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_70_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_71_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_72_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_73_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_74_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_75_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_76_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_77_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_78_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_79_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_80_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_81_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_82_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_83_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_84_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_85_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_86_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_87_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_88_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_89_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_90_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_30_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_30_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_30_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_53_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_53_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_53_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_66_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_66_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_66_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^clear_prefetched_high_word\ : STD_LOGIC;
  signal clear_prefetched_high_word_q : STD_LOGIC;
  signal \^compressed_instr\ : STD_LOGIC;
  signal compressed_instr_i_1_n_0 : STD_LOGIC;
  signal \count_cycle[0]_i_2_n_0\ : STD_LOGIC;
  signal count_cycle_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \count_cycle_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr[0]_i_3_n_0\ : STD_LOGIC;
  signal count_instr_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \count_instr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cpu_state0_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \cpu_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_10_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_11_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_12_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_13_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_14_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_16_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_17_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_18_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_19_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_9_n_0\ : STD_LOGIC;
  signal \^cpu_state_reg[5]_0\ : STD_LOGIC;
  signal \^cpu_state_reg[6]_0\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[7]\ : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_11_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_14_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_15_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_16_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_8_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_9_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_10_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_8_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_9_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_9_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_10_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_9_n_0 : STD_LOGIC;
  signal current_pc : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal decoded_imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \decoded_imm[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[10]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[10]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[12]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[19]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[20]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[21]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[22]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[23]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[24]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[25]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[26]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[27]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[28]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[29]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[30]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[6]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[7]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[8]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[9]_i_1_n_0\ : STD_LOGIC;
  signal decoded_imm_uj : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \decoded_imm_uj[10]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[11]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[12]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[12]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[16]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[20]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[6]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[7]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[8]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[9]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[5]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[5]\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[4]\ : STD_LOGIC;
  signal decoder_pseudo_trigger : STD_LOGIC;
  signal decoder_pseudo_trigger_i_2_n_0 : STD_LOGIC;
  signal \^decoder_pseudo_trigger_reg_0\ : STD_LOGIC;
  signal decoder_trigger_i_1_n_0 : STD_LOGIC;
  signal decoder_trigger_i_2_n_0 : STD_LOGIC;
  signal decoder_trigger_i_3_n_0 : STD_LOGIC;
  signal \^decoder_trigger_reg_0\ : STD_LOGIC;
  signal \^decoder_trigger_reg_1\ : STD_LOGIC;
  signal do_waitirq : STD_LOGIC;
  signal do_waitirq_i_10_n_0 : STD_LOGIC;
  signal do_waitirq_i_2_n_0 : STD_LOGIC;
  signal do_waitirq_i_3_n_0 : STD_LOGIC;
  signal do_waitirq_i_4_n_0 : STD_LOGIC;
  signal do_waitirq_i_5_n_0 : STD_LOGIC;
  signal do_waitirq_i_6_n_0 : STD_LOGIC;
  signal do_waitirq_i_7_n_0 : STD_LOGIC;
  signal do_waitirq_i_8_n_0 : STD_LOGIC;
  signal do_waitirq_i_9_n_0 : STD_LOGIC;
  signal do_waitirq_reg_n_0 : STD_LOGIC;
  signal \eoi[0]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[10]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[11]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[12]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[13]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[14]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[15]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[16]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[17]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[18]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[19]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[1]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[20]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[21]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[22]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[23]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[24]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[25]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[26]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[27]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[28]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[29]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[2]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[30]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_2_n_0\ : STD_LOGIC;
  signal \eoi[3]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[4]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[5]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[6]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[7]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[8]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[9]_i_1_n_0\ : STD_LOGIC;
  signal \^instr_add\ : STD_LOGIC;
  signal instr_add0 : STD_LOGIC;
  signal \^instr_addi\ : STD_LOGIC;
  signal instr_addi0 : STD_LOGIC;
  signal instr_and : STD_LOGIC;
  signal instr_and0 : STD_LOGIC;
  signal instr_and_i_2_n_0 : STD_LOGIC;
  signal instr_andi : STD_LOGIC;
  signal instr_andi_i_1_n_0 : STD_LOGIC;
  signal instr_auipc : STD_LOGIC;
  signal instr_auipc_i_1_n_0 : STD_LOGIC;
  signal instr_beq : STD_LOGIC;
  signal instr_beq0 : STD_LOGIC;
  signal instr_bge : STD_LOGIC;
  signal instr_bge_i_1_n_0 : STD_LOGIC;
  signal instr_bgeu : STD_LOGIC;
  signal instr_bgeu_i_1_n_0 : STD_LOGIC;
  signal instr_blt : STD_LOGIC;
  signal instr_blt_i_1_n_0 : STD_LOGIC;
  signal instr_bltu : STD_LOGIC;
  signal instr_bltu0 : STD_LOGIC;
  signal instr_bne : STD_LOGIC;
  signal instr_bne_i_1_n_0 : STD_LOGIC;
  signal \^instr_ecall_ebreak\ : STD_LOGIC;
  signal instr_ecall_ebreak0 : STD_LOGIC;
  signal instr_ecall_ebreak_i_2_n_0 : STD_LOGIC;
  signal instr_ecall_ebreak_i_3_n_0 : STD_LOGIC;
  signal instr_ecall_ebreak_i_4_n_0 : STD_LOGIC;
  signal instr_ecall_ebreak_i_5_n_0 : STD_LOGIC;
  signal instr_getq : STD_LOGIC;
  signal instr_getq0 : STD_LOGIC;
  signal instr_jal : STD_LOGIC;
  signal instr_jal_i_10_n_0 : STD_LOGIC;
  signal instr_jal_i_1_n_0 : STD_LOGIC;
  signal instr_jal_i_2_n_0 : STD_LOGIC;
  signal instr_jal_i_3_n_0 : STD_LOGIC;
  signal instr_jal_i_4_n_0 : STD_LOGIC;
  signal instr_jal_i_5_n_0 : STD_LOGIC;
  signal instr_jal_i_6_n_0 : STD_LOGIC;
  signal instr_jal_i_7_n_0 : STD_LOGIC;
  signal instr_jal_i_8_n_0 : STD_LOGIC;
  signal instr_jal_i_9_n_0 : STD_LOGIC;
  signal instr_jalr : STD_LOGIC;
  signal instr_jalr_i_1_n_0 : STD_LOGIC;
  signal instr_jalr_i_2_n_0 : STD_LOGIC;
  signal instr_jalr_i_3_n_0 : STD_LOGIC;
  signal instr_jalr_i_4_n_0 : STD_LOGIC;
  signal \^instr_jalr_reg_0\ : STD_LOGIC;
  signal \^instr_lb\ : STD_LOGIC;
  signal instr_lb0 : STD_LOGIC;
  signal instr_lbu : STD_LOGIC;
  signal instr_lbu_i_1_n_0 : STD_LOGIC;
  signal \^instr_lh\ : STD_LOGIC;
  signal instr_lh_i_1_n_0 : STD_LOGIC;
  signal instr_lhu : STD_LOGIC;
  signal instr_lhu_i_1_n_0 : STD_LOGIC;
  signal instr_lui : STD_LOGIC;
  signal \^instr_lui0\ : STD_LOGIC;
  signal instr_lui_i_1_n_0 : STD_LOGIC;
  signal instr_lui_i_2_n_0 : STD_LOGIC;
  signal instr_lui_i_3_n_0 : STD_LOGIC;
  signal instr_lui_i_4_n_0 : STD_LOGIC;
  signal instr_lw : STD_LOGIC;
  signal instr_lw0 : STD_LOGIC;
  signal instr_maskirq : STD_LOGIC;
  signal instr_maskirq0 : STD_LOGIC;
  signal instr_or : STD_LOGIC;
  signal instr_or0 : STD_LOGIC;
  signal instr_ori : STD_LOGIC;
  signal instr_ori0 : STD_LOGIC;
  signal instr_rdcycle : STD_LOGIC;
  signal instr_rdcycle0 : STD_LOGIC;
  signal instr_rdcycle_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycleh : STD_LOGIC;
  signal instr_rdcycleh0 : STD_LOGIC;
  signal instr_rdcycleh_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_5_n_0 : STD_LOGIC;
  signal instr_rdinstr : STD_LOGIC;
  signal instr_rdinstr0 : STD_LOGIC;
  signal instr_rdinstr_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstr_i_3_n_0 : STD_LOGIC;
  signal instr_rdinstr_i_4_n_0 : STD_LOGIC;
  signal instr_rdinstrh : STD_LOGIC;
  signal instr_rdinstrh0 : STD_LOGIC;
  signal instr_rdinstrh_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_3_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_4_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_5_n_0 : STD_LOGIC;
  signal \^instr_retirq\ : STD_LOGIC;
  signal instr_retirq0 : STD_LOGIC;
  signal instr_retirq_i_2_n_0 : STD_LOGIC;
  signal instr_retirq_i_3_n_0 : STD_LOGIC;
  signal instr_retirq_i_4_n_0 : STD_LOGIC;
  signal instr_retirq_i_5_n_0 : STD_LOGIC;
  signal instr_retirq_i_6_n_0 : STD_LOGIC;
  signal instr_retirq_i_7_n_0 : STD_LOGIC;
  signal instr_sb : STD_LOGIC;
  signal instr_sb0 : STD_LOGIC;
  signal instr_setq : STD_LOGIC;
  signal instr_setq0 : STD_LOGIC;
  signal instr_setq_i_2_n_0 : STD_LOGIC;
  signal instr_sh : STD_LOGIC;
  signal instr_sh_i_1_n_0 : STD_LOGIC;
  signal instr_sll : STD_LOGIC;
  signal instr_sll_i_1_n_0 : STD_LOGIC;
  signal instr_slli : STD_LOGIC;
  signal instr_slli0 : STD_LOGIC;
  signal instr_slt : STD_LOGIC;
  signal instr_slt0 : STD_LOGIC;
  signal instr_slti : STD_LOGIC;
  signal instr_slti0 : STD_LOGIC;
  signal instr_sltiu : STD_LOGIC;
  signal instr_sltiu_i_1_n_0 : STD_LOGIC;
  signal instr_sltu : STD_LOGIC;
  signal instr_sltu0 : STD_LOGIC;
  signal instr_sra : STD_LOGIC;
  signal instr_sra_i_1_n_0 : STD_LOGIC;
  signal instr_sra_i_2_n_0 : STD_LOGIC;
  signal instr_srai : STD_LOGIC;
  signal instr_srai0 : STD_LOGIC;
  signal instr_srl : STD_LOGIC;
  signal instr_srl_i_1_n_0 : STD_LOGIC;
  signal instr_srli : STD_LOGIC;
  signal instr_srli0 : STD_LOGIC;
  signal instr_srli_i_2_n_0 : STD_LOGIC;
  signal \^instr_sub\ : STD_LOGIC;
  signal instr_sub0 : STD_LOGIC;
  signal instr_sub_i_2_n_0 : STD_LOGIC;
  signal instr_sw : STD_LOGIC;
  signal instr_sw0 : STD_LOGIC;
  signal instr_timer : STD_LOGIC;
  signal instr_timer0 : STD_LOGIC;
  signal instr_timer_i_2_n_0 : STD_LOGIC;
  signal instr_timer_i_3_n_0 : STD_LOGIC;
  signal instr_timer_i_4_n_0 : STD_LOGIC;
  signal instr_waitirq : STD_LOGIC;
  signal instr_waitirq0 : STD_LOGIC;
  signal instr_xor : STD_LOGIC;
  signal instr_xor0 : STD_LOGIC;
  signal instr_xori : STD_LOGIC;
  signal instr_xori_i_1_n_0 : STD_LOGIC;
  signal \^irq_active_reg_0\ : STD_LOGIC;
  signal \^irq_delay\ : STD_LOGIC;
  signal \^irq_delay_reg_0\ : STD_LOGIC;
  signal irq_mask : STD_LOGIC;
  signal \irq_mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[24]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[25]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[26]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[27]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[28]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[29]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[30]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[31]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[9]\ : STD_LOGIC;
  signal irq_pending : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \irq_pending[0]_i_10_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_5_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_6_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_7_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_8_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_9_n_0\ : STD_LOGIC;
  signal \irq_pending[10]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[11]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[12]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[13]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[14]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[15]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[16]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[17]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[18]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[19]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[20]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[21]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[22]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[23]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[24]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[25]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[26]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[27]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[28]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[29]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[2]_i_5_n_0\ : STD_LOGIC;
  signal \irq_pending[30]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[3]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[4]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[5]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[6]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[7]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[8]_i_1_n_0\ : STD_LOGIC;
  signal \irq_pending[9]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^irq_state_reg[0]_0\ : STD_LOGIC;
  signal \irq_state_reg_n_0_[1]\ : STD_LOGIC;
  signal is_alu_reg_imm : STD_LOGIC;
  signal is_alu_reg_imm_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_4_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_5_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_6_n_0 : STD_LOGIC;
  signal is_alu_reg_reg : STD_LOGIC;
  signal is_alu_reg_reg_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_4_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_5_n_0 : STD_LOGIC;
  signal \^is_beq_bne_blt_bge_bltu_bgeu\ : STD_LOGIC;
  signal is_compare : STD_LOGIC;
  signal is_compare_i_1_n_0 : STD_LOGIC;
  signal is_compare_i_2_n_0 : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_1_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_3_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_4_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_5_n_0 : STD_LOGIC;
  signal is_lbu_lhu_lw_i_1_n_0 : STD_LOGIC;
  signal is_lui_auipc_jal : STD_LOGIC;
  signal is_lui_auipc_jal_i_1_n_0 : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub0 : STD_LOGIC;
  signal is_sb_sh_sw : STD_LOGIC;
  signal is_sb_sh_sw_i_10_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_11_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_12_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_13_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_2_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_4_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_5_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_6_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_7_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_8_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_9_n_0 : STD_LOGIC;
  signal is_sll_srl_sra : STD_LOGIC;
  signal is_sll_srl_sra0 : STD_LOGIC;
  signal is_sll_srl_sra_i_3_n_0 : STD_LOGIC;
  signal is_sll_srl_sra_i_4_n_0 : STD_LOGIC;
  signal is_slli_srli_srai : STD_LOGIC;
  signal is_slli_srli_srai0 : STD_LOGIC;
  signal is_slti_blt_slt : STD_LOGIC;
  signal is_slti_blt_slt_i_1_n_0 : STD_LOGIC;
  signal is_sltiu_bltu_sltu : STD_LOGIC;
  signal is_sltiu_bltu_sltu_i_1_n_0 : STD_LOGIC;
  signal last_mem_valid : STD_LOGIC;
  signal last_mem_valid0 : STD_LOGIC;
  signal latched_branch_i_3_n_0 : STD_LOGIC;
  signal \^latched_branch_reg_0\ : STD_LOGIC;
  signal \^latched_compr_reg_0\ : STD_LOGIC;
  signal \^latched_is_lb_reg_0\ : STD_LOGIC;
  signal \^latched_is_lh_reg_0\ : STD_LOGIC;
  signal \^latched_is_lu_reg_0\ : STD_LOGIC;
  signal latched_rd : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \latched_rd[4]_i_10_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_11_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_12_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_13_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_14_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_15_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_16_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_17_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_18_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_19_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_20_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_21_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_7_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_8_n_0\ : STD_LOGIC;
  signal \latched_rd[4]_i_9_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^latched_stalu_reg_0\ : STD_LOGIC;
  signal \^latched_store_reg_0\ : STD_LOGIC;
  signal mem_16bit_buffer : STD_LOGIC;
  signal \mem_16bit_buffer[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_16bit_buffer[15]_i_3_n_0\ : STD_LOGIC;
  signal \mem_16bit_buffer[15]_i_4_n_0\ : STD_LOGIC;
  signal \^mem_16bit_buffer_reg[3]_0\ : STD_LOGIC;
  signal \^mem_16bit_buffer_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_16bit_buffer_reg[5]_0\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal mem_do_prefetch_i_1_n_0 : STD_LOGIC;
  signal mem_do_prefetch_i_2_n_0 : STD_LOGIC;
  signal \^mem_do_prefetch_reg_0\ : STD_LOGIC;
  signal \^mem_do_rdata\ : STD_LOGIC;
  signal mem_do_rinst_i_5_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_6_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_7_n_0 : STD_LOGIC;
  signal \^mem_do_rinst_reg_0\ : STD_LOGIC;
  signal mem_do_rinst_reg_n_0 : STD_LOGIC;
  signal \^mem_do_wdata\ : STD_LOGIC;
  signal mem_la_addr0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal mem_la_firstword_reg : STD_LOGIC;
  signal mem_la_firstword_reg_reg_n_0 : STD_LOGIC;
  signal mem_la_secondword : STD_LOGIC;
  signal mem_la_secondword_i_1_n_0 : STD_LOGIC;
  signal mem_la_secondword_i_2_n_0 : STD_LOGIC;
  signal \mem_rdata_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_24_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_25_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_24_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_25_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_26_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_27_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_28_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_29_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_24_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[20]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[21]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[22]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[23]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \^mem_state_reg[1]_0\ : STD_LOGIC;
  signal \^mem_state_reg[1]_1\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mem_valid\ : STD_LOGIC;
  signal mem_valid12_out : STD_LOGIC;
  signal mem_valid_i_1_n_0 : STD_LOGIC;
  signal mem_valid_i_2_n_0 : STD_LOGIC;
  signal mem_valid_i_3_n_0 : STD_LOGIC;
  signal mem_valid_i_4_n_0 : STD_LOGIC;
  signal mem_valid_i_6_n_0 : STD_LOGIC;
  signal \mem_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal mem_wordsize : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wordsize[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_wstrb[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_5_n_0\ : STD_LOGIC;
  signal \^mem_wstrb_reg[0]_0\ : STD_LOGIC;
  signal \^mem_wstrb_reg[1]_0\ : STD_LOGIC;
  signal \^mem_wstrb_reg[2]_0\ : STD_LOGIC;
  signal \^mem_wstrb_reg[3]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_3_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_89_in : STD_LOGIC;
  signal pcpi_div_n_0 : STD_LOGIC;
  signal pcpi_div_n_1 : STD_LOGIC;
  signal pcpi_div_n_10 : STD_LOGIC;
  signal pcpi_div_n_11 : STD_LOGIC;
  signal pcpi_div_n_12 : STD_LOGIC;
  signal pcpi_div_n_13 : STD_LOGIC;
  signal pcpi_div_n_14 : STD_LOGIC;
  signal pcpi_div_n_15 : STD_LOGIC;
  signal pcpi_div_n_16 : STD_LOGIC;
  signal pcpi_div_n_17 : STD_LOGIC;
  signal pcpi_div_n_18 : STD_LOGIC;
  signal pcpi_div_n_19 : STD_LOGIC;
  signal pcpi_div_n_20 : STD_LOGIC;
  signal pcpi_div_n_21 : STD_LOGIC;
  signal pcpi_div_n_22 : STD_LOGIC;
  signal pcpi_div_n_23 : STD_LOGIC;
  signal pcpi_div_n_24 : STD_LOGIC;
  signal pcpi_div_n_25 : STD_LOGIC;
  signal pcpi_div_n_26 : STD_LOGIC;
  signal pcpi_div_n_27 : STD_LOGIC;
  signal pcpi_div_n_28 : STD_LOGIC;
  signal pcpi_div_n_29 : STD_LOGIC;
  signal pcpi_div_n_30 : STD_LOGIC;
  signal pcpi_div_n_31 : STD_LOGIC;
  signal pcpi_div_n_32 : STD_LOGIC;
  signal pcpi_div_n_33 : STD_LOGIC;
  signal pcpi_div_n_34 : STD_LOGIC;
  signal pcpi_div_n_35 : STD_LOGIC;
  signal pcpi_div_n_36 : STD_LOGIC;
  signal pcpi_div_n_4 : STD_LOGIC;
  signal pcpi_div_n_5 : STD_LOGIC;
  signal pcpi_div_n_6 : STD_LOGIC;
  signal pcpi_div_n_7 : STD_LOGIC;
  signal pcpi_div_n_8 : STD_LOGIC;
  signal pcpi_div_n_9 : STD_LOGIC;
  signal \^pcpi_div_ready\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[0]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[1]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[25]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[26]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[27]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[28]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[29]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[2]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[30]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[31]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[3]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[4]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[5]\ : STD_LOGIC;
  signal \pcpi_insn_reg_n_0_[6]\ : STD_LOGIC;
  signal pcpi_mul_n_0 : STD_LOGIC;
  signal pcpi_mul_wait : STD_LOGIC;
  signal \^pcpi_ready\ : STD_LOGIC;
  signal \^pcpi_timeout\ : STD_LOGIC;
  signal pcpi_timeout_counter0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pcpi_timeout_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \pcpi_timeout_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal pcpi_timeout_counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pcpi_timeout_i_1_n_0 : STD_LOGIC;
  signal \^pcpi_valid_reg_0\ : STD_LOGIC;
  signal \^prefetched_high_word_reg_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_op1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_op1[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_op2[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_out1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_15_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_16_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_17_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_15_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_4\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_5\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_6\ : STD_LOGIC;
  signal \reg_out_reg[12]_i_5_n_7\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_4\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_5\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_6\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_4_n_7\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_1\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_2\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_4\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_5\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_6\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_6_n_7\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_4\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_5\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_6\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_4_n_7\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_1\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_2\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_4\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_5\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_6\ : STD_LOGIC;
  signal \reg_out_reg[27]_i_7_n_7\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_6\ : STD_LOGIC;
  signal \reg_out_reg[2]_i_8_n_7\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_1\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_2\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_4\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \reg_out_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_pc[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_sh : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_sh1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_sh[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_sh[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[4]\ : STD_LOGIC;
  signal \^resetn_0\ : STD_LOGIC;
  signal \^resetn_1\ : STD_LOGIC;
  signal timer : STD_LOGIC;
  signal \timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \timer[10]_i_1_n_0\ : STD_LOGIC;
  signal \timer[11]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \timer[13]_i_1_n_0\ : STD_LOGIC;
  signal \timer[14]_i_1_n_0\ : STD_LOGIC;
  signal \timer[15]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \timer[17]_i_1_n_0\ : STD_LOGIC;
  signal \timer[18]_i_1_n_0\ : STD_LOGIC;
  signal \timer[19]_i_1_n_0\ : STD_LOGIC;
  signal \timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \timer[21]_i_1_n_0\ : STD_LOGIC;
  signal \timer[22]_i_1_n_0\ : STD_LOGIC;
  signal \timer[23]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \timer[25]_i_1_n_0\ : STD_LOGIC;
  signal \timer[26]_i_1_n_0\ : STD_LOGIC;
  signal \timer[27]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \timer[29]_i_1_n_0\ : STD_LOGIC;
  signal \timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer[30]_i_1_n_0\ : STD_LOGIC;
  signal \timer[31]_i_10_n_0\ : STD_LOGIC;
  signal \timer[31]_i_11_n_0\ : STD_LOGIC;
  signal \timer[31]_i_2_n_0\ : STD_LOGIC;
  signal \timer[31]_i_3_n_0\ : STD_LOGIC;
  signal \timer[31]_i_5_n_0\ : STD_LOGIC;
  signal \timer[31]_i_6_n_0\ : STD_LOGIC;
  signal \timer[31]_i_7_n_0\ : STD_LOGIC;
  signal \timer[31]_i_8_n_0\ : STD_LOGIC;
  signal \timer[31]_i_9_n_0\ : STD_LOGIC;
  signal \timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \timer[5]_i_1_n_0\ : STD_LOGIC;
  signal \timer[6]_i_1_n_0\ : STD_LOGIC;
  signal \timer[7]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \timer[9]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \timer_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \timer_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \timer_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \timer_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg_n_0_[0]\ : STD_LOGIC;
  signal \timer_reg_n_0_[10]\ : STD_LOGIC;
  signal \timer_reg_n_0_[11]\ : STD_LOGIC;
  signal \timer_reg_n_0_[12]\ : STD_LOGIC;
  signal \timer_reg_n_0_[13]\ : STD_LOGIC;
  signal \timer_reg_n_0_[14]\ : STD_LOGIC;
  signal \timer_reg_n_0_[15]\ : STD_LOGIC;
  signal \timer_reg_n_0_[16]\ : STD_LOGIC;
  signal \timer_reg_n_0_[17]\ : STD_LOGIC;
  signal \timer_reg_n_0_[18]\ : STD_LOGIC;
  signal \timer_reg_n_0_[19]\ : STD_LOGIC;
  signal \timer_reg_n_0_[1]\ : STD_LOGIC;
  signal \timer_reg_n_0_[20]\ : STD_LOGIC;
  signal \timer_reg_n_0_[21]\ : STD_LOGIC;
  signal \timer_reg_n_0_[22]\ : STD_LOGIC;
  signal \timer_reg_n_0_[23]\ : STD_LOGIC;
  signal \timer_reg_n_0_[24]\ : STD_LOGIC;
  signal \timer_reg_n_0_[25]\ : STD_LOGIC;
  signal \timer_reg_n_0_[26]\ : STD_LOGIC;
  signal \timer_reg_n_0_[27]\ : STD_LOGIC;
  signal \timer_reg_n_0_[28]\ : STD_LOGIC;
  signal \timer_reg_n_0_[29]\ : STD_LOGIC;
  signal \timer_reg_n_0_[2]\ : STD_LOGIC;
  signal \timer_reg_n_0_[30]\ : STD_LOGIC;
  signal \timer_reg_n_0_[31]\ : STD_LOGIC;
  signal \timer_reg_n_0_[3]\ : STD_LOGIC;
  signal \timer_reg_n_0_[4]\ : STD_LOGIC;
  signal \timer_reg_n_0_[5]\ : STD_LOGIC;
  signal \timer_reg_n_0_[6]\ : STD_LOGIC;
  signal \timer_reg_n_0_[7]\ : STD_LOGIC;
  signal \timer_reg_n_0_[8]\ : STD_LOGIC;
  signal \timer_reg_n_0_[9]\ : STD_LOGIC;
  signal trap_i_1_n_0 : STD_LOGIC;
  signal \^trap_reg_0\ : STD_LOGIC;
  signal \NLW_alu_out_q_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cpuregs_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_0_2_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cpuregs_reg_r1_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_27_29_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cpuregs_reg_r1_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_addr_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mem_addr_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_op1_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_out_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_out_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_timer_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_timer_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \alu_out_q[11]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \alu_out_q[13]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \alu_out_q[14]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \alu_out_q[15]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \alu_out_q[17]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \alu_out_q[18]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \alu_out_q[21]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \alu_out_q[22]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \alu_out_q[23]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_out_q[24]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_out_q[25]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \alu_out_q[28]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \alu_out_q[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \alu_out_q[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \alu_out_q[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \alu_out_q[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \alu_out_q[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \alu_out_q[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \alu_out_q[8]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \alu_out_q[9]_i_1\ : label is "soft_lutpair256";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_21\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_30\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_30\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_39\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_44\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_44\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_53\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_53\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_66\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_66\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_7\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_8\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \alu_out_q_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of compressed_instr_i_1 : label is "soft_lutpair85";
  attribute ADDER_THRESHOLD of \count_cycle_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \cpu_state[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \cpu_state[1]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cpu_state[2]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cpu_state[3]_i_7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \cpu_state[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_14\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_16\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_18\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_5\ : label is "soft_lutpair249";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_0_2 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_0_2 : label is "cpuregs";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_0_2 : label is 35;
  attribute ram_offset : integer;
  attribute ram_offset of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_0_2_i_12 : label is "soft_lutpair216";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_0_2_i_13 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_0_2_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_0_2_i_14 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_0_2_i_5 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_0_2_i_8 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_0_2_i_9 : label is "soft_lutpair323";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_12_14 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_12_14 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_12_14 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_12_14 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_12_14 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_12_14 : label is 12;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_12_14 : label is 14;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_12_14_i_10 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_12_14_i_7 : label is "soft_lutpair291";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_12_14_i_8 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_12_14_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_12_14_i_9 : label is "soft_lutpair103";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_15_17 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_15_17 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_15_17 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_15_17 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_15_17 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_15_17 : label is 15;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_15_17 : label is 17;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_15_17_i_10 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_15_17_i_8 : label is "soft_lutpair210";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_15_17_i_9 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_15_17_i_9 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_18_20 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_18_20 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_18_20 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_18_20 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_18_20 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_18_20 : label is 18;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_18_20 : label is 20;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_18_20_i_10 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_18_20_i_10 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_18_20_i_7 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_18_20_i_8 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_18_20_i_9 : label is "soft_lutpair174";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_21_23 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_21_23 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_21_23 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_21_23 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_21_23 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_21_23 : label is 21;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_21_23 : label is 23;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_21_23_i_7 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_21_23_i_8 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_21_23_i_9 : label is "soft_lutpair285";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_24_26 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_24_26 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_24_26 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_24_26 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_24_26 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_24_26 : label is 24;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_24_26 : label is 26;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_24_26_i_10 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_24_26_i_7 : label is "soft_lutpair200";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_24_26_i_8 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_24_26_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_24_26_i_9 : label is "soft_lutpair173";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_27_29 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_27_29 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_27_29 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_27_29 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_27_29 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_27_29 : label is 27;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_27_29 : label is 29;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_27_29_i_10 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_27_29_i_7 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_27_29_i_8 : label is "soft_lutpair207";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_27_29_i_9 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_27_29_i_9 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_30_31 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_30_31 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_30_31 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_30_31 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_30_31 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_30_31 : label is 30;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_30_31 : label is 31;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_30_31_i_5 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_30_31_i_6 : label is "soft_lutpair206";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_3_5 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_3_5 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_3_5 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_3_5 : label is 5;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_3_5_i_10 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_3_5_i_7 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_3_5_i_8 : label is "soft_lutpair213";
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_3_5_i_9 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_3_5_i_9 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_6_8 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_6_8 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_6_8 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_6_8 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_6_8 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_6_8 : label is 6;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_6_8 : label is 8;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_6_8_i_10 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_6_8_i_10 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_6_8_i_7 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_6_8_i_8 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_6_8_i_9 : label is "soft_lutpair212";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_9_11 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_9_11 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_9_11 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_9_11 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_9_11 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_9_11 : label is 9;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_9_11_i_7 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_9_11_i_8 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of cpuregs_reg_r1_0_63_9_11_i_9 : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_0_2 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_0_2 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_0_2 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_12_14 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_12_14 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_12_14 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_12_14 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_12_14 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_12_14 : label is 12;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_15_17 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_15_17 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_15_17 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_15_17 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_15_17 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_15_17 : label is 15;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_18_20 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_18_20 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_18_20 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_18_20 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_18_20 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_18_20 : label is 18;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_21_23 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_21_23 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_21_23 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_21_23 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_21_23 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_21_23 : label is 21;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_24_26 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_24_26 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_24_26 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_24_26 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_24_26 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_24_26 : label is 24;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_27_29 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_27_29 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_27_29 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_27_29 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_27_29 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_27_29 : label is 27;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_30_31 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_30_31 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_30_31 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_30_31 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_30_31 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_30_31 : label is 30;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_3_5 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_3_5 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_3_5 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_6_8 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_6_8 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_6_8 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_6_8 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_6_8 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_6_8 : label is 6;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_9_11 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_9_11 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_9_11 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_9_11 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_9_11 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_9_11 : label is 9;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \decoded_imm[10]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \decoded_imm[10]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \decoded_imm[11]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \decoded_imm[20]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \decoded_imm[21]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \decoded_imm[22]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \decoded_imm[23]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \decoded_imm[24]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \decoded_imm[25]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \decoded_imm[26]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \decoded_imm[27]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \decoded_imm[28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \decoded_imm[29]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \decoded_imm[30]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \decoded_imm[31]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \decoded_imm[4]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \decoded_imm[4]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \decoded_imm_uj[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \decoded_imm_uj[11]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \decoded_imm_uj[12]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \decoded_imm_uj[12]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \decoded_imm_uj[13]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \decoded_imm_uj[14]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \decoded_imm_uj[15]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \decoded_imm_uj[17]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \decoded_imm_uj[18]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \decoded_imm_uj[19]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \decoded_imm_uj[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \decoded_imm_uj[20]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \decoded_imm_uj[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \decoded_imm_uj[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \decoded_imm_uj[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \decoded_imm_uj[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \decoded_imm_uj[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \decoded_imm_uj[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \decoded_imm_uj[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \decoded_imm_uj[9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \decoded_rd[1]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \decoded_rd[4]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \decoded_rs1[3]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \decoded_rs1[3]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \decoded_rs2[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \decoded_rs2[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \decoded_rs2[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \decoded_rs2[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \decoded_rs2[4]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of decoder_pseudo_trigger_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of decoder_trigger_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of decoder_trigger_i_3 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of do_waitirq_i_10 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of do_waitirq_i_7 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of do_waitirq_i_8 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of do_waitirq_i_9 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \eoi[10]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \eoi[11]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \eoi[12]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \eoi[13]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \eoi[14]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \eoi[15]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \eoi[16]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \eoi[17]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \eoi[18]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \eoi[19]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \eoi[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \eoi[20]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \eoi[21]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \eoi[22]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \eoi[23]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \eoi[24]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \eoi[25]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \eoi[26]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \eoi[27]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \eoi[28]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \eoi[29]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \eoi[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \eoi[30]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \eoi[31]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \eoi[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \eoi[4]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \eoi[5]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \eoi[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \eoi[7]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \eoi[8]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \eoi[9]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of instr_add_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of instr_addi_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of instr_and_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of instr_and_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of instr_andi_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of instr_beq_i_1 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of instr_bge_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of instr_bgeu_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of instr_blt_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of instr_bltu_i_1 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of instr_bne_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of instr_ecall_ebreak_i_3 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of instr_ecall_ebreak_i_4 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of instr_getq_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of instr_jal_i_10 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of instr_jal_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of instr_jal_i_3 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of instr_jal_i_7 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of instr_jal_i_8 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of instr_jal_i_9 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of instr_jalr_i_2 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of instr_jalr_i_3 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of instr_lb_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of instr_lbu_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of instr_lh_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of instr_lhu_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of instr_lui_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of instr_lui_i_3 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of instr_lw_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of instr_or_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of instr_ori_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of instr_rdcycle_i_4 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_5 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of instr_rdinstr_i_3 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of instr_rdinstr_i_4 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of instr_rdinstrh_i_3 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of instr_rdinstrh_i_4 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of instr_retirq_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of instr_retirq_i_7 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of instr_sb_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of instr_setq_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of instr_sh_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of instr_sll_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of instr_slli_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of instr_slt_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of instr_slti_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of instr_sltiu_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of instr_sltu_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of instr_sra_i_2 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of instr_srl_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of instr_srli_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of instr_sw_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of instr_timer_i_2 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of instr_timer_i_3 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of instr_waitirq_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of instr_xor_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of instr_xori_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \irq_mask[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \irq_mask[10]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \irq_mask[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \irq_mask[12]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \irq_mask[13]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \irq_mask[14]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \irq_mask[15]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \irq_mask[16]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \irq_mask[17]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \irq_mask[18]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \irq_mask[19]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \irq_mask[20]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \irq_mask[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \irq_mask[22]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \irq_mask[23]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \irq_mask[24]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \irq_mask[25]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \irq_mask[26]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \irq_mask[27]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \irq_mask[28]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \irq_mask[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \irq_mask[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \irq_mask[30]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \irq_mask[31]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \irq_mask[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \irq_mask[4]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \irq_mask[5]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \irq_mask[6]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \irq_mask[7]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \irq_mask[8]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \irq_mask[9]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \irq_state[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \irq_state[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_3 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_6 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_3 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_4 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_5 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of is_beq_bne_blt_bge_bltu_bgeu_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of is_beq_bne_blt_bge_bltu_bgeu_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of is_compare_i_2 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of is_jalr_addi_slti_sltiu_xori_ori_andi_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_2 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_3 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_4 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_5 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of is_lui_auipc_jal_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of is_lui_auipc_jal_jalr_addi_add_sub_i_2 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_10 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_11 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_12 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_13 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_3 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_4 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_6 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_8 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_9 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of is_sll_srl_sra_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of is_sll_srl_sra_i_4 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of is_slli_srli_srai_i_1 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of is_sltiu_bltu_sltu_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of last_mem_valid_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of latched_branch_i_3 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of latched_is_lb_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_13\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_14\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_16\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_17\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_18\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_19\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_20\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_21\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \latched_rd[4]_i_9\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of latched_store_i_2 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mem_16bit_buffer[15]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_16bit_buffer[15]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mem_addr[31]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_1\ : label is "soft_lutpair183";
  attribute ADDER_THRESHOLD of \mem_addr_reg[13]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[13]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[17]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[21]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[21]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[25]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[25]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[29]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[29]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[5]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of mem_axi_bready_INST_0 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of mem_axi_rready_INST_0 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of mem_do_prefetch_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of mem_la_secondword_i_2 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mem_rdata_q[0]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_rdata_q[0]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_rdata_q[10]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mem_rdata_q[10]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_rdata_q[11]_i_8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mem_rdata_q[14]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mem_rdata_q[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_rdata_q[15]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_7\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mem_rdata_q[1]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_rdata_q[1]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_11\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_13\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_14\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_15\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_19\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_25\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_7\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_rdata_q[22]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_6\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_8\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_11\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_13\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_15\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_17\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_19\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_20\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_21\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_22\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_23\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_8\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_7\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_8\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_11\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_13\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_14\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_15\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_17\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_21\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_22\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_23\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_25\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_26\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_27\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_28\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_29\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_9\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_10\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_11\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mem_rdata_q[2]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mem_rdata_q[2]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_6\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_12\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_13\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_17\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_19\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_20\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_21\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_22\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_23\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_24\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_rdata_q[3]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mem_rdata_q[5]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mem_rdata_q[5]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mem_rdata_q[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_rdata_q[7]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mem_rdata_q[7]_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mem_rdata_q[8]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_rdata_q[8]_i_5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_state[0]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_state[0]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mem_state[1]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_state[1]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_state[1]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of mem_valid_i_2 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of mem_valid_i_3 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mem_wdata[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mem_wdata[11]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mem_wdata[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_wdata[13]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_wdata[14]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_wdata[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_wdata[16]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mem_wdata[24]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_wdata[25]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mem_wdata[26]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mem_wdata[27]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mem_wdata[28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_wdata[29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_wdata[30]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_wdata[31]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_wdata[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_wdata[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mem_wordsize[1]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mem_wstrb[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mem_wstrb[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mem_wstrb[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pcpi_timeout_counter[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \pcpi_timeout_counter[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \pcpi_timeout_counter[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \pcpi_timeout_counter[3]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of prefetched_high_word_i_2 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \reg_op1[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \reg_op1[10]_i_4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \reg_op1[11]_i_5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \reg_op1[12]_i_4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \reg_op1[13]_i_4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \reg_op1[14]_i_4\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \reg_op1[15]_i_5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \reg_op1[16]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \reg_op1[17]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \reg_op1[18]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \reg_op1[19]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \reg_op1[20]_i_4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \reg_op1[21]_i_4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \reg_op1[22]_i_4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \reg_op1[23]_i_5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \reg_op1[24]_i_4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \reg_op1[25]_i_4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \reg_op1[25]_i_5\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \reg_op1[26]_i_4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \reg_op1[26]_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \reg_op1[27]_i_6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \reg_op1[27]_i_7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \reg_op1[28]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \reg_op1[30]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \reg_op1[30]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \reg_op1[4]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \reg_op1[5]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \reg_op1[6]_i_4\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \reg_op1[7]_i_5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \reg_op1[8]_i_4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \reg_op1[9]_i_4\ : label is "soft_lutpair269";
  attribute ADDER_THRESHOLD of \reg_op1_reg[11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[19]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[23]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[31]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[3]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_op1_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \reg_out[0]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \reg_out[11]_i_4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \reg_out[11]_i_9\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \reg_out[14]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \reg_out[15]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \reg_out[16]_i_6\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \reg_out[19]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \reg_out[1]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \reg_out[1]_i_8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \reg_out[21]_i_6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \reg_out[27]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \reg_out[27]_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \reg_out[28]_i_6\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \reg_out[2]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \reg_out[2]_i_9\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \reg_out[31]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \reg_out[31]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \reg_out[3]_i_8\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \reg_out[4]_i_6\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \reg_out[6]_i_11\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \reg_out[6]_i_8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \reg_out[7]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \reg_out[8]_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \reg_out[9]_i_8\ : label is "soft_lutpair294";
  attribute ADDER_THRESHOLD of \reg_out_reg[12]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[20]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[20]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[24]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[27]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[2]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[31]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[6]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \reg_pc[10]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \reg_pc[11]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \reg_pc[12]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \reg_pc[13]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \reg_pc[14]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \reg_pc[15]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \reg_pc[16]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \reg_pc[17]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \reg_pc[18]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \reg_pc[19]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \reg_pc[20]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \reg_pc[21]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \reg_pc[22]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \reg_pc[23]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \reg_pc[24]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \reg_pc[25]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \reg_pc[26]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \reg_pc[27]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \reg_pc[28]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \reg_pc[29]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \reg_pc[2]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \reg_pc[30]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \reg_pc[31]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \reg_pc[3]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \reg_pc[4]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \reg_pc[5]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \reg_pc[6]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \reg_pc[7]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \reg_pc[8]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \reg_pc[9]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \reg_sh[1]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \timer[31]_i_7\ : label is "soft_lutpair214";
  attribute ADDER_THRESHOLD of \timer_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of xfer_done_i_1 : label is "soft_lutpair223";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  clear_prefetched_high_word <= \^clear_prefetched_high_word\;
  compressed_instr <= \^compressed_instr\;
  \cpu_state_reg[5]_0\ <= \^cpu_state_reg[5]_0\;
  \cpu_state_reg[6]_0\ <= \^cpu_state_reg[6]_0\;
  decoder_pseudo_trigger_reg_0 <= \^decoder_pseudo_trigger_reg_0\;
  decoder_trigger_reg_0 <= \^decoder_trigger_reg_0\;
  decoder_trigger_reg_1 <= \^decoder_trigger_reg_1\;
  instr_add <= \^instr_add\;
  instr_addi <= \^instr_addi\;
  instr_ecall_ebreak <= \^instr_ecall_ebreak\;
  instr_jalr_reg_0 <= \^instr_jalr_reg_0\;
  instr_lb <= \^instr_lb\;
  instr_lh <= \^instr_lh\;
  instr_lui0 <= \^instr_lui0\;
  instr_retirq <= \^instr_retirq\;
  instr_sub <= \^instr_sub\;
  irq_active_reg_0 <= \^irq_active_reg_0\;
  irq_delay <= \^irq_delay\;
  irq_delay_reg_0 <= \^irq_delay_reg_0\;
  \irq_state_reg[0]_0\ <= \^irq_state_reg[0]_0\;
  is_beq_bne_blt_bge_bltu_bgeu <= \^is_beq_bne_blt_bge_bltu_bgeu\;
  latched_branch_reg_0 <= \^latched_branch_reg_0\;
  latched_compr_reg_0 <= \^latched_compr_reg_0\;
  latched_is_lb_reg_0 <= \^latched_is_lb_reg_0\;
  latched_is_lh_reg_0 <= \^latched_is_lh_reg_0\;
  latched_is_lu_reg_0 <= \^latched_is_lu_reg_0\;
  latched_stalu_reg_0 <= \^latched_stalu_reg_0\;
  latched_store_reg_0 <= \^latched_store_reg_0\;
  \mem_16bit_buffer_reg[3]_0\ <= \^mem_16bit_buffer_reg[3]_0\;
  \mem_16bit_buffer_reg[4]_0\(0) <= \^mem_16bit_buffer_reg[4]_0\(0);
  \mem_16bit_buffer_reg[5]_0\ <= \^mem_16bit_buffer_reg[5]_0\;
  mem_do_prefetch_reg_0 <= \^mem_do_prefetch_reg_0\;
  mem_do_rdata <= \^mem_do_rdata\;
  mem_do_rinst_reg_0 <= \^mem_do_rinst_reg_0\;
  mem_do_wdata <= \^mem_do_wdata\;
  \mem_state_reg[1]_0\ <= \^mem_state_reg[1]_0\;
  \mem_state_reg[1]_1\ <= \^mem_state_reg[1]_1\;
  mem_valid <= \^mem_valid\;
  \mem_wstrb_reg[0]_0\ <= \^mem_wstrb_reg[0]_0\;
  \mem_wstrb_reg[1]_0\ <= \^mem_wstrb_reg[1]_0\;
  \mem_wstrb_reg[2]_0\ <= \^mem_wstrb_reg[2]_0\;
  \mem_wstrb_reg[3]_0\ <= \^mem_wstrb_reg[3]_0\;
  pcpi_div_ready <= \^pcpi_div_ready\;
  pcpi_ready <= \^pcpi_ready\;
  pcpi_timeout <= \^pcpi_timeout\;
  pcpi_valid_reg_0 <= \^pcpi_valid_reg_0\;
  prefetched_high_word_reg_0 <= \^prefetched_high_word_reg_0\;
  resetn_0 <= \^resetn_0\;
  resetn_1 <= \^resetn_1\;
  trap_reg_0 <= \^trap_reg_0\;
\alu_out_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF350035"
    )
        port map (
      I0 => \alu_out_q[0]_i_2_n_0\,
      I1 => \alu_out_q[0]_i_3_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      I4 => \alu_out_q_reg[3]_i_2_n_7\,
      O => \alu_out_q[0]_i_1_n_0\
    );
\alu_out_q[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => \reg_op2_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_10_n_0\
    );
\alu_out_q[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op2_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_11_n_0\
    );
\alu_out_q[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => \reg_op2_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_12_n_0\
    );
\alu_out_q[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[0]_i_13_n_0\
    );
\alu_out_q[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_14_n_0\
    );
\alu_out_q[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[0]_i_15_n_0\
    );
\alu_out_q[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \reg_op1_reg_n_0_[24]\,
      I2 => \reg_op2_reg_n_0_[25]\,
      I3 => \reg_op1_reg_n_0_[25]\,
      O => \alu_out_q[0]_i_16_n_0\
    );
\alu_out_q[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[0]_i_18_n_0\
    );
\alu_out_q[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[28]\,
      I1 => \reg_op2_reg_n_0_[28]\,
      I2 => \reg_op1_reg_n_0_[29]\,
      I3 => \reg_op2_reg_n_0_[29]\,
      I4 => \reg_op2_reg_n_0_[27]\,
      I5 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[0]_i_19_n_0\
    );
\alu_out_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[0]_i_2_n_0\
    );
\alu_out_q[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => \reg_op2_reg_n_0_[25]\,
      I2 => \reg_op1_reg_n_0_[24]\,
      I3 => \reg_op2_reg_n_0_[24]\,
      I4 => \reg_op2_reg_n_0_[26]\,
      I5 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_20_n_0\
    );
\alu_out_q[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => \reg_op2_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[0]_i_22_n_0\
    );
\alu_out_q[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => \reg_op2_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_23_n_0\
    );
\alu_out_q[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op2_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_24_n_0\
    );
\alu_out_q[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => \reg_op2_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_25_n_0\
    );
\alu_out_q[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[0]_i_26_n_0\
    );
\alu_out_q[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_27_n_0\
    );
\alu_out_q[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[0]_i_28_n_0\
    );
\alu_out_q[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \reg_op1_reg_n_0_[24]\,
      I2 => \reg_op2_reg_n_0_[25]\,
      I3 => \reg_op1_reg_n_0_[25]\,
      O => \alu_out_q[0]_i_29_n_0\
    );
\alu_out_q[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \alu_out_q[0]_i_4_n_0\,
      I1 => instr_bge,
      I2 => alu_lts,
      I3 => is_slti_blt_slt,
      O => \alu_out_q[0]_i_3_n_0\
    );
\alu_out_q[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => \reg_op2_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_31_n_0\
    );
\alu_out_q[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => \reg_op2_reg_n_0_[21]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_32_n_0\
    );
\alu_out_q[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => \reg_op2_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_33_n_0\
    );
\alu_out_q[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => \reg_op2_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_34_n_0\
    );
\alu_out_q[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_35_n_0\
    );
\alu_out_q[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[0]_i_36_n_0\
    );
\alu_out_q[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[18]\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \reg_op2_reg_n_0_[19]\,
      I3 => \reg_op1_reg_n_0_[19]\,
      O => \alu_out_q[0]_i_37_n_0\
    );
\alu_out_q[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_38_n_0\
    );
\alu_out_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
        port map (
      I0 => instr_bne,
      I1 => alu_eq,
      I2 => instr_beq,
      I3 => instr_bgeu,
      I4 => alu_ltu,
      I5 => is_sltiu_bltu_sltu,
      O => \alu_out_q[0]_i_4_n_0\
    );
\alu_out_q[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => \reg_op2_reg_n_0_[22]\,
      I2 => \reg_op1_reg_n_0_[23]\,
      I3 => \reg_op2_reg_n_0_[23]\,
      I4 => \reg_op2_reg_n_0_[21]\,
      I5 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[0]_i_40_n_0\
    );
\alu_out_q[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => \reg_op2_reg_n_0_[19]\,
      I2 => \reg_op1_reg_n_0_[18]\,
      I3 => \reg_op2_reg_n_0_[18]\,
      I4 => \reg_op2_reg_n_0_[20]\,
      I5 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_41_n_0\
    );
\alu_out_q[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => \reg_op2_reg_n_0_[16]\,
      I2 => \reg_op1_reg_n_0_[17]\,
      I3 => \reg_op2_reg_n_0_[17]\,
      I4 => \reg_op2_reg_n_0_[15]\,
      I5 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[0]_i_42_n_0\
    );
\alu_out_q[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => \reg_op2_reg_n_0_[13]\,
      I2 => \reg_op1_reg_n_0_[12]\,
      I3 => \reg_op2_reg_n_0_[12]\,
      I4 => \reg_op2_reg_n_0_[14]\,
      I5 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_43_n_0\
    );
\alu_out_q[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => \reg_op2_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_45_n_0\
    );
\alu_out_q[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => \reg_op2_reg_n_0_[21]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_46_n_0\
    );
\alu_out_q[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => \reg_op2_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_47_n_0\
    );
\alu_out_q[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => \reg_op2_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_48_n_0\
    );
\alu_out_q[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_49_n_0\
    );
\alu_out_q[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[0]_i_50_n_0\
    );
\alu_out_q[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[18]\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \reg_op2_reg_n_0_[19]\,
      I3 => \reg_op1_reg_n_0_[19]\,
      O => \alu_out_q[0]_i_51_n_0\
    );
\alu_out_q[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_52_n_0\
    );
\alu_out_q[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => \reg_op2_reg_n_0_[15]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_54_n_0\
    );
\alu_out_q[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => \reg_op2_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_55_n_0\
    );
\alu_out_q[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => \reg_op2_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_56_n_0\
    );
\alu_out_q[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => \reg_op2_reg_n_0_[9]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_57_n_0\
    );
\alu_out_q[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[0]_i_58_n_0\
    );
\alu_out_q[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[12]\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      I3 => \reg_op1_reg_n_0_[13]\,
      O => \alu_out_q[0]_i_59_n_0\
    );
\alu_out_q[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_60_n_0\
    );
\alu_out_q[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[0]_i_61_n_0\
    );
\alu_out_q[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => \reg_op2_reg_n_0_[10]\,
      I2 => \reg_op1_reg_n_0_[11]\,
      I3 => \reg_op2_reg_n_0_[11]\,
      I4 => \reg_op2_reg_n_0_[9]\,
      I5 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[0]_i_62_n_0\
    );
\alu_out_q[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => \reg_op2_reg_n_0_[7]\,
      I2 => \reg_op1_reg_n_0_[6]\,
      I3 => \reg_op2_reg_n_0_[6]\,
      I4 => \reg_op2_reg_n_0_[8]\,
      I5 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_63_n_0\
    );
\alu_out_q[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => \reg_op2_reg_n_0_[4]\,
      I2 => \reg_op1_reg_n_0_[5]\,
      I3 => \reg_op2_reg_n_0_[5]\,
      I4 => \reg_op2_reg_n_0_[3]\,
      I5 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_64_n_0\
    );
\alu_out_q[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_op2_reg_n_0_[1]\,
      I2 => \reg_op1_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[0]\,
      I4 => \reg_op2_reg_n_0_[2]\,
      I5 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_65_n_0\
    );
\alu_out_q[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => \reg_op2_reg_n_0_[15]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_67_n_0\
    );
\alu_out_q[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => \reg_op2_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_68_n_0\
    );
\alu_out_q[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => \reg_op2_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_69_n_0\
    );
\alu_out_q[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => \reg_op2_reg_n_0_[9]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_70_n_0\
    );
\alu_out_q[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[0]_i_71_n_0\
    );
\alu_out_q[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[12]\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      I3 => \reg_op1_reg_n_0_[13]\,
      O => \alu_out_q[0]_i_72_n_0\
    );
\alu_out_q[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_73_n_0\
    );
\alu_out_q[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[0]_i_74_n_0\
    );
\alu_out_q[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => \reg_op2_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_75_n_0\
    );
\alu_out_q[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => \reg_op2_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_76_n_0\
    );
\alu_out_q[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => \reg_op2_reg_n_0_[3]\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_77_n_0\
    );
\alu_out_q[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_op2_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_78_n_0\
    );
\alu_out_q[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \reg_op1_reg_n_0_[6]\,
      I2 => \reg_op2_reg_n_0_[7]\,
      I3 => \reg_op1_reg_n_0_[7]\,
      O => \alu_out_q[0]_i_79_n_0\
    );
\alu_out_q[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_80_n_0\
    );
\alu_out_q[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_81_n_0\
    );
\alu_out_q[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[1]\,
      I3 => \reg_op1_reg_n_0_[1]\,
      O => \alu_out_q[0]_i_82_n_0\
    );
\alu_out_q[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => \reg_op2_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_83_n_0\
    );
\alu_out_q[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => \reg_op2_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_84_n_0\
    );
\alu_out_q[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => \reg_op2_reg_n_0_[3]\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_85_n_0\
    );
\alu_out_q[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_op2_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_86_n_0\
    );
\alu_out_q[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \reg_op1_reg_n_0_[6]\,
      I2 => \reg_op2_reg_n_0_[7]\,
      I3 => \reg_op1_reg_n_0_[7]\,
      O => \alu_out_q[0]_i_87_n_0\
    );
\alu_out_q[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_88_n_0\
    );
\alu_out_q[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_89_n_0\
    );
\alu_out_q[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \reg_op1_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_9_n_0\
    );
\alu_out_q[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[1]\,
      I3 => \reg_op1_reg_n_0_[1]\,
      O => \alu_out_q[0]_i_90_n_0\
    );
\alu_out_q[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_5\,
      I1 => \alu_out_q[10]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[10]_i_1_n_0\
    );
\alu_out_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[10]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[10]_i_2_n_0\
    );
\alu_out_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[11]_i_3_n_0\,
      O => \alu_out_q[11]_i_1_n_0\
    );
\alu_out_q[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[11]\,
      I3 => \reg_op1_reg_n_0_[11]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[11]_i_3_n_0\
    );
\alu_out_q[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[11]\,
      O => \alu_out_q[11]_i_4_n_0\
    );
\alu_out_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[10]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[11]_i_5_n_0\
    );
\alu_out_q[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[9]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[11]_i_6_n_0\
    );
\alu_out_q[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[11]_i_7_n_0\
    );
\alu_out_q[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_7\,
      I1 => \alu_out_q[12]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[12]_i_1_n_0\
    );
\alu_out_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[12]_i_2_n_0\
    );
\alu_out_q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[13]_i_2_n_0\,
      O => \alu_out_q[13]_i_1_n_0\
    );
\alu_out_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[13]\,
      I3 => \reg_op1_reg_n_0_[13]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[13]_i_2_n_0\
    );
\alu_out_q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[14]_i_2_n_0\,
      O => \alu_out_q[14]_i_1_n_0\
    );
\alu_out_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op1_reg_n_0_[14]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[14]_i_2_n_0\
    );
\alu_out_q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[15]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[15]_i_3_n_0\,
      O => \alu_out_q[15]_i_1_n_0\
    );
\alu_out_q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op1_reg_n_0_[15]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[15]_i_3_n_0\
    );
\alu_out_q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[15]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[15]_i_4_n_0\
    );
\alu_out_q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[15]_i_5_n_0\
    );
\alu_out_q[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[13]\,
      O => \alu_out_q[15]_i_6_n_0\
    );
\alu_out_q[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[12]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[15]_i_7_n_0\
    );
\alu_out_q[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_7\,
      I1 => \alu_out_q[16]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[16]_i_1_n_0\
    );
\alu_out_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[16]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[16]_i_2_n_0\
    );
\alu_out_q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[17]_i_2_n_0\,
      O => \alu_out_q[17]_i_1_n_0\
    );
\alu_out_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[17]\,
      I3 => \reg_op1_reg_n_0_[17]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[17]_i_2_n_0\
    );
\alu_out_q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[18]_i_2_n_0\,
      O => \alu_out_q[18]_i_1_n_0\
    );
\alu_out_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[18]_i_2_n_0\
    );
\alu_out_q[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[19]_i_2_n_4\,
      I1 => \alu_out_q[19]_i_3_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[19]_i_1_n_0\
    );
\alu_out_q[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[19]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[19]_i_3_n_0\
    );
\alu_out_q[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[19]\,
      O => \alu_out_q[19]_i_4_n_0\
    );
\alu_out_q[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[18]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[19]_i_5_n_0\
    );
\alu_out_q[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[17]\,
      O => \alu_out_q[19]_i_6_n_0\
    );
\alu_out_q[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[16]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[19]_i_7_n_0\
    );
\alu_out_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_6\,
      I1 => \alu_out_q[1]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[1]_i_1_n_0\
    );
\alu_out_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[1]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[1]_i_2_n_0\
    );
\alu_out_q[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_7\,
      I1 => \alu_out_q[20]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[20]_i_1_n_0\
    );
\alu_out_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[20]_i_2_n_0\
    );
\alu_out_q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[21]_i_2_n_0\,
      O => \alu_out_q[21]_i_1_n_0\
    );
\alu_out_q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[21]_i_2_n_0\
    );
\alu_out_q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[22]_i_2_n_0\,
      O => \alu_out_q[22]_i_1_n_0\
    );
\alu_out_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[22]_i_2_n_0\
    );
\alu_out_q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[23]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[23]_i_3_n_0\,
      O => \alu_out_q[23]_i_1_n_0\
    );
\alu_out_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[23]\,
      I3 => \reg_op1_reg_n_0_[23]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[23]_i_3_n_0\
    );
\alu_out_q[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[23]\,
      O => \alu_out_q[23]_i_4_n_0\
    );
\alu_out_q[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[22]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[23]_i_5_n_0\
    );
\alu_out_q[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[21]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[23]_i_6_n_0\
    );
\alu_out_q[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[23]_i_7_n_0\
    );
\alu_out_q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[24]_i_2_n_0\,
      O => \alu_out_q[24]_i_1_n_0\
    );
\alu_out_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[24]_i_2_n_0\
    );
\alu_out_q[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[25]_i_2_n_0\,
      O => \alu_out_q[25]_i_1_n_0\
    );
\alu_out_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[25]\,
      I3 => \reg_op1_reg_n_0_[25]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[25]_i_2_n_0\
    );
\alu_out_q[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_5\,
      I1 => \alu_out_q[26]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[26]_i_1_n_0\
    );
\alu_out_q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[26]_i_2_n_0\
    );
\alu_out_q[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[27]_i_2_n_4\,
      I1 => \alu_out_q[27]_i_3_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[27]_i_1_n_0\
    );
\alu_out_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[27]_i_3_n_0\
    );
\alu_out_q[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[27]_i_4_n_0\
    );
\alu_out_q[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[27]_i_5_n_0\
    );
\alu_out_q[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[25]\,
      O => \alu_out_q[27]_i_6_n_0\
    );
\alu_out_q[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[27]_i_7_n_0\
    );
\alu_out_q[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[28]_i_2_n_0\,
      O => \alu_out_q[28]_i_1_n_0\
    );
\alu_out_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[28]_i_2_n_0\
    );
\alu_out_q[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_2_n_6\,
      I1 => \alu_out_q[29]_i_2_n_0\,
      I2 => is_compare,
      I3 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[29]_i_1_n_0\
    );
\alu_out_q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC32BC32BC3ABC3"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[29]\,
      I3 => \alu_out_q[31]_i_9_n_0\,
      I4 => instr_andi,
      I5 => instr_and,
      O => \alu_out_q[29]_i_2_n_0\
    );
\alu_out_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[2]_i_2_n_0\,
      O => \alu_out_q[2]_i_1_n_0\
    );
\alu_out_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[2]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[2]_i_2_n_0\
    );
\alu_out_q[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[30]_i_2_n_0\,
      O => \alu_out_q[30]_i_1_n_0\
    );
\alu_out_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[30]_i_2_n_0\
    );
\alu_out_q[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_and,
      I1 => instr_andi,
      O => \alu_out_q[30]_i_3_n_0\
    );
\alu_out_q[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \alu_out_q[31]_i_9_n_0\,
      I1 => instr_andi,
      I2 => instr_and,
      I3 => \alu_out_q[31]_i_8_n_0\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      I5 => is_compare,
      O => \alu_out_q[30]_i_4_n_0\
    );
\alu_out_q[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => \alu_out_q_reg[31]_i_2_n_4\,
      I1 => is_compare,
      I2 => is_lui_auipc_jal_jalr_addi_add_sub,
      I3 => \alu_out_q[31]_i_3_n_0\,
      O => \alu_out_q[31]_i_1_n_0\
    );
\alu_out_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C770C770C7704770"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[31]_i_9_n_0\,
      I2 => \reg_op1_reg_n_0_[31]\,
      I3 => \reg_op2_reg_n_0_[31]\,
      I4 => instr_and,
      I5 => instr_andi,
      O => \alu_out_q[31]_i_3_n_0\
    );
\alu_out_q[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^instr_sub\,
      I1 => \reg_op2_reg_n_0_[31]\,
      I2 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[31]_i_4_n_0\
    );
\alu_out_q[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[31]_i_5_n_0\
    );
\alu_out_q[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[29]\,
      O => \alu_out_q[31]_i_6_n_0\
    );
\alu_out_q[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[28]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[31]_i_7_n_0\
    );
\alu_out_q[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_or,
      I1 => instr_ori,
      O => \alu_out_q[31]_i_8_n_0\
    );
\alu_out_q[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_xor,
      I1 => instr_xori,
      O => \alu_out_q[31]_i_9_n_0\
    );
\alu_out_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[3]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[3]_i_3_n_0\,
      O => \alu_out_q[3]_i_1_n_0\
    );
\alu_out_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \reg_op1_reg_n_0_[3]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[3]_i_3_n_0\
    );
\alu_out_q[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[3]_i_4_n_0\
    );
\alu_out_q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[3]_i_5_n_0\
    );
\alu_out_q[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[1]\,
      O => \alu_out_q[3]_i_6_n_0\
    );
\alu_out_q[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      O => \alu_out_q[3]_i_7_n_0\
    );
\alu_out_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[4]_i_2_n_0\,
      O => \alu_out_q[4]_i_1_n_0\
    );
\alu_out_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[4]_i_2_n_0\
    );
\alu_out_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[5]_i_2_n_0\,
      O => \alu_out_q[5]_i_1_n_0\
    );
\alu_out_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[5]\,
      I3 => \reg_op1_reg_n_0_[5]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[5]_i_2_n_0\
    );
\alu_out_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_5\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[6]_i_2_n_0\,
      O => \alu_out_q[6]_i_1_n_0\
    );
\alu_out_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[6]_i_2_n_0\
    );
\alu_out_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[7]_i_2_n_4\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[7]_i_3_n_0\,
      O => \alu_out_q[7]_i_1_n_0\
    );
\alu_out_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[7]\,
      I3 => \reg_op1_reg_n_0_[7]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[7]_i_3_n_0\
    );
\alu_out_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[7]\,
      O => \alu_out_q[7]_i_4_n_0\
    );
\alu_out_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[7]_i_5_n_0\
    );
\alu_out_q[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[5]\,
      O => \alu_out_q[7]_i_6_n_0\
    );
\alu_out_q[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[4]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[7]_i_7_n_0\
    );
\alu_out_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_7\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[8]_i_2_n_0\,
      O => \alu_out_q[8]_i_1_n_0\
    );
\alu_out_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op1_reg_n_0_[8]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[8]_i_2_n_0\
    );
\alu_out_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \alu_out_q_reg[11]_i_2_n_6\,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => \alu_out_q[9]_i_2_n_0\,
      O => \alu_out_q[9]_i_1_n_0\
    );
\alu_out_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075500FF0"
    )
        port map (
      I0 => \alu_out_q[31]_i_8_n_0\,
      I1 => \alu_out_q[30]_i_3_n_0\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      I4 => \alu_out_q[31]_i_9_n_0\,
      I5 => \alu_out_q[30]_i_4_n_0\,
      O => \alu_out_q[9]_i_2_n_0\
    );
\alu_out_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[0]_i_1_n_0\,
      Q => alu_out_q(0),
      R => '0'
    );
\alu_out_q_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_39_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_17_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_17_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_17_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_40_n_0\,
      S(2) => \alu_out_q[0]_i_41_n_0\,
      S(1) => \alu_out_q[0]_i_42_n_0\,
      S(0) => \alu_out_q[0]_i_43_n_0\
    );
\alu_out_q_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_44_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_21_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_21_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_21_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_45_n_0\,
      DI(2) => \alu_out_q[0]_i_46_n_0\,
      DI(1) => \alu_out_q[0]_i_47_n_0\,
      DI(0) => \alu_out_q[0]_i_48_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_49_n_0\,
      S(2) => \alu_out_q[0]_i_50_n_0\,
      S(1) => \alu_out_q[0]_i_51_n_0\,
      S(0) => \alu_out_q[0]_i_52_n_0\
    );
\alu_out_q_reg[0]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_53_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_30_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_30_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_30_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_54_n_0\,
      DI(2) => \alu_out_q[0]_i_55_n_0\,
      DI(1) => \alu_out_q[0]_i_56_n_0\,
      DI(0) => \alu_out_q[0]_i_57_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_58_n_0\,
      S(2) => \alu_out_q[0]_i_59_n_0\,
      S(1) => \alu_out_q[0]_i_60_n_0\,
      S(0) => \alu_out_q[0]_i_61_n_0\
    );
\alu_out_q_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_39_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_39_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_39_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_39_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_62_n_0\,
      S(2) => \alu_out_q[0]_i_63_n_0\,
      S(1) => \alu_out_q[0]_i_64_n_0\,
      S(0) => \alu_out_q[0]_i_65_n_0\
    );
\alu_out_q_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_66_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_44_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_44_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_44_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_67_n_0\,
      DI(2) => \alu_out_q[0]_i_68_n_0\,
      DI(1) => \alu_out_q[0]_i_69_n_0\,
      DI(0) => \alu_out_q[0]_i_70_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_71_n_0\,
      S(2) => \alu_out_q[0]_i_72_n_0\,
      S(1) => \alu_out_q[0]_i_73_n_0\,
      S(0) => \alu_out_q[0]_i_74_n_0\
    );
\alu_out_q_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_8_n_0\,
      CO(3) => alu_lts,
      CO(2) => \alu_out_q_reg[0]_i_5_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_5_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_9_n_0\,
      DI(2) => \alu_out_q[0]_i_10_n_0\,
      DI(1) => \alu_out_q[0]_i_11_n_0\,
      DI(0) => \alu_out_q[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_13_n_0\,
      S(2) => \alu_out_q[0]_i_14_n_0\,
      S(1) => \alu_out_q[0]_i_15_n_0\,
      S(0) => \alu_out_q[0]_i_16_n_0\
    );
\alu_out_q_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_53_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_53_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_53_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_75_n_0\,
      DI(2) => \alu_out_q[0]_i_76_n_0\,
      DI(1) => \alu_out_q[0]_i_77_n_0\,
      DI(0) => \alu_out_q[0]_i_78_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_79_n_0\,
      S(2) => \alu_out_q[0]_i_80_n_0\,
      S(1) => \alu_out_q[0]_i_81_n_0\,
      S(0) => \alu_out_q[0]_i_82_n_0\
    );
\alu_out_q_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_17_n_0\,
      CO(3) => \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\(3),
      CO(2) => alu_eq,
      CO(1) => \alu_out_q_reg[0]_i_6_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \alu_out_q[0]_i_18_n_0\,
      S(1) => \alu_out_q[0]_i_19_n_0\,
      S(0) => \alu_out_q[0]_i_20_n_0\
    );
\alu_out_q_reg[0]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_66_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_66_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_66_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_83_n_0\,
      DI(2) => \alu_out_q[0]_i_84_n_0\,
      DI(1) => \alu_out_q[0]_i_85_n_0\,
      DI(0) => \alu_out_q[0]_i_86_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_87_n_0\,
      S(2) => \alu_out_q[0]_i_88_n_0\,
      S(1) => \alu_out_q[0]_i_89_n_0\,
      S(0) => \alu_out_q[0]_i_90_n_0\
    );
\alu_out_q_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_21_n_0\,
      CO(3) => alu_ltu,
      CO(2) => \alu_out_q_reg[0]_i_7_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_7_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_22_n_0\,
      DI(2) => \alu_out_q[0]_i_23_n_0\,
      DI(1) => \alu_out_q[0]_i_24_n_0\,
      DI(0) => \alu_out_q[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_26_n_0\,
      S(2) => \alu_out_q[0]_i_27_n_0\,
      S(1) => \alu_out_q[0]_i_28_n_0\,
      S(0) => \alu_out_q[0]_i_29_n_0\
    );
\alu_out_q_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_30_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_8_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_8_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_8_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_31_n_0\,
      DI(2) => \alu_out_q[0]_i_32_n_0\,
      DI(1) => \alu_out_q[0]_i_33_n_0\,
      DI(0) => \alu_out_q[0]_i_34_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_35_n_0\,
      S(2) => \alu_out_q[0]_i_36_n_0\,
      S(1) => \alu_out_q[0]_i_37_n_0\,
      S(0) => \alu_out_q[0]_i_38_n_0\
    );
\alu_out_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[10]_i_1_n_0\,
      Q => alu_out_q(10),
      R => '0'
    );
\alu_out_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[11]_i_1_n_0\,
      Q => alu_out_q(11),
      R => '0'
    );
\alu_out_q_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[7]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[11]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[11]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[11]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[11]\,
      DI(2) => \reg_op1_reg_n_0_[10]\,
      DI(1) => \reg_op1_reg_n_0_[9]\,
      DI(0) => \reg_op1_reg_n_0_[8]\,
      O(3) => \alu_out_q_reg[11]_i_2_n_4\,
      O(2) => \alu_out_q_reg[11]_i_2_n_5\,
      O(1) => \alu_out_q_reg[11]_i_2_n_6\,
      O(0) => \alu_out_q_reg[11]_i_2_n_7\,
      S(3) => \alu_out_q[11]_i_4_n_0\,
      S(2) => \alu_out_q[11]_i_5_n_0\,
      S(1) => \alu_out_q[11]_i_6_n_0\,
      S(0) => \alu_out_q[11]_i_7_n_0\
    );
\alu_out_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[12]_i_1_n_0\,
      Q => alu_out_q(12),
      R => '0'
    );
\alu_out_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[13]_i_1_n_0\,
      Q => alu_out_q(13),
      R => '0'
    );
\alu_out_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[14]_i_1_n_0\,
      Q => alu_out_q(14),
      R => '0'
    );
\alu_out_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[15]_i_1_n_0\,
      Q => alu_out_q(15),
      R => '0'
    );
\alu_out_q_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[11]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[15]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[15]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[15]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[15]\,
      DI(2) => \reg_op1_reg_n_0_[14]\,
      DI(1) => \reg_op1_reg_n_0_[13]\,
      DI(0) => \reg_op1_reg_n_0_[12]\,
      O(3) => \alu_out_q_reg[15]_i_2_n_4\,
      O(2) => \alu_out_q_reg[15]_i_2_n_5\,
      O(1) => \alu_out_q_reg[15]_i_2_n_6\,
      O(0) => \alu_out_q_reg[15]_i_2_n_7\,
      S(3) => \alu_out_q[15]_i_4_n_0\,
      S(2) => \alu_out_q[15]_i_5_n_0\,
      S(1) => \alu_out_q[15]_i_6_n_0\,
      S(0) => \alu_out_q[15]_i_7_n_0\
    );
\alu_out_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[16]_i_1_n_0\,
      Q => alu_out_q(16),
      R => '0'
    );
\alu_out_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[17]_i_1_n_0\,
      Q => alu_out_q(17),
      R => '0'
    );
\alu_out_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[18]_i_1_n_0\,
      Q => alu_out_q(18),
      R => '0'
    );
\alu_out_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[19]_i_1_n_0\,
      Q => alu_out_q(19),
      R => '0'
    );
\alu_out_q_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[15]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[19]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[19]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[19]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[19]\,
      DI(2) => \reg_op1_reg_n_0_[18]\,
      DI(1) => \reg_op1_reg_n_0_[17]\,
      DI(0) => \reg_op1_reg_n_0_[16]\,
      O(3) => \alu_out_q_reg[19]_i_2_n_4\,
      O(2) => \alu_out_q_reg[19]_i_2_n_5\,
      O(1) => \alu_out_q_reg[19]_i_2_n_6\,
      O(0) => \alu_out_q_reg[19]_i_2_n_7\,
      S(3) => \alu_out_q[19]_i_4_n_0\,
      S(2) => \alu_out_q[19]_i_5_n_0\,
      S(1) => \alu_out_q[19]_i_6_n_0\,
      S(0) => \alu_out_q[19]_i_7_n_0\
    );
\alu_out_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[1]_i_1_n_0\,
      Q => alu_out_q(1),
      R => '0'
    );
\alu_out_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[20]_i_1_n_0\,
      Q => alu_out_q(20),
      R => '0'
    );
\alu_out_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[21]_i_1_n_0\,
      Q => alu_out_q(21),
      R => '0'
    );
\alu_out_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[22]_i_1_n_0\,
      Q => alu_out_q(22),
      R => '0'
    );
\alu_out_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[23]_i_1_n_0\,
      Q => alu_out_q(23),
      R => '0'
    );
\alu_out_q_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[19]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[23]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[23]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[23]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[23]\,
      DI(2) => \reg_op1_reg_n_0_[22]\,
      DI(1) => \reg_op1_reg_n_0_[21]\,
      DI(0) => \reg_op1_reg_n_0_[20]\,
      O(3) => \alu_out_q_reg[23]_i_2_n_4\,
      O(2) => \alu_out_q_reg[23]_i_2_n_5\,
      O(1) => \alu_out_q_reg[23]_i_2_n_6\,
      O(0) => \alu_out_q_reg[23]_i_2_n_7\,
      S(3) => \alu_out_q[23]_i_4_n_0\,
      S(2) => \alu_out_q[23]_i_5_n_0\,
      S(1) => \alu_out_q[23]_i_6_n_0\,
      S(0) => \alu_out_q[23]_i_7_n_0\
    );
\alu_out_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[24]_i_1_n_0\,
      Q => alu_out_q(24),
      R => '0'
    );
\alu_out_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[25]_i_1_n_0\,
      Q => alu_out_q(25),
      R => '0'
    );
\alu_out_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[26]_i_1_n_0\,
      Q => alu_out_q(26),
      R => '0'
    );
\alu_out_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[27]_i_1_n_0\,
      Q => alu_out_q(27),
      R => '0'
    );
\alu_out_q_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[23]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[27]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[27]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[27]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[27]\,
      DI(2) => \reg_op1_reg_n_0_[26]\,
      DI(1) => \reg_op1_reg_n_0_[25]\,
      DI(0) => \reg_op1_reg_n_0_[24]\,
      O(3) => \alu_out_q_reg[27]_i_2_n_4\,
      O(2) => \alu_out_q_reg[27]_i_2_n_5\,
      O(1) => \alu_out_q_reg[27]_i_2_n_6\,
      O(0) => \alu_out_q_reg[27]_i_2_n_7\,
      S(3) => \alu_out_q[27]_i_4_n_0\,
      S(2) => \alu_out_q[27]_i_5_n_0\,
      S(1) => \alu_out_q[27]_i_6_n_0\,
      S(0) => \alu_out_q[27]_i_7_n_0\
    );
\alu_out_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[28]_i_1_n_0\,
      Q => alu_out_q(28),
      R => '0'
    );
\alu_out_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[29]_i_1_n_0\,
      Q => alu_out_q(29),
      R => '0'
    );
\alu_out_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[2]_i_1_n_0\,
      Q => alu_out_q(2),
      R => '0'
    );
\alu_out_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[30]_i_1_n_0\,
      Q => alu_out_q(30),
      R => '0'
    );
\alu_out_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[31]_i_1_n_0\,
      Q => alu_out_q(31),
      R => '0'
    );
\alu_out_q_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[27]_i_2_n_0\,
      CO(3) => \NLW_alu_out_q_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \alu_out_q_reg[31]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[31]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_op1_reg_n_0_[30]\,
      DI(1) => \reg_op1_reg_n_0_[29]\,
      DI(0) => \reg_op1_reg_n_0_[28]\,
      O(3) => \alu_out_q_reg[31]_i_2_n_4\,
      O(2) => \alu_out_q_reg[31]_i_2_n_5\,
      O(1) => \alu_out_q_reg[31]_i_2_n_6\,
      O(0) => \alu_out_q_reg[31]_i_2_n_7\,
      S(3) => \alu_out_q[31]_i_4_n_0\,
      S(2) => \alu_out_q[31]_i_5_n_0\,
      S(1) => \alu_out_q[31]_i_6_n_0\,
      S(0) => \alu_out_q[31]_i_7_n_0\
    );
\alu_out_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[3]_i_1_n_0\,
      Q => alu_out_q(3),
      R => '0'
    );
\alu_out_q_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[3]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[3]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[3]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[3]_i_2_n_3\,
      CYINIT => \reg_op1_reg_n_0_[0]\,
      DI(3) => \reg_op1_reg_n_0_[3]\,
      DI(2) => \reg_op1_reg_n_0_[2]\,
      DI(1) => \reg_op1_reg_n_0_[1]\,
      DI(0) => \^instr_sub\,
      O(3) => \alu_out_q_reg[3]_i_2_n_4\,
      O(2) => \alu_out_q_reg[3]_i_2_n_5\,
      O(1) => \alu_out_q_reg[3]_i_2_n_6\,
      O(0) => \alu_out_q_reg[3]_i_2_n_7\,
      S(3) => \alu_out_q[3]_i_4_n_0\,
      S(2) => \alu_out_q[3]_i_5_n_0\,
      S(1) => \alu_out_q[3]_i_6_n_0\,
      S(0) => \alu_out_q[3]_i_7_n_0\
    );
\alu_out_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[4]_i_1_n_0\,
      Q => alu_out_q(4),
      R => '0'
    );
\alu_out_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[5]_i_1_n_0\,
      Q => alu_out_q(5),
      R => '0'
    );
\alu_out_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[6]_i_1_n_0\,
      Q => alu_out_q(6),
      R => '0'
    );
\alu_out_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[7]_i_1_n_0\,
      Q => alu_out_q(7),
      R => '0'
    );
\alu_out_q_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[3]_i_2_n_0\,
      CO(3) => \alu_out_q_reg[7]_i_2_n_0\,
      CO(2) => \alu_out_q_reg[7]_i_2_n_1\,
      CO(1) => \alu_out_q_reg[7]_i_2_n_2\,
      CO(0) => \alu_out_q_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[7]\,
      DI(2) => \reg_op1_reg_n_0_[6]\,
      DI(1) => \reg_op1_reg_n_0_[5]\,
      DI(0) => \reg_op1_reg_n_0_[4]\,
      O(3) => \alu_out_q_reg[7]_i_2_n_4\,
      O(2) => \alu_out_q_reg[7]_i_2_n_5\,
      O(1) => \alu_out_q_reg[7]_i_2_n_6\,
      O(0) => \alu_out_q_reg[7]_i_2_n_7\,
      S(3) => \alu_out_q[7]_i_4_n_0\,
      S(2) => \alu_out_q[7]_i_5_n_0\,
      S(1) => \alu_out_q[7]_i_6_n_0\,
      S(0) => \alu_out_q[7]_i_7_n_0\
    );
\alu_out_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[8]_i_1_n_0\,
      Q => alu_out_q(8),
      R => '0'
    );
\alu_out_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[9]_i_1_n_0\,
      Q => alu_out_q(9),
      R => '0'
    );
clear_prefetched_high_word_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFFFD"
    )
        port map (
      I0 => resetn,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => \^prefetched_high_word_reg_0\,
      I5 => clear_prefetched_high_word_q,
      O => \^clear_prefetched_high_word\
    );
clear_prefetched_high_word_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clear_prefetched_high_word\,
      Q => clear_prefetched_high_word_q,
      R => '0'
    );
compressed_instr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      O => compressed_instr_i_1_n_0
    );
compressed_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => compressed_instr_i_1_n_0,
      Q => \^compressed_instr\,
      R => '0'
    );
\count_cycle[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_cycle_reg(0),
      O => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_7\,
      Q => count_cycle_reg(0),
      R => trap_i_1_n_0
    );
\count_cycle_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_cycle_reg[0]_i_1_n_0\,
      CO(2) => \count_cycle_reg[0]_i_1_n_1\,
      CO(1) => \count_cycle_reg[0]_i_1_n_2\,
      CO(0) => \count_cycle_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_cycle_reg[0]_i_1_n_4\,
      O(2) => \count_cycle_reg[0]_i_1_n_5\,
      O(1) => \count_cycle_reg[0]_i_1_n_6\,
      O(0) => \count_cycle_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_cycle_reg(3 downto 1),
      S(0) => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_5\,
      Q => count_cycle_reg(10),
      R => trap_i_1_n_0
    );
\count_cycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_4\,
      Q => count_cycle_reg(11),
      R => trap_i_1_n_0
    );
\count_cycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_7\,
      Q => count_cycle_reg(12),
      R => trap_i_1_n_0
    );
\count_cycle_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[8]_i_1_n_0\,
      CO(3) => \count_cycle_reg[12]_i_1_n_0\,
      CO(2) => \count_cycle_reg[12]_i_1_n_1\,
      CO(1) => \count_cycle_reg[12]_i_1_n_2\,
      CO(0) => \count_cycle_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[12]_i_1_n_4\,
      O(2) => \count_cycle_reg[12]_i_1_n_5\,
      O(1) => \count_cycle_reg[12]_i_1_n_6\,
      O(0) => \count_cycle_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(15 downto 12)
    );
\count_cycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_6\,
      Q => count_cycle_reg(13),
      R => trap_i_1_n_0
    );
\count_cycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_5\,
      Q => count_cycle_reg(14),
      R => trap_i_1_n_0
    );
\count_cycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_4\,
      Q => count_cycle_reg(15),
      R => trap_i_1_n_0
    );
\count_cycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_7\,
      Q => count_cycle_reg(16),
      R => trap_i_1_n_0
    );
\count_cycle_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[12]_i_1_n_0\,
      CO(3) => \count_cycle_reg[16]_i_1_n_0\,
      CO(2) => \count_cycle_reg[16]_i_1_n_1\,
      CO(1) => \count_cycle_reg[16]_i_1_n_2\,
      CO(0) => \count_cycle_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[16]_i_1_n_4\,
      O(2) => \count_cycle_reg[16]_i_1_n_5\,
      O(1) => \count_cycle_reg[16]_i_1_n_6\,
      O(0) => \count_cycle_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(19 downto 16)
    );
\count_cycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_6\,
      Q => count_cycle_reg(17),
      R => trap_i_1_n_0
    );
\count_cycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_5\,
      Q => count_cycle_reg(18),
      R => trap_i_1_n_0
    );
\count_cycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_4\,
      Q => count_cycle_reg(19),
      R => trap_i_1_n_0
    );
\count_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_6\,
      Q => count_cycle_reg(1),
      R => trap_i_1_n_0
    );
\count_cycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_7\,
      Q => count_cycle_reg(20),
      R => trap_i_1_n_0
    );
\count_cycle_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[16]_i_1_n_0\,
      CO(3) => \count_cycle_reg[20]_i_1_n_0\,
      CO(2) => \count_cycle_reg[20]_i_1_n_1\,
      CO(1) => \count_cycle_reg[20]_i_1_n_2\,
      CO(0) => \count_cycle_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[20]_i_1_n_4\,
      O(2) => \count_cycle_reg[20]_i_1_n_5\,
      O(1) => \count_cycle_reg[20]_i_1_n_6\,
      O(0) => \count_cycle_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(23 downto 20)
    );
\count_cycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_6\,
      Q => count_cycle_reg(21),
      R => trap_i_1_n_0
    );
\count_cycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_5\,
      Q => count_cycle_reg(22),
      R => trap_i_1_n_0
    );
\count_cycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_4\,
      Q => count_cycle_reg(23),
      R => trap_i_1_n_0
    );
\count_cycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_7\,
      Q => count_cycle_reg(24),
      R => trap_i_1_n_0
    );
\count_cycle_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[20]_i_1_n_0\,
      CO(3) => \count_cycle_reg[24]_i_1_n_0\,
      CO(2) => \count_cycle_reg[24]_i_1_n_1\,
      CO(1) => \count_cycle_reg[24]_i_1_n_2\,
      CO(0) => \count_cycle_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[24]_i_1_n_4\,
      O(2) => \count_cycle_reg[24]_i_1_n_5\,
      O(1) => \count_cycle_reg[24]_i_1_n_6\,
      O(0) => \count_cycle_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(27 downto 24)
    );
\count_cycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_6\,
      Q => count_cycle_reg(25),
      R => trap_i_1_n_0
    );
\count_cycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_5\,
      Q => count_cycle_reg(26),
      R => trap_i_1_n_0
    );
\count_cycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_4\,
      Q => count_cycle_reg(27),
      R => trap_i_1_n_0
    );
\count_cycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_7\,
      Q => count_cycle_reg(28),
      R => trap_i_1_n_0
    );
\count_cycle_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[24]_i_1_n_0\,
      CO(3) => \count_cycle_reg[28]_i_1_n_0\,
      CO(2) => \count_cycle_reg[28]_i_1_n_1\,
      CO(1) => \count_cycle_reg[28]_i_1_n_2\,
      CO(0) => \count_cycle_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[28]_i_1_n_4\,
      O(2) => \count_cycle_reg[28]_i_1_n_5\,
      O(1) => \count_cycle_reg[28]_i_1_n_6\,
      O(0) => \count_cycle_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(31 downto 28)
    );
\count_cycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_6\,
      Q => count_cycle_reg(29),
      R => trap_i_1_n_0
    );
\count_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_5\,
      Q => count_cycle_reg(2),
      R => trap_i_1_n_0
    );
\count_cycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_5\,
      Q => count_cycle_reg(30),
      R => trap_i_1_n_0
    );
\count_cycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_4\,
      Q => count_cycle_reg(31),
      R => trap_i_1_n_0
    );
\count_cycle_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_7\,
      Q => count_cycle_reg(32),
      R => trap_i_1_n_0
    );
\count_cycle_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[28]_i_1_n_0\,
      CO(3) => \count_cycle_reg[32]_i_1_n_0\,
      CO(2) => \count_cycle_reg[32]_i_1_n_1\,
      CO(1) => \count_cycle_reg[32]_i_1_n_2\,
      CO(0) => \count_cycle_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[32]_i_1_n_4\,
      O(2) => \count_cycle_reg[32]_i_1_n_5\,
      O(1) => \count_cycle_reg[32]_i_1_n_6\,
      O(0) => \count_cycle_reg[32]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(35 downto 32)
    );
\count_cycle_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_6\,
      Q => count_cycle_reg(33),
      R => trap_i_1_n_0
    );
\count_cycle_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_5\,
      Q => count_cycle_reg(34),
      R => trap_i_1_n_0
    );
\count_cycle_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_4\,
      Q => count_cycle_reg(35),
      R => trap_i_1_n_0
    );
\count_cycle_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_7\,
      Q => count_cycle_reg(36),
      R => trap_i_1_n_0
    );
\count_cycle_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[32]_i_1_n_0\,
      CO(3) => \count_cycle_reg[36]_i_1_n_0\,
      CO(2) => \count_cycle_reg[36]_i_1_n_1\,
      CO(1) => \count_cycle_reg[36]_i_1_n_2\,
      CO(0) => \count_cycle_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[36]_i_1_n_4\,
      O(2) => \count_cycle_reg[36]_i_1_n_5\,
      O(1) => \count_cycle_reg[36]_i_1_n_6\,
      O(0) => \count_cycle_reg[36]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(39 downto 36)
    );
\count_cycle_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_6\,
      Q => count_cycle_reg(37),
      R => trap_i_1_n_0
    );
\count_cycle_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_5\,
      Q => count_cycle_reg(38),
      R => trap_i_1_n_0
    );
\count_cycle_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_4\,
      Q => count_cycle_reg(39),
      R => trap_i_1_n_0
    );
\count_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_4\,
      Q => count_cycle_reg(3),
      R => trap_i_1_n_0
    );
\count_cycle_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_7\,
      Q => count_cycle_reg(40),
      R => trap_i_1_n_0
    );
\count_cycle_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[36]_i_1_n_0\,
      CO(3) => \count_cycle_reg[40]_i_1_n_0\,
      CO(2) => \count_cycle_reg[40]_i_1_n_1\,
      CO(1) => \count_cycle_reg[40]_i_1_n_2\,
      CO(0) => \count_cycle_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[40]_i_1_n_4\,
      O(2) => \count_cycle_reg[40]_i_1_n_5\,
      O(1) => \count_cycle_reg[40]_i_1_n_6\,
      O(0) => \count_cycle_reg[40]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(43 downto 40)
    );
\count_cycle_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_6\,
      Q => count_cycle_reg(41),
      R => trap_i_1_n_0
    );
\count_cycle_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_5\,
      Q => count_cycle_reg(42),
      R => trap_i_1_n_0
    );
\count_cycle_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_4\,
      Q => count_cycle_reg(43),
      R => trap_i_1_n_0
    );
\count_cycle_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_7\,
      Q => count_cycle_reg(44),
      R => trap_i_1_n_0
    );
\count_cycle_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[40]_i_1_n_0\,
      CO(3) => \count_cycle_reg[44]_i_1_n_0\,
      CO(2) => \count_cycle_reg[44]_i_1_n_1\,
      CO(1) => \count_cycle_reg[44]_i_1_n_2\,
      CO(0) => \count_cycle_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[44]_i_1_n_4\,
      O(2) => \count_cycle_reg[44]_i_1_n_5\,
      O(1) => \count_cycle_reg[44]_i_1_n_6\,
      O(0) => \count_cycle_reg[44]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(47 downto 44)
    );
\count_cycle_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_6\,
      Q => count_cycle_reg(45),
      R => trap_i_1_n_0
    );
\count_cycle_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_5\,
      Q => count_cycle_reg(46),
      R => trap_i_1_n_0
    );
\count_cycle_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_4\,
      Q => count_cycle_reg(47),
      R => trap_i_1_n_0
    );
\count_cycle_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_7\,
      Q => count_cycle_reg(48),
      R => trap_i_1_n_0
    );
\count_cycle_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[44]_i_1_n_0\,
      CO(3) => \count_cycle_reg[48]_i_1_n_0\,
      CO(2) => \count_cycle_reg[48]_i_1_n_1\,
      CO(1) => \count_cycle_reg[48]_i_1_n_2\,
      CO(0) => \count_cycle_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[48]_i_1_n_4\,
      O(2) => \count_cycle_reg[48]_i_1_n_5\,
      O(1) => \count_cycle_reg[48]_i_1_n_6\,
      O(0) => \count_cycle_reg[48]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(51 downto 48)
    );
\count_cycle_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_6\,
      Q => count_cycle_reg(49),
      R => trap_i_1_n_0
    );
\count_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_7\,
      Q => count_cycle_reg(4),
      R => trap_i_1_n_0
    );
\count_cycle_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[0]_i_1_n_0\,
      CO(3) => \count_cycle_reg[4]_i_1_n_0\,
      CO(2) => \count_cycle_reg[4]_i_1_n_1\,
      CO(1) => \count_cycle_reg[4]_i_1_n_2\,
      CO(0) => \count_cycle_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[4]_i_1_n_4\,
      O(2) => \count_cycle_reg[4]_i_1_n_5\,
      O(1) => \count_cycle_reg[4]_i_1_n_6\,
      O(0) => \count_cycle_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(7 downto 4)
    );
\count_cycle_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_5\,
      Q => count_cycle_reg(50),
      R => trap_i_1_n_0
    );
\count_cycle_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_4\,
      Q => count_cycle_reg(51),
      R => trap_i_1_n_0
    );
\count_cycle_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_7\,
      Q => count_cycle_reg(52),
      R => trap_i_1_n_0
    );
\count_cycle_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[48]_i_1_n_0\,
      CO(3) => \count_cycle_reg[52]_i_1_n_0\,
      CO(2) => \count_cycle_reg[52]_i_1_n_1\,
      CO(1) => \count_cycle_reg[52]_i_1_n_2\,
      CO(0) => \count_cycle_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[52]_i_1_n_4\,
      O(2) => \count_cycle_reg[52]_i_1_n_5\,
      O(1) => \count_cycle_reg[52]_i_1_n_6\,
      O(0) => \count_cycle_reg[52]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(55 downto 52)
    );
\count_cycle_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_6\,
      Q => count_cycle_reg(53),
      R => trap_i_1_n_0
    );
\count_cycle_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_5\,
      Q => count_cycle_reg(54),
      R => trap_i_1_n_0
    );
\count_cycle_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_4\,
      Q => count_cycle_reg(55),
      R => trap_i_1_n_0
    );
\count_cycle_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_7\,
      Q => count_cycle_reg(56),
      R => trap_i_1_n_0
    );
\count_cycle_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[52]_i_1_n_0\,
      CO(3) => \count_cycle_reg[56]_i_1_n_0\,
      CO(2) => \count_cycle_reg[56]_i_1_n_1\,
      CO(1) => \count_cycle_reg[56]_i_1_n_2\,
      CO(0) => \count_cycle_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[56]_i_1_n_4\,
      O(2) => \count_cycle_reg[56]_i_1_n_5\,
      O(1) => \count_cycle_reg[56]_i_1_n_6\,
      O(0) => \count_cycle_reg[56]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(59 downto 56)
    );
\count_cycle_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_6\,
      Q => count_cycle_reg(57),
      R => trap_i_1_n_0
    );
\count_cycle_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_5\,
      Q => count_cycle_reg(58),
      R => trap_i_1_n_0
    );
\count_cycle_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_4\,
      Q => count_cycle_reg(59),
      R => trap_i_1_n_0
    );
\count_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_6\,
      Q => count_cycle_reg(5),
      R => trap_i_1_n_0
    );
\count_cycle_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_7\,
      Q => count_cycle_reg(60),
      R => trap_i_1_n_0
    );
\count_cycle_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_cycle_reg[60]_i_1_n_1\,
      CO(1) => \count_cycle_reg[60]_i_1_n_2\,
      CO(0) => \count_cycle_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[60]_i_1_n_4\,
      O(2) => \count_cycle_reg[60]_i_1_n_5\,
      O(1) => \count_cycle_reg[60]_i_1_n_6\,
      O(0) => \count_cycle_reg[60]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(63 downto 60)
    );
\count_cycle_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_6\,
      Q => count_cycle_reg(61),
      R => trap_i_1_n_0
    );
\count_cycle_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_5\,
      Q => count_cycle_reg(62),
      R => trap_i_1_n_0
    );
\count_cycle_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_4\,
      Q => count_cycle_reg(63),
      R => trap_i_1_n_0
    );
\count_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_5\,
      Q => count_cycle_reg(6),
      R => trap_i_1_n_0
    );
\count_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_4\,
      Q => count_cycle_reg(7),
      R => trap_i_1_n_0
    );
\count_cycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_7\,
      Q => count_cycle_reg(8),
      R => trap_i_1_n_0
    );
\count_cycle_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[4]_i_1_n_0\,
      CO(3) => \count_cycle_reg[8]_i_1_n_0\,
      CO(2) => \count_cycle_reg[8]_i_1_n_1\,
      CO(1) => \count_cycle_reg[8]_i_1_n_2\,
      CO(0) => \count_cycle_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[8]_i_1_n_4\,
      O(2) => \count_cycle_reg[8]_i_1_n_5\,
      O(1) => \count_cycle_reg[8]_i_1_n_6\,
      O(0) => \count_cycle_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(11 downto 8)
    );
\count_cycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_6\,
      Q => count_cycle_reg(9),
      R => trap_i_1_n_0
    );
\count_instr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => instr_waitirq,
      I3 => \^decoder_trigger_reg_0\,
      O => \^irq_delay\
    );
\count_instr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_instr_reg(0),
      O => \count_instr[0]_i_3_n_0\
    );
\count_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[0]_i_2_n_7\,
      Q => count_instr_reg(0),
      R => trap_i_1_n_0
    );
\count_instr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_instr_reg[0]_i_2_n_0\,
      CO(2) => \count_instr_reg[0]_i_2_n_1\,
      CO(1) => \count_instr_reg[0]_i_2_n_2\,
      CO(0) => \count_instr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_instr_reg[0]_i_2_n_4\,
      O(2) => \count_instr_reg[0]_i_2_n_5\,
      O(1) => \count_instr_reg[0]_i_2_n_6\,
      O(0) => \count_instr_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_instr_reg(3 downto 1),
      S(0) => \count_instr[0]_i_3_n_0\
    );
\count_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[8]_i_1_n_5\,
      Q => count_instr_reg(10),
      R => trap_i_1_n_0
    );
\count_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[8]_i_1_n_4\,
      Q => count_instr_reg(11),
      R => trap_i_1_n_0
    );
\count_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[12]_i_1_n_7\,
      Q => count_instr_reg(12),
      R => trap_i_1_n_0
    );
\count_instr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[8]_i_1_n_0\,
      CO(3) => \count_instr_reg[12]_i_1_n_0\,
      CO(2) => \count_instr_reg[12]_i_1_n_1\,
      CO(1) => \count_instr_reg[12]_i_1_n_2\,
      CO(0) => \count_instr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[12]_i_1_n_4\,
      O(2) => \count_instr_reg[12]_i_1_n_5\,
      O(1) => \count_instr_reg[12]_i_1_n_6\,
      O(0) => \count_instr_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(15 downto 12)
    );
\count_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[12]_i_1_n_6\,
      Q => count_instr_reg(13),
      R => trap_i_1_n_0
    );
\count_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[12]_i_1_n_5\,
      Q => count_instr_reg(14),
      R => trap_i_1_n_0
    );
\count_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[12]_i_1_n_4\,
      Q => count_instr_reg(15),
      R => trap_i_1_n_0
    );
\count_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[16]_i_1_n_7\,
      Q => count_instr_reg(16),
      R => trap_i_1_n_0
    );
\count_instr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[12]_i_1_n_0\,
      CO(3) => \count_instr_reg[16]_i_1_n_0\,
      CO(2) => \count_instr_reg[16]_i_1_n_1\,
      CO(1) => \count_instr_reg[16]_i_1_n_2\,
      CO(0) => \count_instr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[16]_i_1_n_4\,
      O(2) => \count_instr_reg[16]_i_1_n_5\,
      O(1) => \count_instr_reg[16]_i_1_n_6\,
      O(0) => \count_instr_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(19 downto 16)
    );
\count_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[16]_i_1_n_6\,
      Q => count_instr_reg(17),
      R => trap_i_1_n_0
    );
\count_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[16]_i_1_n_5\,
      Q => count_instr_reg(18),
      R => trap_i_1_n_0
    );
\count_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[16]_i_1_n_4\,
      Q => count_instr_reg(19),
      R => trap_i_1_n_0
    );
\count_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[0]_i_2_n_6\,
      Q => count_instr_reg(1),
      R => trap_i_1_n_0
    );
\count_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[20]_i_1_n_7\,
      Q => count_instr_reg(20),
      R => trap_i_1_n_0
    );
\count_instr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[16]_i_1_n_0\,
      CO(3) => \count_instr_reg[20]_i_1_n_0\,
      CO(2) => \count_instr_reg[20]_i_1_n_1\,
      CO(1) => \count_instr_reg[20]_i_1_n_2\,
      CO(0) => \count_instr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[20]_i_1_n_4\,
      O(2) => \count_instr_reg[20]_i_1_n_5\,
      O(1) => \count_instr_reg[20]_i_1_n_6\,
      O(0) => \count_instr_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(23 downto 20)
    );
\count_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[20]_i_1_n_6\,
      Q => count_instr_reg(21),
      R => trap_i_1_n_0
    );
\count_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[20]_i_1_n_5\,
      Q => count_instr_reg(22),
      R => trap_i_1_n_0
    );
\count_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[20]_i_1_n_4\,
      Q => count_instr_reg(23),
      R => trap_i_1_n_0
    );
\count_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[24]_i_1_n_7\,
      Q => count_instr_reg(24),
      R => trap_i_1_n_0
    );
\count_instr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[20]_i_1_n_0\,
      CO(3) => \count_instr_reg[24]_i_1_n_0\,
      CO(2) => \count_instr_reg[24]_i_1_n_1\,
      CO(1) => \count_instr_reg[24]_i_1_n_2\,
      CO(0) => \count_instr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[24]_i_1_n_4\,
      O(2) => \count_instr_reg[24]_i_1_n_5\,
      O(1) => \count_instr_reg[24]_i_1_n_6\,
      O(0) => \count_instr_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(27 downto 24)
    );
\count_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[24]_i_1_n_6\,
      Q => count_instr_reg(25),
      R => trap_i_1_n_0
    );
\count_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[24]_i_1_n_5\,
      Q => count_instr_reg(26),
      R => trap_i_1_n_0
    );
\count_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[24]_i_1_n_4\,
      Q => count_instr_reg(27),
      R => trap_i_1_n_0
    );
\count_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[28]_i_1_n_7\,
      Q => count_instr_reg(28),
      R => trap_i_1_n_0
    );
\count_instr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[24]_i_1_n_0\,
      CO(3) => \count_instr_reg[28]_i_1_n_0\,
      CO(2) => \count_instr_reg[28]_i_1_n_1\,
      CO(1) => \count_instr_reg[28]_i_1_n_2\,
      CO(0) => \count_instr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[28]_i_1_n_4\,
      O(2) => \count_instr_reg[28]_i_1_n_5\,
      O(1) => \count_instr_reg[28]_i_1_n_6\,
      O(0) => \count_instr_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(31 downto 28)
    );
\count_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[28]_i_1_n_6\,
      Q => count_instr_reg(29),
      R => trap_i_1_n_0
    );
\count_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[0]_i_2_n_5\,
      Q => count_instr_reg(2),
      R => trap_i_1_n_0
    );
\count_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[28]_i_1_n_5\,
      Q => count_instr_reg(30),
      R => trap_i_1_n_0
    );
\count_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[28]_i_1_n_4\,
      Q => count_instr_reg(31),
      R => trap_i_1_n_0
    );
\count_instr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[32]_i_1_n_7\,
      Q => count_instr_reg(32),
      R => trap_i_1_n_0
    );
\count_instr_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[28]_i_1_n_0\,
      CO(3) => \count_instr_reg[32]_i_1_n_0\,
      CO(2) => \count_instr_reg[32]_i_1_n_1\,
      CO(1) => \count_instr_reg[32]_i_1_n_2\,
      CO(0) => \count_instr_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[32]_i_1_n_4\,
      O(2) => \count_instr_reg[32]_i_1_n_5\,
      O(1) => \count_instr_reg[32]_i_1_n_6\,
      O(0) => \count_instr_reg[32]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(35 downto 32)
    );
\count_instr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[32]_i_1_n_6\,
      Q => count_instr_reg(33),
      R => trap_i_1_n_0
    );
\count_instr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[32]_i_1_n_5\,
      Q => count_instr_reg(34),
      R => trap_i_1_n_0
    );
\count_instr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[32]_i_1_n_4\,
      Q => count_instr_reg(35),
      R => trap_i_1_n_0
    );
\count_instr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[36]_i_1_n_7\,
      Q => count_instr_reg(36),
      R => trap_i_1_n_0
    );
\count_instr_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[32]_i_1_n_0\,
      CO(3) => \count_instr_reg[36]_i_1_n_0\,
      CO(2) => \count_instr_reg[36]_i_1_n_1\,
      CO(1) => \count_instr_reg[36]_i_1_n_2\,
      CO(0) => \count_instr_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[36]_i_1_n_4\,
      O(2) => \count_instr_reg[36]_i_1_n_5\,
      O(1) => \count_instr_reg[36]_i_1_n_6\,
      O(0) => \count_instr_reg[36]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(39 downto 36)
    );
\count_instr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[36]_i_1_n_6\,
      Q => count_instr_reg(37),
      R => trap_i_1_n_0
    );
\count_instr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[36]_i_1_n_5\,
      Q => count_instr_reg(38),
      R => trap_i_1_n_0
    );
\count_instr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[36]_i_1_n_4\,
      Q => count_instr_reg(39),
      R => trap_i_1_n_0
    );
\count_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[0]_i_2_n_4\,
      Q => count_instr_reg(3),
      R => trap_i_1_n_0
    );
\count_instr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[40]_i_1_n_7\,
      Q => count_instr_reg(40),
      R => trap_i_1_n_0
    );
\count_instr_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[36]_i_1_n_0\,
      CO(3) => \count_instr_reg[40]_i_1_n_0\,
      CO(2) => \count_instr_reg[40]_i_1_n_1\,
      CO(1) => \count_instr_reg[40]_i_1_n_2\,
      CO(0) => \count_instr_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[40]_i_1_n_4\,
      O(2) => \count_instr_reg[40]_i_1_n_5\,
      O(1) => \count_instr_reg[40]_i_1_n_6\,
      O(0) => \count_instr_reg[40]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(43 downto 40)
    );
\count_instr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[40]_i_1_n_6\,
      Q => count_instr_reg(41),
      R => trap_i_1_n_0
    );
\count_instr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[40]_i_1_n_5\,
      Q => count_instr_reg(42),
      R => trap_i_1_n_0
    );
\count_instr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[40]_i_1_n_4\,
      Q => count_instr_reg(43),
      R => trap_i_1_n_0
    );
\count_instr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[44]_i_1_n_7\,
      Q => count_instr_reg(44),
      R => trap_i_1_n_0
    );
\count_instr_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[40]_i_1_n_0\,
      CO(3) => \count_instr_reg[44]_i_1_n_0\,
      CO(2) => \count_instr_reg[44]_i_1_n_1\,
      CO(1) => \count_instr_reg[44]_i_1_n_2\,
      CO(0) => \count_instr_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[44]_i_1_n_4\,
      O(2) => \count_instr_reg[44]_i_1_n_5\,
      O(1) => \count_instr_reg[44]_i_1_n_6\,
      O(0) => \count_instr_reg[44]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(47 downto 44)
    );
\count_instr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[44]_i_1_n_6\,
      Q => count_instr_reg(45),
      R => trap_i_1_n_0
    );
\count_instr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[44]_i_1_n_5\,
      Q => count_instr_reg(46),
      R => trap_i_1_n_0
    );
\count_instr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[44]_i_1_n_4\,
      Q => count_instr_reg(47),
      R => trap_i_1_n_0
    );
\count_instr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[48]_i_1_n_7\,
      Q => count_instr_reg(48),
      R => trap_i_1_n_0
    );
\count_instr_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[44]_i_1_n_0\,
      CO(3) => \count_instr_reg[48]_i_1_n_0\,
      CO(2) => \count_instr_reg[48]_i_1_n_1\,
      CO(1) => \count_instr_reg[48]_i_1_n_2\,
      CO(0) => \count_instr_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[48]_i_1_n_4\,
      O(2) => \count_instr_reg[48]_i_1_n_5\,
      O(1) => \count_instr_reg[48]_i_1_n_6\,
      O(0) => \count_instr_reg[48]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(51 downto 48)
    );
\count_instr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[48]_i_1_n_6\,
      Q => count_instr_reg(49),
      R => trap_i_1_n_0
    );
\count_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[4]_i_1_n_7\,
      Q => count_instr_reg(4),
      R => trap_i_1_n_0
    );
\count_instr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[0]_i_2_n_0\,
      CO(3) => \count_instr_reg[4]_i_1_n_0\,
      CO(2) => \count_instr_reg[4]_i_1_n_1\,
      CO(1) => \count_instr_reg[4]_i_1_n_2\,
      CO(0) => \count_instr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[4]_i_1_n_4\,
      O(2) => \count_instr_reg[4]_i_1_n_5\,
      O(1) => \count_instr_reg[4]_i_1_n_6\,
      O(0) => \count_instr_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(7 downto 4)
    );
\count_instr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[48]_i_1_n_5\,
      Q => count_instr_reg(50),
      R => trap_i_1_n_0
    );
\count_instr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[48]_i_1_n_4\,
      Q => count_instr_reg(51),
      R => trap_i_1_n_0
    );
\count_instr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[52]_i_1_n_7\,
      Q => count_instr_reg(52),
      R => trap_i_1_n_0
    );
\count_instr_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[48]_i_1_n_0\,
      CO(3) => \count_instr_reg[52]_i_1_n_0\,
      CO(2) => \count_instr_reg[52]_i_1_n_1\,
      CO(1) => \count_instr_reg[52]_i_1_n_2\,
      CO(0) => \count_instr_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[52]_i_1_n_4\,
      O(2) => \count_instr_reg[52]_i_1_n_5\,
      O(1) => \count_instr_reg[52]_i_1_n_6\,
      O(0) => \count_instr_reg[52]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(55 downto 52)
    );
\count_instr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[52]_i_1_n_6\,
      Q => count_instr_reg(53),
      R => trap_i_1_n_0
    );
\count_instr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[52]_i_1_n_5\,
      Q => count_instr_reg(54),
      R => trap_i_1_n_0
    );
\count_instr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[52]_i_1_n_4\,
      Q => count_instr_reg(55),
      R => trap_i_1_n_0
    );
\count_instr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[56]_i_1_n_7\,
      Q => count_instr_reg(56),
      R => trap_i_1_n_0
    );
\count_instr_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[52]_i_1_n_0\,
      CO(3) => \count_instr_reg[56]_i_1_n_0\,
      CO(2) => \count_instr_reg[56]_i_1_n_1\,
      CO(1) => \count_instr_reg[56]_i_1_n_2\,
      CO(0) => \count_instr_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[56]_i_1_n_4\,
      O(2) => \count_instr_reg[56]_i_1_n_5\,
      O(1) => \count_instr_reg[56]_i_1_n_6\,
      O(0) => \count_instr_reg[56]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(59 downto 56)
    );
\count_instr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[56]_i_1_n_6\,
      Q => count_instr_reg(57),
      R => trap_i_1_n_0
    );
\count_instr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[56]_i_1_n_5\,
      Q => count_instr_reg(58),
      R => trap_i_1_n_0
    );
\count_instr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[56]_i_1_n_4\,
      Q => count_instr_reg(59),
      R => trap_i_1_n_0
    );
\count_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[4]_i_1_n_6\,
      Q => count_instr_reg(5),
      R => trap_i_1_n_0
    );
\count_instr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[60]_i_1_n_7\,
      Q => count_instr_reg(60),
      R => trap_i_1_n_0
    );
\count_instr_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_instr_reg[60]_i_1_n_1\,
      CO(1) => \count_instr_reg[60]_i_1_n_2\,
      CO(0) => \count_instr_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[60]_i_1_n_4\,
      O(2) => \count_instr_reg[60]_i_1_n_5\,
      O(1) => \count_instr_reg[60]_i_1_n_6\,
      O(0) => \count_instr_reg[60]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(63 downto 60)
    );
\count_instr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[60]_i_1_n_6\,
      Q => count_instr_reg(61),
      R => trap_i_1_n_0
    );
\count_instr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[60]_i_1_n_5\,
      Q => count_instr_reg(62),
      R => trap_i_1_n_0
    );
\count_instr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[60]_i_1_n_4\,
      Q => count_instr_reg(63),
      R => trap_i_1_n_0
    );
\count_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[4]_i_1_n_5\,
      Q => count_instr_reg(6),
      R => trap_i_1_n_0
    );
\count_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[4]_i_1_n_4\,
      Q => count_instr_reg(7),
      R => trap_i_1_n_0
    );
\count_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[8]_i_1_n_7\,
      Q => count_instr_reg(8),
      R => trap_i_1_n_0
    );
\count_instr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[4]_i_1_n_0\,
      CO(3) => \count_instr_reg[8]_i_1_n_0\,
      CO(2) => \count_instr_reg[8]_i_1_n_1\,
      CO(1) => \count_instr_reg[8]_i_1_n_2\,
      CO(0) => \count_instr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[8]_i_1_n_4\,
      O(2) => \count_instr_reg[8]_i_1_n_5\,
      O(1) => \count_instr_reg[8]_i_1_n_6\,
      O(0) => \count_instr_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(11 downto 8)
    );
\count_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^irq_delay\,
      D => \count_instr_reg[8]_i_1_n_6\,
      Q => count_instr_reg(9),
      R => trap_i_1_n_0
    );
\cpu_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \cpu_state[3]_i_3_n_0\,
      I1 => \cpu_state[7]_i_5_n_0\,
      I2 => resetn,
      I3 => \^q\(2),
      O => \cpu_state[0]_i_1_n_0\
    );
\cpu_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[6]_i_3_n_0\,
      I2 => \cpu_state[1]_i_2_n_0\,
      I3 => \cpu_state[7]_i_5_n_0\,
      I4 => is_lb_lh_lw_lbu_lhu,
      I5 => \cpu_state[7]_i_7_n_0\,
      O => cpu_state0_out(1)
    );
\cpu_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => is_lui_auipc_jal,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_sb_sh_sw,
      I3 => \^q\(2),
      I4 => resetn,
      O => \cpu_state[1]_i_2_n_0\
    );
\cpu_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00020000"
    )
        port map (
      I0 => \cpu_state[3]_i_7_n_0\,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => \cpu_state[2]_i_2_n_0\,
      I3 => \cpu_state[7]_i_7_n_0\,
      I4 => \cpu_state[3]_i_2_n_0\,
      I5 => is_slli_srli_srai,
      O => cpu_state0_out(2)
    );
\cpu_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \cpu_state[6]_i_5_n_0\,
      I1 => instr_timer,
      I2 => instr_maskirq,
      I3 => \^instr_retirq\,
      I4 => is_sll_srl_sra,
      O => \cpu_state[2]_i_2_n_0\
    );
\cpu_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555500000000"
    )
        port map (
      I0 => \cpu_state[3]_i_2_n_0\,
      I1 => \cpu_state[3]_i_3_n_0\,
      I2 => \cpu_state[3]_i_4_n_0\,
      I3 => \cpu_state[3]_i_5_n_0\,
      I4 => \cpu_state[3]_i_6_n_0\,
      I5 => \cpu_state[3]_i_7_n_0\,
      O => \cpu_state[3]_i_1_n_0\
    );
\cpu_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_lui_auipc_jal,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      O => \cpu_state[3]_i_2_n_0\
    );
\cpu_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => \cpu_state[7]_i_7_n_0\,
      O => \cpu_state[3]_i_3_n_0\
    );
\cpu_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => instr_maskirq,
      I2 => instr_timer,
      I3 => instr_setq,
      I4 => instr_getq,
      O => \cpu_state[3]_i_4_n_0\
    );
\cpu_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdinstrh,
      I2 => instr_rdcycle,
      I3 => instr_rdcycleh,
      I4 => is_sll_srl_sra,
      I5 => is_sb_sh_sw,
      O => \cpu_state[3]_i_5_n_0\
    );
\cpu_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      O => \cpu_state[3]_i_6_n_0\
    );
\cpu_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => resetn,
      I2 => \cpu_state[7]_i_5_n_0\,
      O => \cpu_state[3]_i_7_n_0\
    );
\cpu_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(3),
      I1 => resetn,
      I2 => \cpu_state[7]_i_5_n_0\,
      O => cpu_state0_out(5)
    );
\cpu_state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => instr_maskirq,
      I2 => instr_timer,
      I3 => \cpu_state[6]_i_5_n_0\,
      O => \cpu_state[6]_i_3_n_0\
    );
\cpu_state[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => resetn,
      O => \cpu_state[6]_i_4_n_0\
    );
\cpu_state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => instr_rdinstrh,
      I2 => instr_rdcycle,
      I3 => instr_rdcycleh,
      I4 => instr_setq,
      I5 => instr_getq,
      O => \cpu_state[6]_i_5_n_0\
    );
\cpu_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => instr_bge,
      I1 => instr_bltu,
      I2 => instr_rdcycle,
      I3 => instr_rdcycleh,
      I4 => \alu_out_q[31]_i_8_n_0\,
      I5 => \alu_out_q[30]_i_3_n_0\,
      O => \cpu_state[7]_i_10_n_0\
    );
\cpu_state[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_bne,
      I1 => instr_rdinstrh,
      I2 => instr_xori,
      I3 => instr_beq,
      I4 => \cpu_state[7]_i_17_n_0\,
      O => \cpu_state[7]_i_11_n_0\
    );
\cpu_state[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^instr_lb\,
      I1 => instr_sb,
      I2 => instr_waitirq,
      I3 => instr_rdinstr,
      I4 => \cpu_state[7]_i_18_n_0\,
      O => \cpu_state[7]_i_12_n_0\
    );
\cpu_state[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \reg_op1[27]_i_6_n_0\,
      I1 => instr_lw,
      I2 => instr_lbu,
      I3 => instr_lhu,
      I4 => is_compare_i_2_n_0,
      I5 => \cpu_state[7]_i_19_n_0\,
      O => \cpu_state[7]_i_13_n_0\
    );
\cpu_state[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_maskirq,
      I2 => \^instr_retirq\,
      O => \cpu_state[7]_i_14_n_0\
    );
\cpu_state[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      O => \cpu_state[7]_i_16_n_0\
    );
\cpu_state[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_bgeu,
      I1 => instr_slli,
      I2 => instr_blt,
      I3 => \^instr_lh\,
      O => \cpu_state[7]_i_17_n_0\
    );
\cpu_state[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sh,
      I1 => instr_sll,
      I2 => instr_sw,
      I3 => instr_xor,
      O => \cpu_state[7]_i_18_n_0\
    );
\cpu_state[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^instr_add\,
      I1 => \^instr_addi\,
      I2 => \^instr_sub\,
      O => \cpu_state[7]_i_19_n_0\
    );
\cpu_state[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^resetn_0\,
      I3 => \^mem_do_prefetch_reg_0\,
      O => \cpu_state[7]_i_3_n_0\
    );
\cpu_state[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^irq_active_reg_0\,
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => \irq_pending[2]_i_3_n_0\,
      O => \cpu_state[7]_i_5_n_0\
    );
\cpu_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^instr_jalr_reg_0\,
      I1 => \cpu_state[7]_i_10_n_0\,
      I2 => \cpu_state[3]_i_4_n_0\,
      I3 => \cpu_state[7]_i_11_n_0\,
      I4 => \cpu_state[7]_i_12_n_0\,
      I5 => \cpu_state[7]_i_13_n_0\,
      O => \cpu_state[7]_i_7_n_0\
    );
\cpu_state[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[1]\,
      I1 => \reg_sh_reg_n_0_[4]\,
      I2 => \reg_sh_reg_n_0_[3]\,
      I3 => \reg_sh_reg_n_0_[2]\,
      I4 => \reg_sh_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \cpu_state[7]_i_9_n_0\
    );
\cpu_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => \cpu_state[0]_i_1_n_0\,
      Q => \cpu_state_reg_n_0_[0]\,
      R => '0'
    );
\cpu_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => cpu_state0_out(1),
      Q => \^q\(0),
      R => '0'
    );
\cpu_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => cpu_state0_out(2),
      Q => \cpu_state_reg_n_0_[2]\,
      R => '0'
    );
\cpu_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => \cpu_state[3]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\cpu_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => cpu_state0_out(5),
      Q => \^q\(2),
      R => '0'
    );
\cpu_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => cpu_state0_out(6),
      Q => \^q\(3),
      R => '0'
    );
\cpu_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => pcpi_mul_n_0,
      D => cpu_state0_out(7),
      Q => \cpu_state_reg_n_0_[7]\,
      R => '0'
    );
cpuregs_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_0_2_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_0_2_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_0_2_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(0),
      DOB => reg_sh1(1),
      DOC => reg_sh1(2),
      DOD => NLW_cpuregs_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(0),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[0]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_1_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \^q\(1),
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \cpu_state_reg_n_0_[7]\,
      I5 => \^q\(2),
      O => cpuregs_reg_r1_0_63_0_2_i_10_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => latched_rd(1),
      I1 => latched_rd(0),
      I2 => latched_rd(4),
      I3 => latched_rd(5),
      I4 => latched_rd(2),
      I5 => latched_rd(3),
      O => cpuregs_reg_r1_0_63_0_2_i_11_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(1),
      I1 => \irq_mask_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_0_2_i_12_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cpuregs_reg_r1_0_63_0_2_i_13_n_0,
      CO(2) => cpuregs_reg_r1_0_63_0_2_i_13_n_1,
      CO(1) => cpuregs_reg_r1_0_63_0_2_i_13_n_2,
      CO(0) => cpuregs_reg_r1_0_63_0_2_i_13_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_pc_reg_n_0_[2]\,
      DI(1) => \reg_pc_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => cpuregs_reg_r1_0_63_0_2_i_13_n_4,
      O(2) => cpuregs_reg_r1_0_63_0_2_i_13_n_5,
      O(1) => cpuregs_reg_r1_0_63_0_2_i_13_n_6,
      O(0) => NLW_cpuregs_reg_r1_0_63_0_2_i_13_O_UNCONNECTED(0),
      S(3) => \reg_pc_reg_n_0_[3]\,
      S(2) => cpuregs_reg_r1_0_63_0_2_i_15_n_0,
      S(1) => cpuregs_reg_r1_0_63_0_2_i_16_n_0,
      S(0) => '0'
    );
cpuregs_reg_r1_0_63_0_2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \irq_mask_reg_n_0_[2]\,
      O => cpuregs_reg_r1_0_63_0_2_i_14_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => \^latched_compr_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_15_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => \^latched_compr_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_16_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(1),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_0_2_i_6_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_2_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(2),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[2]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_0_2_i_7_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_3_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => cpuregs_reg_r1_0_63_0_2_i_9_n_0,
      I3 => \irq_pending[31]_i_2_n_0\,
      I4 => cpuregs_reg_r1_0_63_0_2_i_10_n_0,
      I5 => cpuregs_reg_r1_0_63_0_2_i_11_n_0,
      O => p_0_in
    );
cpuregs_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \irq_mask_reg_n_0_[0]\,
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => \^latched_compr_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_5_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_12_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_0_2_i_13_n_6,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_0_2_i_6_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_14_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[2]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_0_2_i_13_n_5,
      O => cpuregs_reg_r1_0_63_0_2_i_7_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^latched_store_reg_0\,
      I1 => \^latched_branch_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_8_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^latched_branch_reg_0\,
      I1 => \^irq_state_reg[0]_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_9_n_0
    );
cpuregs_reg_r1_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_12_14_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_12_14_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_12_14_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(12),
      DOB => reg_sh1(13),
      DOC => reg_sh1(14),
      DOD => NLW_cpuregs_reg_r1_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_12_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(12),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_4_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_1_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(14),
      I1 => \irq_mask_reg_n_0_[14]\,
      O => cpuregs_reg_r1_0_63_12_14_i_10_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(13),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[13]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_5_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_2_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(14),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_6_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_3_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[12]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_8_n_7,
      O => cpuregs_reg_r1_0_63_12_14_i_4_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[13]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_8_n_6,
      O => cpuregs_reg_r1_0_63_12_14_i_5_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_10_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[14]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_8_n_5,
      O => cpuregs_reg_r1_0_63_12_14_i_6_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(12),
      I1 => \irq_mask_reg_n_0_[12]\,
      O => cpuregs_reg_r1_0_63_12_14_i_7_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_6_8_i_10_n_0,
      CO(3) => cpuregs_reg_r1_0_63_12_14_i_8_n_0,
      CO(2) => cpuregs_reg_r1_0_63_12_14_i_8_n_1,
      CO(1) => cpuregs_reg_r1_0_63_12_14_i_8_n_2,
      CO(0) => cpuregs_reg_r1_0_63_12_14_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_12_14_i_8_n_4,
      O(2) => cpuregs_reg_r1_0_63_12_14_i_8_n_5,
      O(1) => cpuregs_reg_r1_0_63_12_14_i_8_n_6,
      O(0) => cpuregs_reg_r1_0_63_12_14_i_8_n_7,
      S(3) => \reg_pc_reg_n_0_[15]\,
      S(2) => \reg_pc_reg_n_0_[14]\,
      S(1) => \reg_pc_reg_n_0_[13]\,
      S(0) => \reg_pc_reg_n_0_[12]\
    );
cpuregs_reg_r1_0_63_12_14_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \irq_mask_reg_n_0_[13]\,
      O => cpuregs_reg_r1_0_63_12_14_i_9_n_0
    );
cpuregs_reg_r1_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_15_17_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_15_17_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_15_17_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(15),
      DOB => reg_sh1(16),
      DOC => reg_sh1(17),
      DOD => NLW_cpuregs_reg_r1_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_15_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(15),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[15]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_4_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_1_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(17),
      I1 => \irq_mask_reg_n_0_[17]\,
      O => cpuregs_reg_r1_0_63_15_17_i_10_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(16),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_5_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_2_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(17),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[17]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_6_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_3_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[15]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_12_14_i_8_n_4,
      O => cpuregs_reg_r1_0_63_15_17_i_4_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_15_17_i_9_n_7,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[16]\,
      O => cpuregs_reg_r1_0_63_15_17_i_5_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_10_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[17]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_9_n_6,
      O => cpuregs_reg_r1_0_63_15_17_i_6_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(15),
      I1 => \irq_mask_reg_n_0_[15]\,
      O => cpuregs_reg_r1_0_63_15_17_i_7_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(16),
      I1 => \irq_mask_reg_n_0_[16]\,
      O => cpuregs_reg_r1_0_63_15_17_i_8_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_12_14_i_8_n_0,
      CO(3) => cpuregs_reg_r1_0_63_15_17_i_9_n_0,
      CO(2) => cpuregs_reg_r1_0_63_15_17_i_9_n_1,
      CO(1) => cpuregs_reg_r1_0_63_15_17_i_9_n_2,
      CO(0) => cpuregs_reg_r1_0_63_15_17_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_15_17_i_9_n_4,
      O(2) => cpuregs_reg_r1_0_63_15_17_i_9_n_5,
      O(1) => cpuregs_reg_r1_0_63_15_17_i_9_n_6,
      O(0) => cpuregs_reg_r1_0_63_15_17_i_9_n_7,
      S(3) => \reg_pc_reg_n_0_[19]\,
      S(2) => \reg_pc_reg_n_0_[18]\,
      S(1) => \reg_pc_reg_n_0_[17]\,
      S(0) => \reg_pc_reg_n_0_[16]\
    );
cpuregs_reg_r1_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_18_20_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_18_20_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_18_20_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(18),
      DOB => reg_sh1(19),
      DOC => reg_sh1(20),
      DOD => NLW_cpuregs_reg_r1_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_18_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(18),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_4_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_1_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_15_17_i_9_n_0,
      CO(3) => cpuregs_reg_r1_0_63_18_20_i_10_n_0,
      CO(2) => cpuregs_reg_r1_0_63_18_20_i_10_n_1,
      CO(1) => cpuregs_reg_r1_0_63_18_20_i_10_n_2,
      CO(0) => cpuregs_reg_r1_0_63_18_20_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_18_20_i_10_n_4,
      O(2) => cpuregs_reg_r1_0_63_18_20_i_10_n_5,
      O(1) => cpuregs_reg_r1_0_63_18_20_i_10_n_6,
      O(0) => cpuregs_reg_r1_0_63_18_20_i_10_n_7,
      S(3) => \reg_pc_reg_n_0_[23]\,
      S(2) => \reg_pc_reg_n_0_[22]\,
      S(1) => \reg_pc_reg_n_0_[21]\,
      S(0) => \reg_pc_reg_n_0_[20]\
    );
cpuregs_reg_r1_0_63_18_20_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(19),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_5_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_2_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(20),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[20]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_6_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_3_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[18]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_9_n_5,
      O => cpuregs_reg_r1_0_63_18_20_i_4_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[19]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_15_17_i_9_n_4,
      O => cpuregs_reg_r1_0_63_18_20_i_5_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[20]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_10_n_7,
      O => cpuregs_reg_r1_0_63_18_20_i_6_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \irq_mask_reg_n_0_[18]\,
      O => cpuregs_reg_r1_0_63_18_20_i_7_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(19),
      I1 => \irq_mask_reg_n_0_[19]\,
      O => cpuregs_reg_r1_0_63_18_20_i_8_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \irq_mask_reg_n_0_[20]\,
      O => cpuregs_reg_r1_0_63_18_20_i_9_n_0
    );
cpuregs_reg_r1_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_21_23_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_21_23_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_21_23_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(21),
      DOB => reg_sh1(22),
      DOC => reg_sh1(23),
      DOD => NLW_cpuregs_reg_r1_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_21_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(21),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[21]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_21_23_i_4_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_1_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(22),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_21_23_i_5_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_2_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(23),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[23]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_21_23_i_6_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_3_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[21]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_10_n_6,
      O => cpuregs_reg_r1_0_63_21_23_i_4_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[22]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_10_n_5,
      O => cpuregs_reg_r1_0_63_21_23_i_5_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[23]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_18_20_i_10_n_4,
      O => cpuregs_reg_r1_0_63_21_23_i_6_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(21),
      I1 => \irq_mask_reg_n_0_[21]\,
      O => cpuregs_reg_r1_0_63_21_23_i_7_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \irq_mask_reg_n_0_[22]\,
      O => cpuregs_reg_r1_0_63_21_23_i_8_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(23),
      I1 => \irq_mask_reg_n_0_[23]\,
      O => cpuregs_reg_r1_0_63_21_23_i_9_n_0
    );
cpuregs_reg_r1_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_24_26_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_24_26_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_24_26_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(24),
      DOB => reg_sh1(25),
      DOC => reg_sh1(26),
      DOD => NLW_cpuregs_reg_r1_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_24_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(24),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[24]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_4_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_1_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \irq_mask_reg_n_0_[26]\,
      O => cpuregs_reg_r1_0_63_24_26_i_10_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(25),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_5_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_2_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(26),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_6_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_3_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[24]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_8_n_7,
      O => cpuregs_reg_r1_0_63_24_26_i_4_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[25]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_8_n_6,
      O => cpuregs_reg_r1_0_63_24_26_i_5_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_10_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[26]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_24_26_i_8_n_5,
      O => cpuregs_reg_r1_0_63_24_26_i_6_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(24),
      I1 => \irq_mask_reg_n_0_[24]\,
      O => cpuregs_reg_r1_0_63_24_26_i_7_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_18_20_i_10_n_0,
      CO(3) => cpuregs_reg_r1_0_63_24_26_i_8_n_0,
      CO(2) => cpuregs_reg_r1_0_63_24_26_i_8_n_1,
      CO(1) => cpuregs_reg_r1_0_63_24_26_i_8_n_2,
      CO(0) => cpuregs_reg_r1_0_63_24_26_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_24_26_i_8_n_4,
      O(2) => cpuregs_reg_r1_0_63_24_26_i_8_n_5,
      O(1) => cpuregs_reg_r1_0_63_24_26_i_8_n_6,
      O(0) => cpuregs_reg_r1_0_63_24_26_i_8_n_7,
      S(3) => \reg_pc_reg_n_0_[27]\,
      S(2) => \reg_pc_reg_n_0_[26]\,
      S(1) => \reg_pc_reg_n_0_[25]\,
      S(0) => \reg_pc_reg_n_0_[24]\
    );
cpuregs_reg_r1_0_63_24_26_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \irq_mask_reg_n_0_[25]\,
      O => cpuregs_reg_r1_0_63_24_26_i_9_n_0
    );
cpuregs_reg_r1_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_27_29_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_27_29_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_27_29_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(27),
      DOB => reg_sh1(28),
      DOC => reg_sh1(29),
      DOD => NLW_cpuregs_reg_r1_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_27_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(27),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_4_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_1_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \irq_mask_reg_n_0_[29]\,
      O => cpuregs_reg_r1_0_63_27_29_i_10_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(28),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[28]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_5_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_2_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(29),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_6_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_3_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_24_26_i_8_n_4,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[27]\,
      O => cpuregs_reg_r1_0_63_27_29_i_4_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[28]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_9_n_7,
      O => cpuregs_reg_r1_0_63_27_29_i_5_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_10_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[29]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_9_n_6,
      O => cpuregs_reg_r1_0_63_27_29_i_6_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(27),
      I1 => \irq_mask_reg_n_0_[27]\,
      O => cpuregs_reg_r1_0_63_27_29_i_7_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \irq_mask_reg_n_0_[28]\,
      O => cpuregs_reg_r1_0_63_27_29_i_8_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_24_26_i_8_n_0,
      CO(3) => NLW_cpuregs_reg_r1_0_63_27_29_i_9_CO_UNCONNECTED(3),
      CO(2) => cpuregs_reg_r1_0_63_27_29_i_9_n_1,
      CO(1) => cpuregs_reg_r1_0_63_27_29_i_9_n_2,
      CO(0) => cpuregs_reg_r1_0_63_27_29_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_27_29_i_9_n_4,
      O(2) => cpuregs_reg_r1_0_63_27_29_i_9_n_5,
      O(1) => cpuregs_reg_r1_0_63_27_29_i_9_n_6,
      O(0) => cpuregs_reg_r1_0_63_27_29_i_9_n_7,
      S(3) => \reg_pc_reg_n_0_[31]\,
      S(2) => \reg_pc_reg_n_0_[30]\,
      S(1) => \reg_pc_reg_n_0_[29]\,
      S(0) => \reg_pc_reg_n_0_[28]\
    );
cpuregs_reg_r1_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_30_31_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_30_31_i_2_n_0,
      DIC => '0',
      DID => '0',
      DOA => reg_sh1(30),
      DOB => reg_sh1(31),
      DOC => NLW_cpuregs_reg_r1_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_cpuregs_reg_r1_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_30_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(30),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[30]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_30_31_i_3_n_0,
      O => cpuregs_reg_r1_0_63_30_31_i_1_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(31),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_30_31_i_4_n_0,
      O => cpuregs_reg_r1_0_63_30_31_i_2_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_30_31_i_5_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[30]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_9_n_5,
      O => cpuregs_reg_r1_0_63_30_31_i_3_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_30_31_i_6_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[31]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_27_29_i_9_n_4,
      O => cpuregs_reg_r1_0_63_30_31_i_4_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(30),
      I1 => \irq_mask_reg_n_0_[30]\,
      O => cpuregs_reg_r1_0_63_30_31_i_5_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \irq_mask_reg_n_0_[31]\,
      O => cpuregs_reg_r1_0_63_30_31_i_6_n_0
    );
cpuregs_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_3_5_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_3_5_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_3_5_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(3),
      DOB => reg_sh1(4),
      DOC => reg_sh1(5),
      DOD => NLW_cpuregs_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(3),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_4_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_1_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \irq_mask_reg_n_0_[5]\,
      O => cpuregs_reg_r1_0_63_3_5_i_10_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(4),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[4]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_5_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_2_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(5),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_6_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_3_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_0_2_i_13_n_4,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[3]\,
      O => cpuregs_reg_r1_0_63_3_5_i_4_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_3_5_i_9_n_7,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[4]\,
      O => cpuregs_reg_r1_0_63_3_5_i_5_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_10_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[5]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_9_n_6,
      O => cpuregs_reg_r1_0_63_3_5_i_6_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(3),
      I1 => \irq_mask_reg_n_0_[3]\,
      O => cpuregs_reg_r1_0_63_3_5_i_7_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \irq_mask_reg_n_0_[4]\,
      O => cpuregs_reg_r1_0_63_3_5_i_8_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_0_2_i_13_n_0,
      CO(3) => cpuregs_reg_r1_0_63_3_5_i_9_n_0,
      CO(2) => cpuregs_reg_r1_0_63_3_5_i_9_n_1,
      CO(1) => cpuregs_reg_r1_0_63_3_5_i_9_n_2,
      CO(0) => cpuregs_reg_r1_0_63_3_5_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_3_5_i_9_n_4,
      O(2) => cpuregs_reg_r1_0_63_3_5_i_9_n_5,
      O(1) => cpuregs_reg_r1_0_63_3_5_i_9_n_6,
      O(0) => cpuregs_reg_r1_0_63_3_5_i_9_n_7,
      S(3) => \reg_pc_reg_n_0_[7]\,
      S(2) => \reg_pc_reg_n_0_[6]\,
      S(1) => \reg_pc_reg_n_0_[5]\,
      S(0) => \reg_pc_reg_n_0_[4]\
    );
cpuregs_reg_r1_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_6_8_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_6_8_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_6_8_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(6),
      DOB => reg_sh1(7),
      DOC => reg_sh1(8),
      DOD => NLW_cpuregs_reg_r1_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_6_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(6),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_4_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_1_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_3_5_i_9_n_0,
      CO(3) => cpuregs_reg_r1_0_63_6_8_i_10_n_0,
      CO(2) => cpuregs_reg_r1_0_63_6_8_i_10_n_1,
      CO(1) => cpuregs_reg_r1_0_63_6_8_i_10_n_2,
      CO(0) => cpuregs_reg_r1_0_63_6_8_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_6_8_i_10_n_4,
      O(2) => cpuregs_reg_r1_0_63_6_8_i_10_n_5,
      O(1) => cpuregs_reg_r1_0_63_6_8_i_10_n_6,
      O(0) => cpuregs_reg_r1_0_63_6_8_i_10_n_7,
      S(3) => \reg_pc_reg_n_0_[11]\,
      S(2) => \reg_pc_reg_n_0_[10]\,
      S(1) => \reg_pc_reg_n_0_[9]\,
      S(0) => \reg_pc_reg_n_0_[8]\
    );
cpuregs_reg_r1_0_63_6_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(7),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[7]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_5_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_2_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(8),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[8]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_6_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_3_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[6]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_9_n_5,
      O => cpuregs_reg_r1_0_63_6_8_i_4_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[7]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_3_5_i_9_n_4,
      O => cpuregs_reg_r1_0_63_6_8_i_5_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[8]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_10_n_7,
      O => cpuregs_reg_r1_0_63_6_8_i_6_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \irq_mask_reg_n_0_[6]\,
      O => cpuregs_reg_r1_0_63_6_8_i_7_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(7),
      I1 => \irq_mask_reg_n_0_[7]\,
      O => cpuregs_reg_r1_0_63_6_8_i_8_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(8),
      I1 => \irq_mask_reg_n_0_[8]\,
      O => cpuregs_reg_r1_0_63_6_8_i_9_n_0
    );
cpuregs_reg_r1_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => '0',
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => '0',
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => '0',
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_9_11_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_9_11_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_9_11_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(9),
      DOB => reg_sh1(10),
      DOC => reg_sh1(11),
      DOD => NLW_cpuregs_reg_r1_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_9_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(9),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_9_11_i_4_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_1_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(10),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_9_11_i_5_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_2_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => alu_out_q(11),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_9_11_i_6_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_3_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_7_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[9]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_10_n_6,
      O => cpuregs_reg_r1_0_63_9_11_i_4_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_8_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[10]\,
      I4 => \^latched_branch_reg_0\,
      I5 => cpuregs_reg_r1_0_63_6_8_i_10_n_5,
      O => cpuregs_reg_r1_0_63_9_11_i_5_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_9_n_0,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => cpuregs_reg_r1_0_63_6_8_i_10_n_4,
      I4 => \^irq_state_reg[0]_0\,
      I5 => \reg_next_pc_reg_n_0_[11]\,
      O => cpuregs_reg_r1_0_63_9_11_i_6_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(9),
      I1 => \irq_mask_reg_n_0_[9]\,
      O => cpuregs_reg_r1_0_63_9_11_i_7_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(10),
      I1 => \irq_mask_reg_n_0_[10]\,
      O => cpuregs_reg_r1_0_63_9_11_i_8_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(11),
      I1 => \irq_mask_reg_n_0_[11]\,
      O => cpuregs_reg_r1_0_63_9_11_i_9_n_0
    );
cpuregs_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_0_2_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_0_2_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_0_2_i_3_n_0,
      DID => '0',
      DOA => reg_out1(0),
      DOB => reg_out1(1),
      DOC => reg_out1(2),
      DOD => NLW_cpuregs_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_12_14_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_12_14_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_12_14_i_3_n_0,
      DID => '0',
      DOA => reg_out1(12),
      DOB => reg_out1(13),
      DOC => reg_out1(14),
      DOD => NLW_cpuregs_reg_r2_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_15_17_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_15_17_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_15_17_i_3_n_0,
      DID => '0',
      DOA => reg_out1(15),
      DOB => reg_out1(16),
      DOC => reg_out1(17),
      DOD => NLW_cpuregs_reg_r2_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_18_20_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_18_20_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_18_20_i_3_n_0,
      DID => '0',
      DOA => reg_out1(18),
      DOB => reg_out1(19),
      DOC => reg_out1(20),
      DOD => NLW_cpuregs_reg_r2_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_21_23_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_21_23_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_21_23_i_3_n_0,
      DID => '0',
      DOA => reg_out1(21),
      DOB => reg_out1(22),
      DOC => reg_out1(23),
      DOD => NLW_cpuregs_reg_r2_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_24_26_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_24_26_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_24_26_i_3_n_0,
      DID => '0',
      DOA => reg_out1(24),
      DOB => reg_out1(25),
      DOC => reg_out1(26),
      DOD => NLW_cpuregs_reg_r2_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_27_29_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_27_29_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_27_29_i_3_n_0,
      DID => '0',
      DOA => reg_out1(27),
      DOB => reg_out1(28),
      DOC => reg_out1(29),
      DOD => NLW_cpuregs_reg_r2_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_30_31_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_30_31_i_2_n_0,
      DIC => '0',
      DID => '0',
      DOA => reg_out1(30),
      DOB => reg_out1(31),
      DOC => NLW_cpuregs_reg_r2_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_cpuregs_reg_r2_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_3_5_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_3_5_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_3_5_i_3_n_0,
      DID => '0',
      DOA => reg_out1(3),
      DOB => reg_out1(4),
      DOC => reg_out1(5),
      DOD => NLW_cpuregs_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_6_8_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_6_8_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_6_8_i_3_n_0,
      DID => '0',
      DOA => reg_out1(6),
      DOB => reg_out1(7),
      DOC => reg_out1(8),
      DOD => NLW_cpuregs_reg_r2_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_9_11_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_9_11_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_9_11_i_3_n_0,
      DID => '0',
      DOA => reg_out1(9),
      DOB => reg_out1(10),
      DOC => reg_out1(11),
      DOD => NLW_cpuregs_reg_r2_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
\decoded_imm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[7]\,
      I1 => is_sb_sh_sw,
      I2 => instr_jalr,
      I3 => is_lb_lh_lw_lbu_lhu,
      I4 => is_alu_reg_imm,
      I5 => \mem_rdata_q_reg_n_0_[20]\,
      O => \decoded_imm[0]_i_1_n_0\
    );
\decoded_imm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => decoded_imm_uj(10),
      I3 => instr_jal,
      O => \decoded_imm[10]_i_1_n_0\
    );
\decoded_imm[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => instr_jalr,
      I2 => is_lb_lh_lw_lbu_lhu,
      I3 => is_alu_reg_imm,
      I4 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => \decoded_imm[10]_i_2_n_0\
    );
\decoded_imm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \decoded_imm[11]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => instr_jal,
      I3 => decoded_imm_uj(11),
      I4 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I5 => \mem_rdata_q_reg_n_0_[7]\,
      O => \decoded_imm[11]_i_1_n_0\
    );
\decoded_imm[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => instr_jalr,
      I3 => is_sb_sh_sw,
      O => \decoded_imm[11]_i_2_n_0\
    );
\decoded_imm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => decoded_imm_uj(12),
      I1 => instr_jal,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => \mem_rdata_q_reg_n_0_[12]\,
      O => \decoded_imm[12]_i_1_n_0\
    );
\decoded_imm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => decoded_imm_uj(13),
      I4 => instr_jal,
      O => \decoded_imm[13]_i_1_n_0\
    );
\decoded_imm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => decoded_imm_uj(14),
      I4 => instr_jal,
      O => \decoded_imm[14]_i_1_n_0\
    );
\decoded_imm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => decoded_imm_uj(15),
      I1 => instr_jal,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => \mem_rdata_q_reg_n_0_[15]\,
      O => \decoded_imm[15]_i_1_n_0\
    );
\decoded_imm[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => decoded_imm_uj(16),
      I1 => instr_jal,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => \mem_rdata_q_reg_n_0_[16]\,
      O => \decoded_imm[16]_i_1_n_0\
    );
\decoded_imm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => decoded_imm_uj(17),
      I4 => instr_jal,
      O => \decoded_imm[17]_i_1_n_0\
    );
\decoded_imm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => decoded_imm_uj(18),
      I1 => instr_jal,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => \mem_rdata_q_reg_n_0_[18]\,
      O => \decoded_imm[18]_i_1_n_0\
    );
\decoded_imm[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \^decoder_pseudo_trigger_reg_0\,
      I3 => \^decoder_trigger_reg_0\,
      O => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[19]\,
      I3 => decoded_imm_uj(19),
      I4 => instr_jal,
      O => \decoded_imm[19]_i_2_n_0\
    );
\decoded_imm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[21]\,
      I2 => \mem_rdata_q_reg_n_0_[8]\,
      I3 => \decoded_imm[4]_i_3_n_0\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(1),
      O => \decoded_imm[1]_i_1_n_0\
    );
\decoded_imm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[20]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[20]_i_1_n_0\
    );
\decoded_imm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[21]_i_1_n_0\
    );
\decoded_imm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[22]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[22]_i_1_n_0\
    );
\decoded_imm[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[23]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[23]_i_1_n_0\
    );
\decoded_imm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[24]_i_1_n_0\
    );
\decoded_imm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[25]_i_1_n_0\
    );
\decoded_imm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[26]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[26]_i_1_n_0\
    );
\decoded_imm[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[27]_i_1_n_0\
    );
\decoded_imm[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[28]_i_1_n_0\
    );
\decoded_imm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[29]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[22]\,
      I2 => \mem_rdata_q_reg_n_0_[9]\,
      I3 => \decoded_imm[4]_i_3_n_0\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(2),
      O => \decoded_imm[2]_i_1_n_0\
    );
\decoded_imm[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F22200000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \decoded_imm[10]_i_2_n_0\,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_pseudo_trigger_reg_0\,
      I5 => \^decoder_trigger_reg_0\,
      O => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => \decoded_imm[31]_i_2_n_0\
    );
\decoded_imm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[23]\,
      I2 => \mem_rdata_q_reg_n_0_[10]\,
      I3 => \decoded_imm[4]_i_3_n_0\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(3),
      O => \decoded_imm[3]_i_1_n_0\
    );
\decoded_imm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[24]\,
      I2 => \mem_rdata_q_reg_n_0_[11]\,
      I3 => \decoded_imm[4]_i_3_n_0\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(4),
      O => \decoded_imm[4]_i_1_n_0\
    );
\decoded_imm[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_jalr,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => is_alu_reg_imm,
      O => \decoded_imm[4]_i_2_n_0\
    );
\decoded_imm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => \decoded_imm[4]_i_3_n_0\
    );
\decoded_imm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => decoded_imm_uj(5),
      I3 => instr_jal,
      O => \decoded_imm[5]_i_1_n_0\
    );
\decoded_imm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => decoded_imm_uj(6),
      I3 => instr_jal,
      O => \decoded_imm[6]_i_1_n_0\
    );
\decoded_imm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => decoded_imm_uj(7),
      I3 => instr_jal,
      O => \decoded_imm[7]_i_1_n_0\
    );
\decoded_imm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => decoded_imm_uj(8),
      I3 => instr_jal,
      O => \decoded_imm[8]_i_1_n_0\
    );
\decoded_imm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => decoded_imm_uj(9),
      I3 => instr_jal,
      O => \decoded_imm[9]_i_1_n_0\
    );
\decoded_imm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[0]_i_1_n_0\,
      Q => decoded_imm(0),
      R => '0'
    );
\decoded_imm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[10]_i_1_n_0\,
      Q => decoded_imm(10),
      R => '0'
    );
\decoded_imm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[11]_i_1_n_0\,
      Q => decoded_imm(11),
      R => '0'
    );
\decoded_imm_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[12]_i_1_n_0\,
      Q => decoded_imm(12),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[13]_i_1_n_0\,
      Q => decoded_imm(13),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[14]_i_1_n_0\,
      Q => decoded_imm(14),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[15]_i_1_n_0\,
      Q => decoded_imm(15),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[16]_i_1_n_0\,
      Q => decoded_imm(16),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[17]_i_1_n_0\,
      Q => decoded_imm(17),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[18]_i_1_n_0\,
      Q => decoded_imm(18),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[19]_i_2_n_0\,
      Q => decoded_imm(19),
      S => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[1]_i_1_n_0\,
      Q => decoded_imm(1),
      R => '0'
    );
\decoded_imm_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[20]_i_1_n_0\,
      Q => decoded_imm(20),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[21]_i_1_n_0\,
      Q => decoded_imm(21),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[22]_i_1_n_0\,
      Q => decoded_imm(22),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[23]_i_1_n_0\,
      Q => decoded_imm(23),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[24]_i_1_n_0\,
      Q => decoded_imm(24),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[25]_i_1_n_0\,
      Q => decoded_imm(25),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[26]_i_1_n_0\,
      Q => decoded_imm(26),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[27]_i_1_n_0\,
      Q => decoded_imm(27),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[28]_i_1_n_0\,
      Q => decoded_imm(28),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[29]_i_1_n_0\,
      Q => decoded_imm(29),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[2]_i_1_n_0\,
      Q => decoded_imm(2),
      R => '0'
    );
\decoded_imm_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[30]_i_1_n_0\,
      Q => decoded_imm(30),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[31]_i_2_n_0\,
      Q => decoded_imm(31),
      S => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[3]_i_1_n_0\,
      Q => decoded_imm(3),
      R => '0'
    );
\decoded_imm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[4]_i_1_n_0\,
      Q => decoded_imm(4),
      R => '0'
    );
\decoded_imm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[5]_i_1_n_0\,
      Q => decoded_imm(5),
      R => '0'
    );
\decoded_imm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[6]_i_1_n_0\,
      Q => decoded_imm(6),
      R => '0'
    );
\decoded_imm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[7]_i_1_n_0\,
      Q => decoded_imm(7),
      R => '0'
    );
\decoded_imm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[8]_i_1_n_0\,
      Q => decoded_imm(8),
      R => '0'
    );
\decoded_imm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \decoded_imm[9]_i_1_n_0\,
      Q => decoded_imm(9),
      R => '0'
    );
\decoded_imm_uj[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_rdata_q[30]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q[8]_i_4_n_0\,
      O => \decoded_imm_uj[10]_i_1_n_0\
    );
\decoded_imm_uj[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[20]_i_2_n_0\,
      O => \decoded_imm_uj[11]_i_1_n_0\
    );
\decoded_imm_uj[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \decoded_imm_uj[12]_i_2_n_0\,
      I2 => \decoded_imm_uj[12]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[12]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_3_in(2)
    );
\decoded_imm_uj[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(28),
      O => \decoded_imm_uj[12]_i_2_n_0\
    );
\decoded_imm_uj[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(12),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      O => \decoded_imm_uj[12]_i_3_n_0\
    );
\decoded_imm_uj[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_3_in(2),
      O => \decoded_imm_uj[13]_i_1_n_0\
    );
\decoded_imm_uj[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_3_in(2),
      O => \decoded_imm_uj[14]_i_1_n_0\
    );
\decoded_imm_uj[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_imm_uj[15]_i_1_n_0\
    );
\decoded_imm_uj[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \^instr_lui0\,
      O => \decoded_imm_uj[16]_i_1_n_0\
    );
\decoded_imm_uj[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => \mem_rdata_q[16]_i_2_n_0\,
      O => \decoded_imm_uj[16]_i_2_n_0\
    );
\decoded_imm_uj[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[17]_i_2_n_0\,
      O => \decoded_imm_uj[17]_i_1_n_0\
    );
\decoded_imm_uj[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[18]_i_2_n_0\,
      O => \decoded_imm_uj[18]_i_1_n_0\
    );
\decoded_imm_uj[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[19]_i_6_n_0\,
      O => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => p_13_in(0),
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q[21]_i_3_n_0\,
      O => \decoded_imm_uj[1]_i_1_n_0\
    );
\decoded_imm_uj[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_10_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_3_in(2),
      O => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_5_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => \decoded_imm_uj[2]_i_1_n_0\
    );
\decoded_imm_uj[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_12_in,
      O => \decoded_imm_uj[3]_i_1_n_0\
    );
\decoded_imm_uj[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00001DFF1DFF"
    )
        port map (
      I0 => mem_axi_rdata(23),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[7]_i_4_n_0\,
      I5 => mem_la_secondword,
      O => \decoded_imm_uj[3]_i_2_n_0\
    );
\decoded_imm_uj[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[24]_i_5_n_0\,
      I2 => is_sb_sh_sw_i_5_n_0,
      O => \decoded_imm_uj[4]_i_1_n_0\
    );
\decoded_imm_uj[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_11_in,
      O => \decoded_imm_uj[5]_i_1_n_0\
    );
\decoded_imm_uj[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => instr_retirq_i_5_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      O => \decoded_imm_uj[6]_i_1_n_0\
    );
\decoded_imm_uj[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => instr_retirq_i_3_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_10_in,
      O => \decoded_imm_uj[7]_i_1_n_0\
    );
\decoded_imm_uj[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[28]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q[9]_i_3_n_0\,
      O => \decoded_imm_uj[8]_i_1_n_0\
    );
\decoded_imm_uj[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_3_in(0),
      O => \decoded_imm_uj[9]_i_1_n_0\
    );
\decoded_imm_uj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[10]_i_1_n_0\,
      Q => decoded_imm_uj(10),
      R => '0'
    );
\decoded_imm_uj_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[11]_i_1_n_0\,
      Q => decoded_imm_uj(11),
      S => '0'
    );
\decoded_imm_uj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => p_3_in(2),
      Q => decoded_imm_uj(12),
      R => '0'
    );
\decoded_imm_uj_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[13]_i_1_n_0\,
      Q => decoded_imm_uj(13),
      R => '0'
    );
\decoded_imm_uj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[14]_i_1_n_0\,
      Q => decoded_imm_uj(14),
      R => '0'
    );
\decoded_imm_uj_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[15]_i_1_n_0\,
      Q => decoded_imm_uj(15),
      S => '0'
    );
\decoded_imm_uj_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[16]_i_2_n_0\,
      Q => decoded_imm_uj(16),
      S => \decoded_imm_uj[16]_i_1_n_0\
    );
\decoded_imm_uj_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[17]_i_1_n_0\,
      Q => decoded_imm_uj(17),
      S => '0'
    );
\decoded_imm_uj_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[18]_i_1_n_0\,
      Q => decoded_imm_uj(18),
      S => '0'
    );
\decoded_imm_uj_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[19]_i_1_n_0\,
      Q => decoded_imm_uj(19),
      S => '0'
    );
\decoded_imm_uj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[1]_i_1_n_0\,
      Q => decoded_imm_uj(1),
      R => '0'
    );
\decoded_imm_uj_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[20]_i_1_n_0\,
      Q => decoded_imm_uj(20),
      R => '0'
    );
\decoded_imm_uj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[2]_i_1_n_0\,
      Q => decoded_imm_uj(2),
      R => '0'
    );
\decoded_imm_uj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[3]_i_1_n_0\,
      Q => decoded_imm_uj(3),
      R => '0'
    );
\decoded_imm_uj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[4]_i_1_n_0\,
      Q => decoded_imm_uj(4),
      R => '0'
    );
\decoded_imm_uj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[5]_i_1_n_0\,
      Q => decoded_imm_uj(5),
      R => '0'
    );
\decoded_imm_uj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[6]_i_1_n_0\,
      Q => decoded_imm_uj(6),
      R => '0'
    );
\decoded_imm_uj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[7]_i_1_n_0\,
      Q => decoded_imm_uj(7),
      R => '0'
    );
\decoded_imm_uj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[8]_i_1_n_0\,
      Q => decoded_imm_uj(8),
      R => '0'
    );
\decoded_imm_uj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[9]_i_1_n_0\,
      Q => decoded_imm_uj(9),
      R => '0'
    );
\decoded_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFEF"
    )
        port map (
      I0 => \decoded_rd[0]_i_2_n_0\,
      I1 => \decoded_rd[0]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_6_n_0\,
      I3 => \decoded_rd[0]_i_4_n_0\,
      I4 => \decoded_rd[0]_i_5_n_0\,
      I5 => \decoded_rd[0]_i_6_n_0\,
      O => \decoded_rd[0]_i_1_n_0\
    );
\decoded_rd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000008888"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => instr_lui_i_4_n_0,
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \decoded_rd[0]_i_2_n_0\
    );
\decoded_rd[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F800F000F0"
    )
        port map (
      I0 => \decoded_rd[0]_i_7_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => p_11_in,
      I3 => \decoded_rd[3]_i_2_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \decoded_rd[0]_i_3_n_0\
    );
\decoded_rd[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rd[0]_i_4_n_0\
    );
\decoded_rd[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1050BFFFFFFFFFFF"
    )
        port map (
      I0 => is_alu_reg_reg_i_5_n_0,
      I1 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[31]_i_24_n_0\,
      O => \decoded_rd[0]_i_5_n_0\
    );
\decoded_rd[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      O => \decoded_rd[0]_i_6_n_0\
    );
\decoded_rd[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000750000FFFF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => instr_jal_i_6_n_0,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rd[0]_i_7_n_0\
    );
\decoded_rd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4F4FFF4"
    )
        port map (
      I0 => \decoded_rd[1]_i_2_n_0\,
      I1 => \decoded_rd[3]_i_6_n_0\,
      I2 => \decoded_rd[1]_i_3_n_0\,
      I3 => p_13_in(0),
      I4 => \decoded_rd[3]_i_2_n_0\,
      I5 => \decoded_rd[1]_i_4_n_0\,
      O => \decoded_rd[1]_i_1_n_0\
    );
\decoded_rd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECECECEEECEEEC"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \mem_rdata_q[21]_i_5_n_0\,
      I3 => p_3_in(2),
      I4 => p_3_in(0),
      I5 => p_3_in(1),
      O => \decoded_rd[1]_i_2_n_0\
    );
\decoded_rd[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F00000A030"
    )
        port map (
      I0 => is_alu_reg_reg_i_5_n_0,
      I1 => p_3_in(2),
      I2 => instr_jalr_i_2_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[8]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \decoded_rd[1]_i_3_n_0\
    );
\decoded_rd[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      O => \decoded_rd[1]_i_4_n_0\
    );
\decoded_rd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \^mem_16bit_buffer_reg[4]_0\(0),
      I1 => \decoded_rd[3]_i_2_n_0\,
      I2 => \decoded_rd[3]_i_4_n_0\,
      I3 => \decoded_rd[2]_i_2_n_0\,
      I4 => \decoded_rd[2]_i_3_n_0\,
      I5 => \decoded_rd[2]_i_4_n_0\,
      O => \decoded_rd[2]_i_1_n_0\
    );
\decoded_rd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFFFFFFFF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[31]_i_6_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => p_3_in(2),
      I5 => \mem_rdata_q[9]_i_3_n_0\,
      O => \decoded_rd[2]_i_2_n_0\
    );
\decoded_rd[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555515FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[9]_i_3_n_0\,
      O => \decoded_rd[2]_i_3_n_0\
    );
\decoded_rd[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F2FF"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => instr_lui_i_4_n_0,
      I2 => \decoded_rd[2]_i_5_n_0\,
      I3 => instr_jal_i_5_n_0,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rd[2]_i_4_n_0\
    );
\decoded_rd[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010101010"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_3_in(1),
      I4 => p_3_in(0),
      I5 => p_3_in(2),
      O => \decoded_rd[2]_i_5_n_0\
    );
\decoded_rd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF75FFFFFF75"
    )
        port map (
      I0 => \decoded_rd[3]_i_2_n_0\,
      I1 => \decoded_rd[3]_i_3_n_0\,
      I2 => \decoded_rd[3]_i_4_n_0\,
      I3 => \decoded_rd[3]_i_5_n_0\,
      I4 => \decoded_rd[3]_i_6_n_0\,
      I5 => \decoded_rd[3]_i_7_n_0\,
      O => \decoded_rd[3]_i_1_n_0\
    );
\decoded_rd[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rd[3]_i_2_n_0\
    );
\decoded_rd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFFFFFFFF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[31]_i_6_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => p_3_in(2),
      I5 => p_3_in(0),
      O => \decoded_rd[3]_i_3_n_0\
    );
\decoded_rd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => is_alu_reg_reg_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rd[3]_i_4_n_0\
    );
\decoded_rd[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808880"
    )
        port map (
      I0 => p_3_in(0),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => instr_jal_i_6_n_0,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_5_n_0,
      O => \decoded_rd[3]_i_5_n_0\
    );
\decoded_rd[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202222"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => instr_lui_i_4_n_0,
      I4 => instr_jal_i_5_n_0,
      O => \decoded_rd[3]_i_6_n_0\
    );
\decoded_rd[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33FF33FF338A33"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => instr_jal_i_5_n_0,
      O => \decoded_rd[3]_i_7_n_0\
    );
\decoded_rd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => \decoded_rd[4]_i_2_n_0\,
      I1 => instr_jalr_i_2_n_0,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => is_alu_reg_imm_i_3_n_0,
      I4 => \decoded_rd[4]_i_3_n_0\,
      I5 => p_3_in(1),
      O => \decoded_rd[4]_i_1_n_0\
    );
\decoded_rd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAF4FAFFFAFEF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => p_3_in(2),
      I2 => p_3_in(1),
      I3 => instr_jal_i_6_n_0,
      I4 => is_sb_sh_sw_i_5_n_0,
      I5 => is_alu_reg_reg_i_5_n_0,
      O => \decoded_rd[4]_i_2_n_0\
    );
\decoded_rd[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rd[4]_i_3_n_0\
    );
\decoded_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[0]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[1]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[2]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[3]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[4]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[4]\,
      R => '0'
    );
\decoded_rs1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => \^instr_lui0\,
      I2 => instr_retirq0,
      O => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAF0000CAA0000"
    )
        port map (
      I0 => \decoded_rs1[0]_i_3_n_0\,
      I1 => \decoded_rs1[0]_i_4_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rs1[0]_i_2_n_0\
    );
\decoded_rs1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAEBAAFBAAABAA"
    )
        port map (
      I0 => \decoded_rs1[0]_i_5_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \decoded_rs1[0]_i_6_n_0\,
      I4 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I5 => is_alu_reg_reg_i_5_n_0,
      O => \decoded_rs1[0]_i_3_n_0\
    );
\decoded_rs1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C1D1C1D1D1D1D1"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_3_in(1),
      I4 => p_3_in(0),
      I5 => p_3_in(2),
      O => \decoded_rs1[0]_i_4_n_0\
    );
\decoded_rs1[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      O => \decoded_rs1[0]_i_5_n_0\
    );
\decoded_rs1[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      O => \decoded_rs1[0]_i_6_n_0\
    );
\decoded_rs1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => \decoded_rs1[1]_i_2_n_0\,
      I1 => \decoded_rs1[1]_i_3_n_0\,
      I2 => \decoded_rs1[1]_i_4_n_0\,
      I3 => \decoded_rs1[1]_i_5_n_0\,
      I4 => \decoded_rs1[1]_i_6_n_0\,
      I5 => \decoded_rs1[1]_i_7_n_0\,
      O => \decoded_rs1[1]_i_1_n_0\
    );
\decoded_rs1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEEEEEE"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rs1[1]_i_2_n_0\
    );
\decoded_rs1[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_4_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      O => \decoded_rs1[1]_i_3_n_0\
    );
\decoded_rs1[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_3_in(2),
      I1 => is_alu_reg_reg_i_5_n_0,
      I2 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      O => \decoded_rs1[1]_i_4_n_0\
    );
\decoded_rs1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8CBFFFFFFFF"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => p_3_in(2),
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rs1[1]_i_5_n_0\
    );
\decoded_rs1[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \decoded_imm_uj[16]_i_2_n_0\,
      I1 => instr_lui_i_4_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => instr_jal_i_6_n_0,
      I4 => \decoded_rd[4]_i_3_n_0\,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \decoded_rs1[1]_i_6_n_0\
    );
\decoded_rs1[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010111"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \decoded_rs1[1]_i_8_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => instr_jal_i_6_n_0,
      O => \decoded_rs1[1]_i_7_n_0\
    );
\decoded_rs1[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FF8AFF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => instr_jal_i_5_n_0,
      O => \decoded_rs1[1]_i_8_n_0\
    );
\decoded_rs1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0A0A0FFC0A0A0"
    )
        port map (
      I0 => \decoded_rs1[0]_i_3_n_0\,
      I1 => \decoded_rs1[0]_i_4_n_0\,
      I2 => \mem_rdata_q[9]_i_3_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[17]_i_2_n_0\,
      O => \decoded_rs1[2]_i_1_n_0\
    );
\decoded_rs1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \decoded_rs1[3]_i_2_n_0\,
      I3 => p_3_in(0),
      I4 => \decoded_rs1[0]_i_3_n_0\,
      I5 => \decoded_rs1[3]_i_3_n_0\,
      O => \decoded_rs1[3]_i_1_n_0\
    );
\decoded_rs1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      O => \decoded_rs1[3]_i_2_n_0\
    );
\decoded_rs1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F770000"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_6_n_0\,
      I1 => \decoded_rs1[1]_i_8_n_0\,
      I2 => \mem_rdata_q[18]_i_2_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \decoded_rs1[3]_i_3_n_0\
    );
\decoded_rs1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45000100"
    )
        port map (
      I0 => \decoded_rs1[4]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => p_3_in(2),
      I3 => p_3_in(1),
      I4 => \decoded_rs1[1]_i_4_n_0\,
      I5 => \decoded_rs1[4]_i_3_n_0\,
      O => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_6_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      O => \decoded_rs1[4]_i_2_n_0\
    );
\decoded_rs1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550300"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_6_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \mem_rdata_q[27]_i_13_n_0\,
      I3 => p_3_in(1),
      I4 => is_sb_sh_sw_i_5_n_0,
      O => \decoded_rs1[4]_i_3_n_0\
    );
\decoded_rs1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CAAAA0000AAAA"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[5]\,
      I1 => instr_retirq_i_2_n_0,
      I2 => \decoded_rs1[5]_i_2_n_0\,
      I3 => instr_retirq_i_6_n_0,
      I4 => \^instr_lui0\,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => \decoded_rs1[5]_i_1_n_0\
    );
\decoded_rs1[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => instr_retirq_i_3_n_0,
      O => \decoded_rs1[5]_i_2_n_0\
    );
\decoded_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[0]_i_2_n_0\,
      Q => \decoded_rs1_reg_n_0_[0]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[1]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[1]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[2]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[2]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[3]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[3]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[4]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[4]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \decoded_rs1[5]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[5]\,
      R => '0'
    );
\decoded_rs2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555F300"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_2_n_0\,
      I1 => \decoded_rs2[0]_i_2_n_0\,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => p_11_in,
      I4 => is_sb_sh_sw_i_5_n_0,
      O => \decoded_rs2[0]_i_1_n_0\
    );
\decoded_rs2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDCFFFFDFDF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rs2[0]_i_2_n_0\
    );
\decoded_rs2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => is_alu_reg_reg_i_3_n_0,
      I1 => p_3_in(2),
      I2 => p_3_in(0),
      I3 => p_3_in(1),
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \decoded_rs2[0]_i_3_n_0\
    );
\decoded_rs2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31FD00CC"
    )
        port map (
      I0 => \decoded_rs2[0]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => \mem_rdata_q[21]_i_3_n_0\,
      I4 => p_13_in(0),
      O => \decoded_rs2[1]_i_1_n_0\
    );
\decoded_rs2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31FD00CC"
    )
        port map (
      I0 => \decoded_rs2[0]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => \mem_rdata_q[22]_i_5_n_0\,
      I4 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => \decoded_rs2[2]_i_1_n_0\
    );
\decoded_rs2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFF4F4F4"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \decoded_rs2[3]_i_2_n_0\,
      I3 => \decoded_rs2[0]_i_3_n_0\,
      I4 => p_12_in,
      I5 => p_3_in(1),
      O => \decoded_rs2[3]_i_1_n_0\
    );
\decoded_rs2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000110000F011"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[11]_i_3_n_0\,
      I2 => p_12_in,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \decoded_rs2[4]_i_2_n_0\,
      O => \decoded_rs2[3]_i_2_n_0\
    );
\decoded_rs2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40407040"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_5_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => p_10_in,
      I4 => \decoded_rs2[4]_i_2_n_0\,
      I5 => \decoded_rs2[4]_i_3_n_0\,
      O => \decoded_rs2[4]_i_1_n_0\
    );
\decoded_rs2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => p_3_in(2),
      O => \decoded_rs2[4]_i_2_n_0\
    );
\decoded_rs2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(2),
      I2 => p_10_in,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[27]_i_13_n_0\,
      O => \decoded_rs2[4]_i_3_n_0\
    );
\decoded_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[0]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[1]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[2]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[3]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[4]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[4]\,
      R => '0'
    );
decoder_pseudo_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => decoder_pseudo_trigger_i_2_n_0,
      O => decoder_pseudo_trigger
    );
decoder_pseudo_trigger_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => \^resetn_0\,
      O => decoder_pseudo_trigger_i_2_n_0
    );
decoder_pseudo_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_pseudo_trigger,
      Q => \^decoder_pseudo_trigger_reg_0\,
      R => trap_i_1_n_0
    );
decoder_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000510000005100"
    )
        port map (
      I0 => \^resetn_0\,
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => resetn,
      I4 => decoder_trigger_i_2_n_0,
      I5 => decoder_trigger_i_3_n_0,
      O => decoder_trigger_i_1_n_0
    );
decoder_trigger_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cpu_state_reg_n_0_[0]\,
      O => decoder_trigger_i_2_n_0
    );
decoder_trigger_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \alu_out_q[0]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => decoder_trigger_i_3_n_0
    );
decoder_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_trigger_i_1_n_0,
      Q => \^decoder_trigger_reg_0\,
      R => '0'
    );
do_waitirq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => do_waitirq_i_2_n_0,
      I3 => instr_waitirq,
      I4 => do_waitirq_reg_n_0,
      I5 => \^decoder_trigger_reg_0\,
      O => do_waitirq
    );
do_waitirq_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(18),
      I1 => irq_pending(17),
      I2 => irq_pending(19),
      I3 => irq_pending(16),
      O => do_waitirq_i_10_n_0
    );
do_waitirq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => do_waitirq_i_3_n_0,
      I1 => do_waitirq_i_4_n_0,
      I2 => do_waitirq_i_5_n_0,
      I3 => do_waitirq_i_6_n_0,
      O => do_waitirq_i_2_n_0
    );
do_waitirq_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(4),
      I1 => irq_pending(5),
      I2 => irq_pending(6),
      I3 => irq_pending(7),
      I4 => do_waitirq_i_7_n_0,
      O => do_waitirq_i_3_n_0
    );
do_waitirq_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => irq_pending(13),
      I1 => irq_pending(14),
      I2 => irq_pending(12),
      I3 => irq_pending(15),
      I4 => do_waitirq_i_8_n_0,
      O => do_waitirq_i_4_n_0
    );
do_waitirq_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(29),
      I1 => irq_pending(30),
      I2 => irq_pending(28),
      I3 => irq_pending(31),
      I4 => do_waitirq_i_9_n_0,
      O => do_waitirq_i_5_n_0
    );
do_waitirq_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => irq_pending(20),
      I1 => irq_pending(21),
      I2 => irq_pending(22),
      I3 => irq_pending(23),
      I4 => do_waitirq_i_10_n_0,
      O => do_waitirq_i_6_n_0
    );
do_waitirq_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(2),
      I1 => irq_pending(1),
      I2 => irq_pending(3),
      I3 => irq_pending(0),
      O => do_waitirq_i_7_n_0
    );
do_waitirq_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(11),
      I1 => irq_pending(10),
      I2 => irq_pending(9),
      I3 => irq_pending(8),
      O => do_waitirq_i_8_n_0
    );
do_waitirq_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(25),
      I1 => irq_pending(24),
      I2 => irq_pending(27),
      I3 => irq_pending(26),
      O => do_waitirq_i_9_n_0
    );
do_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => do_waitirq,
      Q => do_waitirq_reg_n_0,
      R => trap_i_1_n_0
    );
\eoi[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[0]\,
      O => \eoi[0]_i_1_n_0\
    );
\eoi[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(10),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[10]\,
      O => \eoi[10]_i_1_n_0\
    );
\eoi[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(11),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[11]\,
      O => \eoi[11]_i_1_n_0\
    );
\eoi[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(12),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[12]\,
      O => \eoi[12]_i_1_n_0\
    );
\eoi[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[13]\,
      O => \eoi[13]_i_1_n_0\
    );
\eoi[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(14),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[14]\,
      O => \eoi[14]_i_1_n_0\
    );
\eoi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(15),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[15]\,
      O => \eoi[15]_i_1_n_0\
    );
\eoi[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(16),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[16]\,
      O => \eoi[16]_i_1_n_0\
    );
\eoi[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(17),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[17]\,
      O => \eoi[17]_i_1_n_0\
    );
\eoi[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[18]\,
      O => \eoi[18]_i_1_n_0\
    );
\eoi[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(19),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[19]\,
      O => \eoi[19]_i_1_n_0\
    );
\eoi[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(1),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[1]\,
      O => \eoi[1]_i_1_n_0\
    );
\eoi[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[20]\,
      O => \eoi[20]_i_1_n_0\
    );
\eoi[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(21),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[21]\,
      O => \eoi[21]_i_1_n_0\
    );
\eoi[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[22]\,
      O => \eoi[22]_i_1_n_0\
    );
\eoi[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(23),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[23]\,
      O => \eoi[23]_i_1_n_0\
    );
\eoi[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(24),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[24]\,
      O => \eoi[24]_i_1_n_0\
    );
\eoi[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[25]\,
      O => \eoi[25]_i_1_n_0\
    );
\eoi[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[26]\,
      O => \eoi[26]_i_1_n_0\
    );
\eoi[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(27),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[27]\,
      O => \eoi[27]_i_1_n_0\
    );
\eoi[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[28]\,
      O => \eoi[28]_i_1_n_0\
    );
\eoi[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[29]\,
      O => \eoi[29]_i_1_n_0\
    );
\eoi[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[2]\,
      O => \eoi[2]_i_1_n_0\
    );
\eoi[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(30),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[30]\,
      O => \eoi[30]_i_1_n_0\
    );
\eoi[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => \^q\(2),
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => \^q\(3),
      O => \eoi[31]_i_1_n_0\
    );
\eoi[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[31]\,
      O => \eoi[31]_i_2_n_0\
    );
\eoi[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(3),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[3]\,
      O => \eoi[3]_i_1_n_0\
    );
\eoi[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[4]\,
      O => \eoi[4]_i_1_n_0\
    );
\eoi[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[5]\,
      O => \eoi[5]_i_1_n_0\
    );
\eoi[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[6]\,
      O => \eoi[6]_i_1_n_0\
    );
\eoi[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(7),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[7]\,
      O => \eoi[7]_i_1_n_0\
    );
\eoi[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(8),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[8]\,
      O => \eoi[8]_i_1_n_0\
    );
\eoi[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => irq_pending(9),
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[9]\,
      O => \eoi[9]_i_1_n_0\
    );
\eoi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[0]_i_1_n_0\,
      Q => eoi(0),
      R => trap_i_1_n_0
    );
\eoi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[10]_i_1_n_0\,
      Q => eoi(10),
      R => trap_i_1_n_0
    );
\eoi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[11]_i_1_n_0\,
      Q => eoi(11),
      R => trap_i_1_n_0
    );
\eoi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[12]_i_1_n_0\,
      Q => eoi(12),
      R => trap_i_1_n_0
    );
\eoi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[13]_i_1_n_0\,
      Q => eoi(13),
      R => trap_i_1_n_0
    );
\eoi_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[14]_i_1_n_0\,
      Q => eoi(14),
      R => trap_i_1_n_0
    );
\eoi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[15]_i_1_n_0\,
      Q => eoi(15),
      R => trap_i_1_n_0
    );
\eoi_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[16]_i_1_n_0\,
      Q => eoi(16),
      R => trap_i_1_n_0
    );
\eoi_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[17]_i_1_n_0\,
      Q => eoi(17),
      R => trap_i_1_n_0
    );
\eoi_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[18]_i_1_n_0\,
      Q => eoi(18),
      R => trap_i_1_n_0
    );
\eoi_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[19]_i_1_n_0\,
      Q => eoi(19),
      R => trap_i_1_n_0
    );
\eoi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[1]_i_1_n_0\,
      Q => eoi(1),
      R => trap_i_1_n_0
    );
\eoi_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[20]_i_1_n_0\,
      Q => eoi(20),
      R => trap_i_1_n_0
    );
\eoi_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[21]_i_1_n_0\,
      Q => eoi(21),
      R => trap_i_1_n_0
    );
\eoi_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[22]_i_1_n_0\,
      Q => eoi(22),
      R => trap_i_1_n_0
    );
\eoi_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[23]_i_1_n_0\,
      Q => eoi(23),
      R => trap_i_1_n_0
    );
\eoi_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[24]_i_1_n_0\,
      Q => eoi(24),
      R => trap_i_1_n_0
    );
\eoi_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[25]_i_1_n_0\,
      Q => eoi(25),
      R => trap_i_1_n_0
    );
\eoi_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[26]_i_1_n_0\,
      Q => eoi(26),
      R => trap_i_1_n_0
    );
\eoi_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[27]_i_1_n_0\,
      Q => eoi(27),
      R => trap_i_1_n_0
    );
\eoi_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[28]_i_1_n_0\,
      Q => eoi(28),
      R => trap_i_1_n_0
    );
\eoi_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[29]_i_1_n_0\,
      Q => eoi(29),
      R => trap_i_1_n_0
    );
\eoi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[2]_i_1_n_0\,
      Q => eoi(2),
      R => trap_i_1_n_0
    );
\eoi_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[30]_i_1_n_0\,
      Q => eoi(30),
      R => trap_i_1_n_0
    );
\eoi_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[31]_i_2_n_0\,
      Q => eoi(31),
      R => trap_i_1_n_0
    );
\eoi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[3]_i_1_n_0\,
      Q => eoi(3),
      R => trap_i_1_n_0
    );
\eoi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[4]_i_1_n_0\,
      Q => eoi(4),
      R => trap_i_1_n_0
    );
\eoi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[5]_i_1_n_0\,
      Q => eoi(5),
      R => trap_i_1_n_0
    );
\eoi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[6]_i_1_n_0\,
      Q => eoi(6),
      R => trap_i_1_n_0
    );
\eoi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[7]_i_1_n_0\,
      Q => eoi(7),
      R => trap_i_1_n_0
    );
\eoi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[8]_i_1_n_0\,
      Q => eoi(8),
      R => trap_i_1_n_0
    );
\eoi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[9]_i_1_n_0\,
      Q => eoi(9),
      R => trap_i_1_n_0
    );
instr_add_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_add0
    );
instr_add_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_add0,
      Q => \^instr_add\,
      R => trap_i_1_n_0
    );
instr_addi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_addi0
    );
instr_addi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_addi0,
      Q => \^instr_addi\,
      R => trap_i_1_n_0
    );
instr_and_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => instr_and_i_2_n_0,
      O => instr_and0
    );
instr_and_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => instr_setq_i_2_n_0,
      O => instr_and_i_2_n_0
    );
instr_and_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_and0,
      Q => instr_and,
      R => trap_i_1_n_0
    );
instr_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_alu_reg_imm,
      O => instr_andi_i_1_n_0
    );
instr_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_andi_i_1_n_0,
      Q => instr_andi,
      R => trap_i_1_n_0
    );
instr_auipc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => \^mem_16bit_buffer_reg[4]_0\(0),
      I3 => p_13_in(0),
      I4 => is_sb_sh_sw_i_5_n_0,
      I5 => p_11_in,
      O => instr_auipc_i_1_n_0
    );
instr_auipc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_auipc_i_1_n_0,
      Q => instr_auipc,
      R => '0'
    );
instr_beq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_beq0
    );
instr_beq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_beq0,
      Q => instr_beq,
      R => trap_i_1_n_0
    );
instr_bge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_bge_i_1_n_0
    );
instr_bge_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bge_i_1_n_0,
      Q => instr_bge,
      R => trap_i_1_n_0
    );
instr_bgeu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_bgeu_i_1_n_0
    );
instr_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bgeu_i_1_n_0,
      Q => instr_bgeu,
      R => trap_i_1_n_0
    );
instr_blt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_blt_i_1_n_0
    );
instr_blt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_blt_i_1_n_0,
      Q => instr_blt,
      R => trap_i_1_n_0
    );
instr_bltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_bltu0
    );
instr_bltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bltu0,
      Q => instr_bltu,
      R => trap_i_1_n_0
    );
instr_bne_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_bne_i_1_n_0
    );
instr_bne_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_bne_i_1_n_0,
      Q => instr_bne,
      R => trap_i_1_n_0
    );
instr_ecall_ebreak_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => instr_ecall_ebreak_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[8]\,
      I2 => \mem_rdata_q_reg_n_0_[10]\,
      I3 => \mem_rdata_q_reg_n_0_[9]\,
      I4 => \mem_rdata_q_reg_n_0_[7]\,
      I5 => \mem_rdata_q_reg_n_0_[11]\,
      O => instr_ecall_ebreak0
    );
instr_ecall_ebreak_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => instr_rdcycleh_i_4_n_0,
      I1 => instr_ecall_ebreak_i_3_n_0,
      I2 => instr_ecall_ebreak_i_4_n_0,
      I3 => instr_sub_i_2_n_0,
      I4 => instr_rdcycle_i_2_n_0,
      I5 => instr_ecall_ebreak_i_5_n_0,
      O => instr_ecall_ebreak_i_2_n_0
    );
instr_ecall_ebreak_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_ecall_ebreak_i_3_n_0
    );
instr_ecall_ebreak_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[15]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      O => instr_ecall_ebreak_i_4_n_0
    );
instr_ecall_ebreak_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => is_sll_srl_sra_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[1]\,
      I2 => \mem_rdata_q_reg_n_0_[3]\,
      I3 => \mem_rdata_q_reg_n_0_[15]\,
      I4 => \mem_rdata_q_reg_n_0_[0]\,
      I5 => instr_timer_i_4_n_0,
      O => instr_ecall_ebreak_i_5_n_0
    );
instr_ecall_ebreak_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_ecall_ebreak0,
      Q => \^instr_ecall_ebreak\,
      R => '0'
    );
instr_getq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => instr_timer_i_2_n_0,
      I4 => instr_setq_i_2_n_0,
      O => instr_getq0
    );
instr_getq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_getq0,
      Q => instr_getq,
      R => '0'
    );
instr_jal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => p_13_in(0),
      I1 => instr_jal_i_2_n_0,
      I2 => instr_jal_i_3_n_0,
      I3 => instr_jal_i_4_n_0,
      I4 => instr_jal_i_5_n_0,
      I5 => instr_jal_i_6_n_0,
      O => instr_jal_i_1_n_0
    );
instr_jal_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(14),
      O => instr_jal_i_10_n_0
    );
instr_jal_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => is_sb_sh_sw_i_5_n_0,
      I1 => p_11_in,
      O => instr_jal_i_2_n_0
    );
instr_jal_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => instr_jal_i_3_n_0
    );
instr_jal_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0DFF0D"
    )
        port map (
      I0 => is_sb_sh_sw_i_8_n_0,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => is_sb_sh_sw_i_10_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => is_sb_sh_sw_i_12_n_0,
      I5 => is_sb_sh_sw_i_13_n_0,
      O => instr_jal_i_4_n_0
    );
instr_jal_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => instr_jal_i_7_n_0,
      I2 => instr_jal_i_8_n_0,
      I3 => \mem_16bit_buffer_reg_n_0_[13]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_jal_i_5_n_0
    );
instr_jal_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => instr_jal_i_9_n_0,
      I2 => instr_jal_i_10_n_0,
      I3 => \mem_16bit_buffer_reg_n_0_[14]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_jal_i_6_n_0
    );
instr_jal_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[29]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(29),
      O => instr_jal_i_7_n_0
    );
instr_jal_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(13),
      O => instr_jal_i_8_n_0
    );
instr_jal_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(30),
      O => instr_jal_i_9_n_0
    );
instr_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_jal_i_1_n_0,
      Q => instr_jal,
      R => '0'
    );
instr_jalr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jalr_i_2_n_0,
      I3 => instr_jalr_i_3_n_0,
      I4 => instr_jalr_i_4_n_0,
      I5 => instr_jal_i_2_n_0,
      O => instr_jalr_i_1_n_0
    );
instr_jalr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      O => instr_jalr_i_2_n_0
    );
instr_jalr_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I1 => is_alu_reg_reg_i_5_n_0,
      O => instr_jalr_i_3_n_0
    );
instr_jalr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => p_3_in(2),
      I3 => \^mem_16bit_buffer_reg[5]_0\,
      I4 => \^mem_16bit_buffer_reg[4]_0\(0),
      I5 => p_13_in(0),
      O => instr_jalr_i_4_n_0
    );
instr_jalr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_jalr_i_1_n_0,
      Q => instr_jalr,
      R => '0'
    );
instr_lb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lb0
    );
instr_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lb0,
      Q => \^instr_lb\,
      R => '0'
    );
instr_lbu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lbu_i_1_n_0
    );
instr_lbu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lbu_i_1_n_0,
      Q => instr_lbu,
      R => '0'
    );
instr_lh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lh_i_1_n_0
    );
instr_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lh_i_1_n_0,
      Q => \^instr_lh\,
      R => '0'
    );
instr_lhu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_lb_lh_lw_lbu_lhu,
      O => instr_lhu_i_1_n_0
    );
instr_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lhu_i_1_n_0,
      Q => instr_lhu,
      R => '0'
    );
instr_lui_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
        port map (
      I0 => instr_lui_i_2_n_0,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => instr_lui_i_3_n_0,
      I3 => p_10_in,
      I4 => p_12_in,
      O => instr_lui_i_1_n_0
    );
instr_lui_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => instr_lui_i_4_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => instr_lui_i_2_n_0
    );
instr_lui_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => p_11_in,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_13_in(0),
      I3 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => instr_lui_i_3_n_0
    );
instr_lui_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => p_3_in(2),
      I3 => p_11_in,
      I4 => p_13_in(0),
      I5 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => instr_lui_i_4_n_0
    );
instr_lui_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_lui_i_1_n_0,
      Q => instr_lui,
      R => '0'
    );
instr_lw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_lw0
    );
instr_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_lw0,
      Q => instr_lw,
      R => '0'
    );
instr_maskirq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => instr_timer_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      I4 => \mem_rdata_q_reg_n_0_[27]\,
      I5 => instr_timer_i_3_n_0,
      O => instr_maskirq0
    );
instr_maskirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_maskirq0,
      Q => instr_maskirq,
      R => '0'
    );
instr_or_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_or0
    );
instr_or_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_or0,
      Q => instr_or,
      R => trap_i_1_n_0
    );
instr_ori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_ori0
    );
instr_ori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_ori0,
      Q => instr_ori,
      R => trap_i_1_n_0
    );
instr_rdcycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => instr_rdcycle_i_2_n_0,
      I1 => instr_rdcycle_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      I3 => \mem_rdata_q_reg_n_0_[22]\,
      I4 => \mem_rdata_q_reg_n_0_[23]\,
      I5 => \mem_rdata_q_reg_n_0_[21]\,
      O => instr_rdcycle0
    );
instr_rdcycle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => instr_rdcycleh_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[24]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => \mem_rdata_q_reg_n_0_[26]\,
      I5 => instr_rdinstrh_i_5_n_0,
      O => instr_rdcycle_i_2_n_0
    );
instr_rdcycle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => instr_rdcycle_i_4_n_0,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => \mem_rdata_q_reg_n_0_[14]\,
      I5 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_rdcycle_i_3_n_0
    );
instr_rdcycle_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      O => instr_rdcycle_i_4_n_0
    );
instr_rdcycle_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdcycle0,
      Q => instr_rdcycle,
      R => '0'
    );
instr_rdcycleh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => instr_rdcycleh_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => instr_rdinstrh_i_3_n_0,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => \mem_rdata_q_reg_n_0_[31]\,
      I5 => instr_rdcycleh_i_3_n_0,
      O => instr_rdcycleh0
    );
instr_rdcycleh_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040FF00004040"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[15]\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => instr_rdinstrh_i_4_n_0,
      I3 => instr_rdinstr_i_4_n_0,
      I4 => instr_rdcycleh_i_4_n_0,
      I5 => instr_rdinstr_i_2_n_0,
      O => instr_rdcycleh_i_2_n_0
    );
instr_rdcycleh_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => \mem_rdata_q_reg_n_0_[4]\,
      I2 => \mem_rdata_q_reg_n_0_[6]\,
      I3 => \mem_rdata_q_reg_n_0_[2]\,
      I4 => \mem_rdata_q_reg_n_0_[3]\,
      I5 => instr_rdcycleh_i_5_n_0,
      O => instr_rdcycleh_i_3_n_0
    );
instr_rdcycleh_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q_reg_n_0_[23]\,
      I2 => \mem_rdata_q_reg_n_0_[22]\,
      O => instr_rdcycleh_i_4_n_0
    );
instr_rdcycleh_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => \mem_rdata_q_reg_n_0_[0]\,
      O => instr_rdcycleh_i_5_n_0
    );
instr_rdcycleh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdcycleh0,
      Q => instr_rdcycleh,
      R => '0'
    );
instr_rdinstr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => instr_rdinstrh_i_2_n_0,
      I1 => instr_rdinstr_i_2_n_0,
      I2 => instr_rdinstr_i_3_n_0,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      I4 => instr_rdinstr_i_4_n_0,
      O => instr_rdinstr0
    );
instr_rdinstr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => \mem_rdata_q_reg_n_0_[17]\,
      I2 => \mem_rdata_q_reg_n_0_[18]\,
      I3 => \mem_rdata_q_reg_n_0_[19]\,
      I4 => \mem_rdata_q_reg_n_0_[30]\,
      I5 => \mem_rdata_q_reg_n_0_[20]\,
      O => instr_rdinstr_i_2_n_0
    );
instr_rdinstr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q_reg_n_0_[24]\,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      O => instr_rdinstr_i_3_n_0
    );
instr_rdinstr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => \mem_rdata_q_reg_n_0_[15]\,
      O => instr_rdinstr_i_4_n_0
    );
instr_rdinstr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdinstr0,
      Q => instr_rdinstr,
      R => '0'
    );
instr_rdinstrh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => instr_rdinstrh_i_2_n_0,
      I1 => instr_rdinstrh_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => \mem_rdata_q_reg_n_0_[20]\,
      I5 => instr_rdinstrh_i_4_n_0,
      O => instr_rdinstrh0
    );
instr_rdinstrh_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => instr_rdcycleh_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[21]\,
      I4 => \mem_rdata_q_reg_n_0_[22]\,
      I5 => \mem_rdata_q_reg_n_0_[23]\,
      O => instr_rdinstrh_i_2_n_0
    );
instr_rdinstrh_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q_reg_n_0_[24]\,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_rdinstrh_i_3_n_0
    );
instr_rdinstrh_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => instr_rdinstrh_i_5_n_0,
      I4 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_rdinstrh_i_4_n_0
    );
instr_rdinstrh_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[19]\,
      I1 => \mem_rdata_q_reg_n_0_[18]\,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      O => instr_rdinstrh_i_5_n_0
    );
instr_rdinstrh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_rdinstrh0,
      Q => instr_rdinstrh,
      R => '0'
    );
instr_retirq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => instr_retirq_i_2_n_0,
      I1 => instr_retirq_i_3_n_0,
      I2 => instr_retirq_i_4_n_0,
      I3 => instr_retirq_i_5_n_0,
      I4 => instr_retirq_i_6_n_0,
      O => instr_retirq0
    );
instr_retirq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => \^mem_16bit_buffer_reg[4]_0\(0),
      I3 => p_13_in(0),
      I4 => p_11_in,
      I5 => is_sb_sh_sw_i_5_n_0,
      O => instr_retirq_i_2_n_0
    );
instr_retirq_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(27),
      I4 => \mem_rdata_q[11]_i_6_n_0\,
      I5 => mem_la_secondword,
      O => instr_retirq_i_3_n_0
    );
instr_retirq_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000047FF47FF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(25),
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => instr_retirq_i_7_n_0,
      I5 => mem_la_secondword,
      O => instr_retirq_i_4_n_0
    );
instr_retirq_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(26),
      I4 => \mem_rdata_q[10]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => instr_retirq_i_5_n_0
    );
instr_retirq_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_2_n_0\,
      I2 => \mem_rdata_q[31]_i_10_n_0\,
      I3 => \mem_rdata_q[30]_i_2_n_0\,
      O => instr_retirq_i_6_n_0
    );
instr_retirq_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[9]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(9),
      O => instr_retirq_i_7_n_0
    );
instr_retirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_retirq0,
      Q => \^instr_retirq\,
      R => '0'
    );
instr_sb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_sb0
    );
instr_sb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sb0,
      Q => instr_sb,
      R => '0'
    );
instr_setq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => instr_timer_i_2_n_0,
      I1 => instr_setq_i_2_n_0,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_setq0
    );
instr_setq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      O => instr_setq_i_2_n_0
    );
instr_setq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_setq0,
      Q => instr_setq,
      R => '0'
    );
instr_sh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_sb_sh_sw,
      O => instr_sh_i_1_n_0
    );
instr_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sh_i_1_n_0,
      Q => instr_sh,
      R => '0'
    );
instr_sll_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_sll_i_1_n_0
    );
instr_sll_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sll_i_1_n_0,
      Q => instr_sll,
      R => trap_i_1_n_0
    );
instr_slli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => instr_srli_i_2_n_0,
      O => instr_slli0
    );
instr_slli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slli0,
      Q => instr_slli,
      R => '0'
    );
instr_slt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_slt0
    );
instr_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slt0,
      Q => instr_slt,
      R => trap_i_1_n_0
    );
instr_slti_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_slti0
    );
instr_slti_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_slti0,
      Q => instr_slti,
      R => trap_i_1_n_0
    );
instr_sltiu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_alu_reg_imm,
      O => instr_sltiu_i_1_n_0
    );
instr_sltiu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sltiu_i_1_n_0,
      Q => instr_sltiu,
      R => trap_i_1_n_0
    );
instr_sltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => instr_and_i_2_n_0,
      O => instr_sltu0
    );
instr_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sltu0,
      Q => instr_sltu,
      R => trap_i_1_n_0
    );
instr_sra_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => instr_setq_i_2_n_0,
      I4 => is_alu_reg_reg,
      I5 => instr_sra_i_2_n_0,
      O => instr_sra_i_1_n_0
    );
instr_sra_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_sra_i_2_n_0
    );
instr_sra_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sra_i_1_n_0,
      Q => instr_sra,
      R => trap_i_1_n_0
    );
instr_srai_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => instr_setq_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => instr_sra_i_2_n_0,
      I5 => is_alu_reg_imm,
      O => instr_srai0
    );
instr_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srai0,
      Q => instr_srai,
      R => '0'
    );
instr_srl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => instr_and_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_srl_i_1_n_0
    );
instr_srl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srl_i_1_n_0,
      Q => instr_srl,
      R => trap_i_1_n_0
    );
instr_srli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => instr_srli_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => is_alu_reg_imm,
      O => instr_srli0
    );
instr_srli_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => instr_rdcycle_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => \mem_rdata_q_reg_n_0_[30]\,
      I5 => \mem_rdata_q_reg_n_0_[25]\,
      O => instr_srli_i_2_n_0
    );
instr_srli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_srli0,
      Q => instr_srli,
      R => '0'
    );
instr_sub_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => instr_setq_i_2_n_0,
      I4 => is_alu_reg_reg,
      I5 => instr_sub_i_2_n_0,
      O => instr_sub0
    );
instr_sub_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_sub_i_2_n_0
    );
instr_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sub0,
      Q => \^instr_sub\,
      R => trap_i_1_n_0
    );
instr_sw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_sw0
    );
instr_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_sw0,
      Q => instr_sw,
      R => '0'
    );
instr_timer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => instr_timer_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => \mem_rdata_q_reg_n_0_[26]\,
      I5 => instr_timer_i_3_n_0,
      O => instr_timer0
    );
instr_timer_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => instr_timer_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[3]\,
      I2 => \mem_rdata_q_reg_n_0_[1]\,
      I3 => \mem_rdata_q_reg_n_0_[0]\,
      O => instr_timer_i_2_n_0
    );
instr_timer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      O => instr_timer_i_3_n_0
    );
instr_timer_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[2]\,
      I1 => \mem_rdata_q_reg_n_0_[4]\,
      I2 => \mem_rdata_q_reg_n_0_[6]\,
      I3 => \mem_rdata_q_reg_n_0_[5]\,
      O => instr_timer_i_4_n_0
    );
instr_timer_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_timer0,
      Q => instr_timer,
      R => '0'
    );
instr_waitirq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => instr_retirq_i_2_n_0,
      I1 => instr_retirq_i_6_n_0,
      I2 => instr_retirq_i_5_n_0,
      I3 => instr_retirq_i_4_n_0,
      I4 => instr_retirq_i_3_n_0,
      O => instr_waitirq0
    );
instr_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_waitirq0,
      Q => instr_waitirq,
      R => '0'
    );
instr_xor_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => instr_and_i_2_n_0,
      O => instr_xor0
    );
instr_xor_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_xor0,
      Q => instr_xor,
      R => trap_i_1_n_0
    );
instr_xori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => is_alu_reg_imm,
      O => instr_xori_i_1_n_0
    );
instr_xori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => instr_xori_i_1_n_0,
      Q => instr_xori,
      R => trap_i_1_n_0
    );
irq_active_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => irq_active_reg_1,
      Q => \^irq_active_reg_0\,
      R => trap_i_1_n_0
    );
irq_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => irq_delay_reg_1,
      Q => \^irq_delay_reg_0\,
      R => trap_i_1_n_0
    );
\irq_mask[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(0),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[0]_i_1_n_0\
    );
\irq_mask[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(10),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[10]_i_1_n_0\
    );
\irq_mask[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(11),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[11]_i_1_n_0\
    );
\irq_mask[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(12),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[12]_i_1_n_0\
    );
\irq_mask[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(13),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[13]_i_1_n_0\
    );
\irq_mask[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(14),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[14]_i_1_n_0\
    );
\irq_mask[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(15),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[15]_i_1_n_0\
    );
\irq_mask[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(16),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[16]_i_1_n_0\
    );
\irq_mask[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(17),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[17]_i_1_n_0\
    );
\irq_mask[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(18),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[18]_i_1_n_0\
    );
\irq_mask[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(19),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[19]_i_1_n_0\
    );
\irq_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(1),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[1]_i_1_n_0\
    );
\irq_mask[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(20),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[20]_i_1_n_0\
    );
\irq_mask[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(21),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[21]_i_1_n_0\
    );
\irq_mask[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(22),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[22]_i_1_n_0\
    );
\irq_mask[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(23),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[23]_i_1_n_0\
    );
\irq_mask[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(24),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[24]_i_1_n_0\
    );
\irq_mask[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(25),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[25]_i_1_n_0\
    );
\irq_mask[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(26),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[26]_i_1_n_0\
    );
\irq_mask[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(27),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[27]_i_1_n_0\
    );
\irq_mask[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(28),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[28]_i_1_n_0\
    );
\irq_mask[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(29),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[29]_i_1_n_0\
    );
\irq_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(2),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[2]_i_1_n_0\
    );
\irq_mask[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(30),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[30]_i_1_n_0\
    );
\irq_mask[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_maskirq,
      O => irq_mask
    );
\irq_mask[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(31),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[31]_i_2_n_0\
    );
\irq_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(3),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[3]_i_1_n_0\
    );
\irq_mask[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(4),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[4]_i_1_n_0\
    );
\irq_mask[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(5),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[5]_i_1_n_0\
    );
\irq_mask[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(6),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[6]_i_1_n_0\
    );
\irq_mask[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(7),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[7]_i_1_n_0\
    );
\irq_mask[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(8),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[8]_i_1_n_0\
    );
\irq_mask[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_out1(9),
      I1 => \timer[31]_i_6_n_0\,
      O => \irq_mask[9]_i_1_n_0\
    );
\irq_mask_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[0]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[0]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[10]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[10]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[11]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[11]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[12]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[12]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[13]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[13]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[14]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[14]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[15]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[15]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[16]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[16]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[17]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[17]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[18]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[18]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[19]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[19]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[1]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[1]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[20]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[20]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[21]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[21]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[22]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[22]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[23]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[23]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[24]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[24]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[25]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[25]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[26]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[26]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[27]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[27]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[28]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[28]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[29]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[29]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[2]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[2]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[30]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[30]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[31]_i_2_n_0\,
      Q => \irq_mask_reg_n_0_[31]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[3]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[3]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[4]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[4]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[5]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[5]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[6]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[6]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[7]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[7]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[8]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[8]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[9]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[9]\,
      S => trap_i_1_n_0
    );
\irq_pending[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBA0000FFBAFFBA"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \irq_pending[0]_i_2_n_0\,
      I2 => \irq_pending[0]_i_3_n_0\,
      I3 => irq(0),
      I4 => \irq_pending[0]_i_4_n_0\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[0]_i_1_n_0\
    );
\irq_pending[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      I1 => \timer_reg_n_0_[18]\,
      I2 => \timer_reg_n_0_[17]\,
      I3 => \timer_reg_n_0_[16]\,
      O => \irq_pending[0]_i_10_n_0\
    );
\irq_pending[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \irq_pending[0]_i_5_n_0\,
      I1 => \timer_reg_n_0_[3]\,
      I2 => \timer_reg_n_0_[2]\,
      I3 => \timer_reg_n_0_[0]\,
      I4 => \timer_reg_n_0_[1]\,
      I5 => \irq_pending[0]_i_6_n_0\,
      O => \irq_pending[0]_i_2_n_0\
    );
\irq_pending[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \irq_pending[0]_i_7_n_0\,
      I1 => \timer_reg_n_0_[31]\,
      I2 => \timer_reg_n_0_[28]\,
      I3 => \timer_reg_n_0_[30]\,
      I4 => \timer_reg_n_0_[29]\,
      I5 => \irq_pending[0]_i_8_n_0\,
      O => \irq_pending[0]_i_3_n_0\
    );
\irq_pending[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \^irq_state_reg[0]_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \irq_state_reg_n_0_[1]\,
      I4 => \^latched_store_reg_0\,
      I5 => \irq_mask_reg_n_0_[0]\,
      O => \irq_pending[0]_i_4_n_0\
    );
\irq_pending[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      I1 => \timer_reg_n_0_[13]\,
      I2 => \timer_reg_n_0_[14]\,
      I3 => \timer_reg_n_0_[15]\,
      I4 => \irq_pending[0]_i_9_n_0\,
      O => \irq_pending[0]_i_5_n_0\
    );
\irq_pending[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      I1 => \timer_reg_n_0_[5]\,
      I2 => \timer_reg_n_0_[7]\,
      I3 => \timer_reg_n_0_[4]\,
      O => \irq_pending[0]_i_6_n_0\
    );
\irq_pending[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      I1 => \timer_reg_n_0_[26]\,
      I2 => \timer_reg_n_0_[25]\,
      I3 => \timer_reg_n_0_[24]\,
      O => \irq_pending[0]_i_7_n_0\
    );
\irq_pending[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      I1 => \timer_reg_n_0_[23]\,
      I2 => \timer_reg_n_0_[21]\,
      I3 => \timer_reg_n_0_[22]\,
      I4 => \irq_pending[0]_i_10_n_0\,
      O => \irq_pending[0]_i_8_n_0\
    );
\irq_pending[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      I1 => \timer_reg_n_0_[10]\,
      I2 => \timer_reg_n_0_[9]\,
      I3 => \timer_reg_n_0_[8]\,
      O => \irq_pending[0]_i_9_n_0\
    );
\irq_pending[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(10),
      I1 => irq_pending(10),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[10]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[10]_i_1_n_0\
    );
\irq_pending[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(11),
      I1 => irq_pending(11),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[11]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[11]_i_1_n_0\
    );
\irq_pending[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(12),
      I1 => irq_pending(12),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[12]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[12]_i_1_n_0\
    );
\irq_pending[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(13),
      I1 => irq_pending(13),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[13]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[13]_i_1_n_0\
    );
\irq_pending[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(14),
      I1 => irq_pending(14),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[14]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[14]_i_1_n_0\
    );
\irq_pending[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(15),
      I1 => irq_pending(15),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[15]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[15]_i_1_n_0\
    );
\irq_pending[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(16),
      I1 => irq_pending(16),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[16]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[16]_i_1_n_0\
    );
\irq_pending[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(17),
      I1 => irq_pending(17),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[17]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[17]_i_1_n_0\
    );
\irq_pending[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(18),
      I1 => irq_pending(18),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[18]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[18]_i_1_n_0\
    );
\irq_pending[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(19),
      I1 => irq_pending(19),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[19]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[19]_i_1_n_0\
    );
\irq_pending[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFAAFF"
    )
        port map (
      I0 => \irq_pending[1]_i_4_n_0\,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => \irq_pending[31]_i_3_n_0\,
      I3 => resetn,
      I4 => \^q\(3),
      O => \irq_pending[1]_i_3_n_0\
    );
\irq_pending[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => \cpu_state_reg_n_0_[2]\,
      O => \irq_pending[1]_i_4_n_0\
    );
\irq_pending[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(20),
      I1 => irq_pending(20),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[20]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[20]_i_1_n_0\
    );
\irq_pending[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(21),
      I1 => irq_pending(21),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[21]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[21]_i_1_n_0\
    );
\irq_pending[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(22),
      I1 => irq_pending(22),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[22]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[22]_i_1_n_0\
    );
\irq_pending[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(23),
      I1 => irq_pending(23),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[23]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[23]_i_1_n_0\
    );
\irq_pending[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(24),
      I1 => irq_pending(24),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[24]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[24]_i_1_n_0\
    );
\irq_pending[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(25),
      I1 => irq_pending(25),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[25]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[25]_i_1_n_0\
    );
\irq_pending[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(26),
      I1 => irq_pending(26),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[26]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[26]_i_1_n_0\
    );
\irq_pending[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(27),
      I1 => irq_pending(27),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[27]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[27]_i_1_n_0\
    );
\irq_pending[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(28),
      I1 => irq_pending(28),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[28]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[28]_i_1_n_0\
    );
\irq_pending[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(29),
      I1 => irq_pending(29),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[29]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[29]_i_1_n_0\
    );
\irq_pending[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FFFFE000E000"
    )
        port map (
      I0 => irq(2),
      I1 => irq_pending(2),
      I2 => resetn,
      I3 => \irq_pending[2]_i_2_n_0\,
      I4 => \irq_pending[2]_i_3_n_0\,
      I5 => \irq_pending[2]_i_4_n_0\,
      O => \irq_pending[2]_i_1_n_0\
    );
\irq_pending[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD5"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_10_n_0,
      I1 => \^q\(3),
      I2 => \irq_mask_reg_n_0_[2]\,
      I3 => \irq_pending[31]_i_3_n_0\,
      O => \irq_pending[2]_i_2_n_0\
    );
\irq_pending[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF45FFFF"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[1]\,
      I4 => resetn,
      I5 => \irq_pending[2]_i_5_n_0\,
      O => \irq_pending[2]_i_3_n_0\
    );
\irq_pending[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[2]\,
      I1 => \^irq_active_reg_0\,
      O => \irq_pending[2]_i_4_n_0\
    );
\irq_pending[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => \^mem_do_wdata\,
      O => \irq_pending[2]_i_5_n_0\
    );
\irq_pending[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(30),
      I1 => irq_pending(30),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[30]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[30]_i_1_n_0\
    );
\irq_pending[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(31),
      I1 => irq_pending(31),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[31]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[31]_i_1_n_0\
    );
\irq_pending[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => \^q\(3),
      O => \irq_pending[31]_i_2_n_0\
    );
\irq_pending[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^latched_branch_reg_0\,
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => \^latched_store_reg_0\,
      O => \irq_pending[31]_i_3_n_0\
    );
\irq_pending[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_10_n_0,
      I1 => resetn,
      O => \irq_pending[31]_i_4_n_0\
    );
\irq_pending[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(3),
      I1 => irq_pending(3),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[3]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[3]_i_1_n_0\
    );
\irq_pending[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(4),
      I1 => irq_pending(4),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[4]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[4]_i_1_n_0\
    );
\irq_pending[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(5),
      I1 => irq_pending(5),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[5]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[5]_i_1_n_0\
    );
\irq_pending[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(6),
      I1 => irq_pending(6),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[6]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[6]_i_1_n_0\
    );
\irq_pending[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(7),
      I1 => irq_pending(7),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[7]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[7]_i_1_n_0\
    );
\irq_pending[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(8),
      I1 => irq_pending(8),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[8]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[8]_i_1_n_0\
    );
\irq_pending[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000EEEEEEEE"
    )
        port map (
      I0 => irq(9),
      I1 => irq_pending(9),
      I2 => \irq_pending[31]_i_2_n_0\,
      I3 => \irq_pending[31]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[9]\,
      I5 => \irq_pending[31]_i_4_n_0\,
      O => \irq_pending[9]_i_1_n_0\
    );
\irq_pending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[0]_i_1_n_0\,
      Q => irq_pending(0),
      R => '0'
    );
\irq_pending_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[10]_i_1_n_0\,
      Q => irq_pending(10),
      R => '0'
    );
\irq_pending_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[11]_i_1_n_0\,
      Q => irq_pending(11),
      R => '0'
    );
\irq_pending_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[12]_i_1_n_0\,
      Q => irq_pending(12),
      R => '0'
    );
\irq_pending_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[13]_i_1_n_0\,
      Q => irq_pending(13),
      R => '0'
    );
\irq_pending_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[14]_i_1_n_0\,
      Q => irq_pending(14),
      R => '0'
    );
\irq_pending_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[15]_i_1_n_0\,
      Q => irq_pending(15),
      R => '0'
    );
\irq_pending_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[16]_i_1_n_0\,
      Q => irq_pending(16),
      R => '0'
    );
\irq_pending_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[17]_i_1_n_0\,
      Q => irq_pending(17),
      R => '0'
    );
\irq_pending_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[18]_i_1_n_0\,
      Q => irq_pending(18),
      R => '0'
    );
\irq_pending_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[19]_i_1_n_0\,
      Q => irq_pending(19),
      R => '0'
    );
\irq_pending_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_div_n_1,
      Q => irq_pending(1),
      R => '0'
    );
\irq_pending_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[20]_i_1_n_0\,
      Q => irq_pending(20),
      R => '0'
    );
\irq_pending_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[21]_i_1_n_0\,
      Q => irq_pending(21),
      R => '0'
    );
\irq_pending_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[22]_i_1_n_0\,
      Q => irq_pending(22),
      R => '0'
    );
\irq_pending_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[23]_i_1_n_0\,
      Q => irq_pending(23),
      R => '0'
    );
\irq_pending_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[24]_i_1_n_0\,
      Q => irq_pending(24),
      R => '0'
    );
\irq_pending_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[25]_i_1_n_0\,
      Q => irq_pending(25),
      R => '0'
    );
\irq_pending_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[26]_i_1_n_0\,
      Q => irq_pending(26),
      R => '0'
    );
\irq_pending_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[27]_i_1_n_0\,
      Q => irq_pending(27),
      R => '0'
    );
\irq_pending_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[28]_i_1_n_0\,
      Q => irq_pending(28),
      R => '0'
    );
\irq_pending_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[29]_i_1_n_0\,
      Q => irq_pending(29),
      R => '0'
    );
\irq_pending_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[2]_i_1_n_0\,
      Q => irq_pending(2),
      R => '0'
    );
\irq_pending_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[30]_i_1_n_0\,
      Q => irq_pending(30),
      R => '0'
    );
\irq_pending_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[31]_i_1_n_0\,
      Q => irq_pending(31),
      R => '0'
    );
\irq_pending_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[3]_i_1_n_0\,
      Q => irq_pending(3),
      R => '0'
    );
\irq_pending_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[4]_i_1_n_0\,
      Q => irq_pending(4),
      R => '0'
    );
\irq_pending_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[5]_i_1_n_0\,
      Q => irq_pending(5),
      R => '0'
    );
\irq_pending_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[6]_i_1_n_0\,
      Q => irq_pending(6),
      R => '0'
    );
\irq_pending_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[7]_i_1_n_0\,
      Q => irq_pending(7),
      R => '0'
    );
\irq_pending_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[8]_i_1_n_0\,
      Q => irq_pending(8),
      R => '0'
    );
\irq_pending_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_pending[9]_i_1_n_0\,
      Q => irq_pending(9),
      R => '0'
    );
\irq_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \^decoder_trigger_reg_1\,
      I2 => \^q\(3),
      I3 => \^irq_state_reg[0]_0\,
      O => \irq_state[0]_i_1_n_0\
    );
\irq_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^decoder_trigger_reg_1\,
      I2 => \^q\(3),
      I3 => \irq_state_reg_n_0_[1]\,
      O => \irq_state[1]_i_1_n_0\
    );
\irq_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[0]_i_1_n_0\,
      Q => \^irq_state_reg[0]_0\,
      R => trap_i_1_n_0
    );
\irq_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[1]_i_1_n_0\,
      Q => \irq_state_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
is_alu_reg_imm_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => is_alu_reg_imm_i_2_n_0,
      I1 => is_alu_reg_imm_i_3_n_0,
      I2 => is_alu_reg_imm_i_4_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => is_alu_reg_imm_i_5_n_0,
      O => is_alu_reg_imm_i_1_n_0
    );
is_alu_reg_imm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => p_13_in(0),
      I3 => is_sb_sh_sw_i_5_n_0,
      I4 => p_11_in,
      I5 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => is_alu_reg_imm_i_2_n_0
    );
is_alu_reg_imm_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_lui_i_4_n_0,
      I2 => instr_jal_i_6_n_0,
      O => is_alu_reg_imm_i_3_n_0
    );
is_alu_reg_imm_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBEAFFEAEA"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_12_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => is_alu_reg_imm_i_6_n_0,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => is_alu_reg_imm_i_4_n_0
    );
is_alu_reg_imm_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFFFFE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[19]_i_4_n_0\,
      O => is_alu_reg_imm_i_5_n_0
    );
is_alu_reg_imm_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => p_3_in(2),
      O => is_alu_reg_imm_i_6_n_0
    );
is_alu_reg_imm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_alu_reg_imm_i_1_n_0,
      Q => is_alu_reg_imm,
      R => '0'
    );
is_alu_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABEAAAAAAAEAA"
    )
        port map (
      I0 => is_alu_reg_reg_i_2_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => is_alu_reg_reg_i_3_n_0,
      I4 => is_alu_reg_reg_i_4_n_0,
      I5 => is_alu_reg_reg_i_5_n_0,
      O => is_alu_reg_reg_i_1_n_0
    );
is_alu_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => p_11_in,
      I4 => \^mem_16bit_buffer_reg[4]_0\(0),
      I5 => p_13_in(0),
      O => is_alu_reg_reg_i_2_n_0
    );
is_alu_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      O => is_alu_reg_reg_i_3_n_0
    );
is_alu_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      O => is_alu_reg_reg_i_4_n_0
    );
is_alu_reg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_11_in,
      I3 => p_13_in(0),
      I4 => \^mem_16bit_buffer_reg[4]_0\(0),
      O => is_alu_reg_reg_i_5_n_0
    );
is_alu_reg_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_alu_reg_reg_i_1_n_0,
      Q => is_alu_reg_reg,
      R => '0'
    );
is_beq_bne_blt_bge_bltu_bgeu_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_16bit_buffer_reg[1]_0\
    );
is_beq_bne_blt_bge_bltu_bgeu_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      O => \^mem_16bit_buffer_reg[5]_0\
    );
is_beq_bne_blt_bge_bltu_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_beq_bne_blt_bge_bltu_bgeu_reg_1,
      Q => \^is_beq_bne_blt_bge_bltu_bgeu\,
      R => trap_i_1_n_0
    );
is_compare_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => is_compare_i_2_n_0,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I2 => resetn,
      I3 => \^decoder_trigger_reg_0\,
      I4 => \^decoder_pseudo_trigger_reg_0\,
      O => is_compare_i_1_n_0
    );
is_compare_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_slt,
      I2 => instr_sltiu,
      I3 => instr_slti,
      O => is_compare_i_2_n_0
    );
is_compare_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_compare_i_1_n_0,
      Q => is_compare,
      R => '0'
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => instr_jalr,
      I1 => is_alu_reg_imm,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => is_jalr_addi_slti_sltiu_xori_ori_andi0
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => is_jalr_addi_slti_sltiu_xori_ori_andi0,
      Q => is_jalr_addi_slti_sltiu_xori_ori_andi,
      R => '0'
    );
is_lb_lh_lw_lbu_lhu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F4F444F"
    )
        port map (
      I0 => \^mem_16bit_buffer_reg[3]_0\,
      I1 => is_lb_lh_lw_lbu_lhu_i_3_n_0,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I5 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      O => is_lb_lh_lw_lbu_lhu_i_1_n_0
    );
is_lb_lh_lw_lbu_lhu_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => p_13_in(0),
      I1 => p_11_in,
      I2 => is_sb_sh_sw_i_5_n_0,
      O => \^mem_16bit_buffer_reg[3]_0\
    );
is_lb_lh_lw_lbu_lhu_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_16bit_buffer_reg[4]_0\(0),
      I1 => p_10_in,
      I2 => p_12_in,
      O => is_lb_lh_lw_lbu_lhu_i_3_n_0
    );
is_lb_lh_lw_lbu_lhu_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[9]_i_3_n_0\,
      I2 => p_3_in(0),
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_4_n_0
    );
is_lb_lh_lw_lbu_lhu_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_6_n_0,
      O => is_lb_lh_lw_lbu_lhu_i_5_n_0
    );
is_lb_lh_lw_lbu_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_lb_lh_lw_lbu_lhu_i_1_n_0,
      Q => is_lb_lh_lw_lbu_lhu,
      R => '0'
    );
is_lbu_lhu_lw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_lw,
      I1 => instr_lbu,
      I2 => instr_lhu,
      O => is_lbu_lhu_lw_i_1_n_0
    );
is_lbu_lhu_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lbu_lhu_lw_i_1_n_0,
      Q => is_lbu_lhu_lw,
      R => '0'
    );
is_lui_auipc_jal_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_jal,
      I1 => instr_auipc,
      I2 => instr_lui,
      O => is_lui_auipc_jal_i_1_n_0
    );
is_lui_auipc_jal_jalr_addi_add_sub_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_jalr,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => instr_jal,
      O => \^instr_jalr_reg_0\
    );
is_lui_auipc_jal_jalr_addi_add_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lui_auipc_jal_jalr_addi_add_sub_reg_0,
      Q => is_lui_auipc_jal_jalr_addi_add_sub,
      R => '0'
    );
is_lui_auipc_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lui_auipc_jal_i_1_n_0,
      Q => is_lui_auipc_jal,
      R => '0'
    );
is_sb_sh_sw_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \^resetn_0\,
      O => \^instr_lui0\
    );
is_sb_sh_sw_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[1]\,
      O => is_sb_sh_sw_i_10_n_0
    );
is_sb_sh_sw_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[0]\,
      O => is_sb_sh_sw_i_11_n_0
    );
is_sb_sh_sw_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[16]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(16),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => is_sb_sh_sw_i_12_n_0
    );
is_sb_sh_sw_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => mem_axi_rdata(0),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[0]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      O => is_sb_sh_sw_i_13_n_0
    );
is_sb_sh_sw_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => is_sb_sh_sw_i_4_n_0,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => p_12_in,
      I3 => p_10_in,
      I4 => is_sb_sh_sw_i_6_n_0,
      O => is_sb_sh_sw_i_2_n_0
    );
is_sb_sh_sw_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0EFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      I1 => is_sb_sh_sw_i_5_n_0,
      I2 => \mem_rdata_q[11]_i_4_n_0\,
      I3 => resetn,
      I4 => is_sb_sh_sw_i_7_n_0,
      O => \^resetn_0\
    );
is_sb_sh_sw_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mem_16bit_buffer_reg[4]_0\(0),
      I1 => p_13_in(0),
      I2 => p_11_in,
      O => is_sb_sh_sw_i_4_n_0
    );
is_sb_sh_sw_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0000000D000D"
    )
        port map (
      I0 => is_sb_sh_sw_i_8_n_0,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => is_sb_sh_sw_i_10_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => is_sb_sh_sw_i_12_n_0,
      I5 => is_sb_sh_sw_i_13_n_0,
      O => is_sb_sh_sw_i_5_n_0
    );
is_sb_sh_sw_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_sb_sh_sw_i_6_n_0
    );
is_sb_sh_sw_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0FFF1F1F1FF"
    )
        port map (
      I0 => \^mem_do_wdata\,
      I1 => \^mem_do_rdata\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \mem_state_reg_n_0_[0]\,
      I5 => mem_do_rinst_reg_n_0,
      O => is_sb_sh_sw_i_7_n_0
    );
is_sb_sh_sw_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => mem_axi_rdata(1),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[1]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      O => is_sb_sh_sw_i_8_n_0
    );
is_sb_sh_sw_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[17]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(17),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => is_sb_sh_sw_i_9_n_0
    );
is_sb_sh_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_sb_sh_sw_i_2_n_0,
      Q => is_sb_sh_sw,
      R => '0'
    );
is_sll_srl_sra_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => \^decoder_pseudo_trigger_reg_0\,
      O => is_lui_auipc_jal_jalr_addi_add_sub0
    );
is_sll_srl_sra_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => is_sll_srl_sra_i_3_n_0,
      O => is_sll_srl_sra0
    );
is_sll_srl_sra_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFDFFFFFFFF"
    )
        port map (
      I0 => is_sll_srl_sra_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => instr_sra_i_2_n_0,
      I5 => instr_setq_i_2_n_0,
      O => is_sll_srl_sra_i_3_n_0
    );
is_sll_srl_sra_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => is_sll_srl_sra_i_4_n_0
    );
is_sll_srl_sra_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => is_sll_srl_sra0,
      Q => is_sll_srl_sra,
      R => '0'
    );
is_slli_srli_srai_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => is_sll_srl_sra_i_3_n_0,
      O => is_slli_srli_srai0
    );
is_slli_srli_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => is_slli_srli_srai0,
      Q => is_slli_srli_srai,
      R => '0'
    );
is_slti_blt_slt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_slt,
      I1 => instr_slti,
      I2 => instr_blt,
      O => is_slti_blt_slt_i_1_n_0
    );
is_slti_blt_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_slti_blt_slt_i_1_n_0,
      Q => is_slti_blt_slt,
      R => '0'
    );
is_sltiu_bltu_sltu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_sltiu,
      I2 => instr_bltu,
      O => is_sltiu_bltu_sltu_i_1_n_0
    );
is_sltiu_bltu_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_sltiu_bltu_sltu_i_1_n_0,
      Q => is_sltiu_bltu_sltu,
      R => '0'
    );
last_mem_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      O => last_mem_valid0
    );
last_mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_mem_valid0,
      Q => last_mem_valid,
      R => trap_i_1_n_0
    );
latched_branch_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF74FF74FF7400"
    )
        port map (
      I0 => \alu_out_q[0]_i_3_n_0\,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I2 => instr_jalr,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => latched_branch_i_3_n_0,
      O => is_beq_bne_blt_bge_bltu_bgeu_reg_0
    );
latched_branch_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^decoder_trigger_reg_1\,
      I1 => \^decoder_trigger_reg_0\,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => latched_branch_i_3_n_0
    );
latched_branch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_branch_reg_1,
      Q => \^latched_branch_reg_0\,
      R => trap_i_1_n_0
    );
latched_compr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_compr_reg_1,
      Q => \^latched_compr_reg_0\,
      R => '0'
    );
latched_is_lb_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF002A"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \^resetn_0\,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => \^mem_do_rdata\,
      I4 => \^q\(3),
      O => latched_is_lu
    );
latched_is_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lb_reg_1,
      Q => \^latched_is_lb_reg_0\,
      R => trap_i_1_n_0
    );
latched_is_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lh_reg_1,
      Q => \^latched_is_lh_reg_0\,
      R => trap_i_1_n_0
    );
latched_is_lu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lu_reg_1,
      Q => \^latched_is_lu_reg_0\,
      R => trap_i_1_n_0
    );
\latched_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFF202020"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => \decoded_rd_reg_n_0_[0]\,
      I3 => \^q\(2),
      I4 => latched_rd(0),
      I5 => \^irq_state_reg[0]_0\,
      O => \latched_rd__0\(0)
    );
\latched_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => latched_rd(1),
      I3 => \^q\(2),
      I4 => \decoded_rd_reg_n_0_[1]\,
      O => \latched_rd__0\(1)
    );
\latched_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => latched_rd(2),
      I3 => \^q\(2),
      I4 => \decoded_rd_reg_n_0_[2]\,
      O => \latched_rd__0\(2)
    );
\latched_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => latched_rd(3),
      I3 => \^q\(2),
      I4 => \decoded_rd_reg_n_0_[3]\,
      O => \latched_rd__0\(3)
    );
\latched_rd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => resetn,
      I1 => \^q\(1),
      I2 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I3 => instr_setq,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \latched_rd[4]_i_1_n_0\
    );
\latched_rd[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[18]\,
      I1 => irq_pending(18),
      I2 => \irq_mask_reg_n_0_[14]\,
      I3 => irq_pending(14),
      O => \latched_rd[4]_i_10_n_0\
    );
\latched_rd[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => irq_pending(4),
      I3 => \irq_mask_reg_n_0_[4]\,
      I4 => \latched_rd[4]_i_18_n_0\,
      O => \latched_rd[4]_i_11_n_0\
    );
\latched_rd[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[9]\,
      I1 => irq_pending(9),
      I2 => \irq_mask_reg_n_0_[26]\,
      I3 => irq_pending(26),
      O => \latched_rd[4]_i_12_n_0\
    );
\latched_rd[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \irq_mask_reg_n_0_[13]\,
      I2 => irq_pending(28),
      I3 => \irq_mask_reg_n_0_[28]\,
      I4 => \latched_rd[4]_i_19_n_0\,
      O => \latched_rd[4]_i_13_n_0\
    );
\latched_rd[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[22]\,
      I1 => irq_pending(22),
      I2 => \irq_mask_reg_n_0_[16]\,
      I3 => irq_pending(16),
      O => \latched_rd[4]_i_14_n_0\
    );
\latched_rd[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(7),
      I1 => \irq_mask_reg_n_0_[7]\,
      I2 => irq_pending(0),
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => \latched_rd[4]_i_20_n_0\,
      O => \latched_rd[4]_i_15_n_0\
    );
\latched_rd[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[25]\,
      I1 => irq_pending(25),
      I2 => \irq_mask_reg_n_0_[1]\,
      I3 => irq_pending(1),
      O => \latched_rd[4]_i_16_n_0\
    );
\latched_rd[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \irq_mask_reg_n_0_[5]\,
      I2 => irq_pending(27),
      I3 => \irq_mask_reg_n_0_[27]\,
      I4 => \latched_rd[4]_i_21_n_0\,
      O => \latched_rd[4]_i_17_n_0\
    );
\latched_rd[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[20]\,
      I1 => irq_pending(20),
      I2 => \irq_mask_reg_n_0_[8]\,
      I3 => irq_pending(8),
      O => \latched_rd[4]_i_18_n_0\
    );
\latched_rd[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[6]\,
      I1 => irq_pending(6),
      I2 => \irq_mask_reg_n_0_[11]\,
      I3 => irq_pending(11),
      O => \latched_rd[4]_i_19_n_0\
    );
\latched_rd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => latched_rd(4),
      I3 => \^q\(2),
      I4 => \decoded_rd_reg_n_0_[4]\,
      O => \latched_rd__0\(4)
    );
\latched_rd[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[30]\,
      I1 => irq_pending(30),
      I2 => \irq_mask_reg_n_0_[21]\,
      I3 => irq_pending(21),
      O => \latched_rd[4]_i_20_n_0\
    );
\latched_rd[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[29]\,
      I1 => irq_pending(29),
      I2 => \irq_mask_reg_n_0_[3]\,
      I3 => irq_pending(3),
      O => \latched_rd[4]_i_21_n_0\
    );
\latched_rd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554FFFFFFFF"
    )
        port map (
      I0 => \latched_rd[4]_i_4_n_0\,
      I1 => \latched_rd[4]_i_5_n_0\,
      I2 => \latched_rd[4]_i_6_n_0\,
      I3 => \latched_rd[4]_i_7_n_0\,
      I4 => \latched_rd[4]_i_8_n_0\,
      I5 => \latched_rd[4]_i_9_n_0\,
      O => \^decoder_trigger_reg_1\
    );
\latched_rd[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => \^irq_delay_reg_0\,
      I2 => \^irq_active_reg_0\,
      O => \latched_rd[4]_i_4_n_0\
    );
\latched_rd[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \latched_rd[4]_i_10_n_0\,
      I1 => \irq_mask_reg_n_0_[23]\,
      I2 => irq_pending(23),
      I3 => \irq_mask_reg_n_0_[17]\,
      I4 => irq_pending(17),
      I5 => \latched_rd[4]_i_11_n_0\,
      O => \latched_rd[4]_i_5_n_0\
    );
\latched_rd[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \latched_rd[4]_i_12_n_0\,
      I1 => \irq_mask_reg_n_0_[24]\,
      I2 => irq_pending(24),
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => irq_pending(15),
      I5 => \latched_rd[4]_i_13_n_0\,
      O => \latched_rd[4]_i_6_n_0\
    );
\latched_rd[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \latched_rd[4]_i_14_n_0\,
      I1 => \irq_mask_reg_n_0_[19]\,
      I2 => irq_pending(19),
      I3 => \irq_mask_reg_n_0_[31]\,
      I4 => irq_pending(31),
      I5 => \latched_rd[4]_i_15_n_0\,
      O => \latched_rd[4]_i_7_n_0\
    );
\latched_rd[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \latched_rd[4]_i_16_n_0\,
      I1 => \irq_mask_reg_n_0_[12]\,
      I2 => irq_pending(12),
      I3 => \irq_mask_reg_n_0_[10]\,
      I4 => irq_pending(10),
      I5 => \latched_rd[4]_i_17_n_0\,
      O => \latched_rd[4]_i_8_n_0\
    );
\latched_rd[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \^irq_state_reg[0]_0\,
      O => \latched_rd[4]_i_9_n_0\
    );
\latched_rd[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAC0AA"
    )
        port map (
      I0 => latched_rd(5),
      I1 => \^q\(3),
      I2 => \^decoder_trigger_reg_1\,
      I3 => \latched_rd[4]_i_1_n_0\,
      I4 => \^q\(2),
      O => \latched_rd[5]_i_1_n_0\
    );
\latched_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[4]_i_1_n_0\,
      D => \latched_rd__0\(0),
      Q => latched_rd(0),
      R => '0'
    );
\latched_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[4]_i_1_n_0\,
      D => \latched_rd__0\(1),
      Q => latched_rd(1),
      R => '0'
    );
\latched_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[4]_i_1_n_0\,
      D => \latched_rd__0\(2),
      Q => latched_rd(2),
      R => '0'
    );
\latched_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[4]_i_1_n_0\,
      D => \latched_rd__0\(3),
      Q => latched_rd(3),
      R => '0'
    );
\latched_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[4]_i_1_n_0\,
      D => \latched_rd__0\(4),
      Q => latched_rd(4),
      R => '0'
    );
\latched_rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \latched_rd[5]_i_1_n_0\,
      Q => latched_rd(5),
      R => '0'
    );
latched_stalu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_stalu_reg_1,
      Q => \^latched_stalu_reg_0\,
      R => trap_i_1_n_0
    );
latched_store_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^decoder_trigger_reg_1\,
      I1 => \^q\(3),
      I2 => \reg_next_pc[4]_i_10_n_0\,
      O => \^cpu_state_reg[6]_0\
    );
latched_store_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_store_reg_1,
      Q => \^latched_store_reg_0\,
      R => trap_i_1_n_0
    );
\mem_16bit_buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0008000000080"
    )
        port map (
      I0 => \mem_16bit_buffer[15]_i_2_n_0\,
      I1 => \mem_16bit_buffer[15]_i_3_n_0\,
      I2 => resetn,
      I3 => \^trap_reg_0\,
      I4 => \mem_addr[31]_i_3_n_0\,
      I5 => \mem_16bit_buffer[15]_i_4_n_0\,
      O => mem_16bit_buffer
    );
\mem_16bit_buffer[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      O => \mem_16bit_buffer[15]_i_2_n_0\
    );
\mem_16bit_buffer[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => \reg_out_reg_n_0_[1]\,
      I1 => \mem_rdata_q[11]_i_8_n_0\,
      I2 => \reg_next_pc_reg_n_0_[1]\,
      I3 => mem_la_secondword,
      I4 => \^mem_do_rinst_reg_0\,
      I5 => \mem_rdata_q[31]_i_14_n_0\,
      O => \mem_16bit_buffer[15]_i_3_n_0\
    );
\mem_16bit_buffer[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => mem_axi_rdata(1),
      I2 => mem_axi_rdata(0),
      I3 => mem_la_secondword,
      O => \mem_16bit_buffer[15]_i_4_n_0\
    );
\mem_16bit_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(16),
      Q => \mem_16bit_buffer_reg_n_0_[0]\,
      R => '0'
    );
\mem_16bit_buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(26),
      Q => \mem_16bit_buffer_reg_n_0_[10]\,
      R => '0'
    );
\mem_16bit_buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(27),
      Q => \mem_16bit_buffer_reg_n_0_[11]\,
      R => '0'
    );
\mem_16bit_buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(28),
      Q => \mem_16bit_buffer_reg_n_0_[12]\,
      R => '0'
    );
\mem_16bit_buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(29),
      Q => \mem_16bit_buffer_reg_n_0_[13]\,
      R => '0'
    );
\mem_16bit_buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(30),
      Q => \mem_16bit_buffer_reg_n_0_[14]\,
      R => '0'
    );
\mem_16bit_buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(31),
      Q => \mem_16bit_buffer_reg_n_0_[15]\,
      R => '0'
    );
\mem_16bit_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(17),
      Q => \mem_16bit_buffer_reg_n_0_[1]\,
      R => '0'
    );
\mem_16bit_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(18),
      Q => \mem_16bit_buffer_reg_n_0_[2]\,
      R => '0'
    );
\mem_16bit_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(19),
      Q => \mem_16bit_buffer_reg_n_0_[3]\,
      R => '0'
    );
\mem_16bit_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(20),
      Q => \mem_16bit_buffer_reg_n_0_[4]\,
      R => '0'
    );
\mem_16bit_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(21),
      Q => \mem_16bit_buffer_reg_n_0_[5]\,
      R => '0'
    );
\mem_16bit_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(22),
      Q => \mem_16bit_buffer_reg_n_0_[6]\,
      R => '0'
    );
\mem_16bit_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(23),
      Q => \mem_16bit_buffer_reg_n_0_[7]\,
      R => '0'
    );
\mem_16bit_buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(24),
      Q => \mem_16bit_buffer_reg_n_0_[8]\,
      R => '0'
    );
\mem_16bit_buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(25),
      Q => \mem_16bit_buffer_reg_n_0_[9]\,
      R => '0'
    );
\mem_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(8),
      O => \mem_addr[10]_i_1_n_0\
    );
\mem_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(9),
      O => \mem_addr[11]_i_1_n_0\
    );
\mem_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(10),
      O => \mem_addr[12]_i_1_n_0\
    );
\mem_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(11),
      O => \mem_addr[13]_i_1_n_0\
    );
\mem_addr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[13]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[13]\,
      O => \p_0_in__0\(11)
    );
\mem_addr[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[12]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[12]\,
      O => \p_0_in__0\(10)
    );
\mem_addr[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[11]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[11]\,
      O => \p_0_in__0\(9)
    );
\mem_addr[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[10]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[10]\,
      O => \p_0_in__0\(8)
    );
\mem_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[14]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(12),
      O => \mem_addr[14]_i_1_n_0\
    );
\mem_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(13),
      O => \mem_addr[15]_i_1_n_0\
    );
\mem_addr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(14),
      O => \mem_addr[16]_i_1_n_0\
    );
\mem_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(15),
      O => \mem_addr[17]_i_1_n_0\
    );
\mem_addr[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[17]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[17]\,
      O => \p_0_in__0\(15)
    );
\mem_addr[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[16]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[16]\,
      O => \p_0_in__0\(14)
    );
\mem_addr[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[15]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[15]\,
      O => \p_0_in__0\(13)
    );
\mem_addr[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[14]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[14]\,
      O => \p_0_in__0\(12)
    );
\mem_addr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(16),
      O => \mem_addr[18]_i_1_n_0\
    );
\mem_addr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(17),
      O => \mem_addr[19]_i_1_n_0\
    );
\mem_addr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[20]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(18),
      O => \mem_addr[20]_i_1_n_0\
    );
\mem_addr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(19),
      O => \mem_addr[21]_i_1_n_0\
    );
\mem_addr[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[21]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[21]\,
      O => \p_0_in__0\(19)
    );
\mem_addr[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[20]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[20]\,
      O => \p_0_in__0\(18)
    );
\mem_addr[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[19]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[19]\,
      O => \p_0_in__0\(17)
    );
\mem_addr[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[18]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[18]\,
      O => \p_0_in__0\(16)
    );
\mem_addr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(20),
      O => \mem_addr[22]_i_1_n_0\
    );
\mem_addr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(21),
      O => \mem_addr[23]_i_1_n_0\
    );
\mem_addr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(22),
      O => \mem_addr[24]_i_1_n_0\
    );
\mem_addr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(23),
      O => \mem_addr[25]_i_1_n_0\
    );
\mem_addr[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[25]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[25]\,
      O => \p_0_in__0\(23)
    );
\mem_addr[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[24]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[24]\,
      O => \p_0_in__0\(22)
    );
\mem_addr[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[23]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[23]\,
      O => \p_0_in__0\(21)
    );
\mem_addr[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[22]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[22]\,
      O => \p_0_in__0\(20)
    );
\mem_addr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[26]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(24),
      O => \mem_addr[26]_i_1_n_0\
    );
\mem_addr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(25),
      O => \mem_addr[27]_i_1_n_0\
    );
\mem_addr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[28]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(26),
      O => \mem_addr[28]_i_1_n_0\
    );
\mem_addr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(27),
      O => \mem_addr[29]_i_1_n_0\
    );
\mem_addr[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[29]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[29]\,
      O => \p_0_in__0\(27)
    );
\mem_addr[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[28]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[28]\,
      O => \p_0_in__0\(26)
    );
\mem_addr[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[27]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[27]\,
      O => \p_0_in__0\(25)
    );
\mem_addr[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[26]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[26]\,
      O => \p_0_in__0\(24)
    );
\mem_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(0),
      O => \mem_addr[2]_i_1_n_0\
    );
\mem_addr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(28),
      O => \mem_addr[30]_i_1_n_0\
    );
\mem_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000055550000"
    )
        port map (
      I0 => \^trap_reg_0\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => \^mem_do_wdata\,
      I4 => resetn,
      I5 => \mem_addr[31]_i_3_n_0\,
      O => \mem_addr[31]_i_1_n_0\
    );
\mem_addr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(29),
      O => \mem_addr[31]_i_2_n_0\
    );
\mem_addr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => \mem_16bit_buffer[15]_i_3_n_0\,
      I1 => \mem_addr[31]_i_5_n_0\,
      I2 => mem_la_secondword,
      I3 => p_89_in,
      I4 => is_sb_sh_sw_i_5_n_0,
      O => \mem_addr[31]_i_3_n_0\
    );
\mem_addr[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      O => \mem_addr[31]_i_5_n_0\
    );
\mem_addr[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => last_mem_valid,
      I2 => mem_la_firstword_reg_reg_n_0,
      I3 => \mem_rdata_q[31]_i_4_n_0\,
      O => p_89_in
    );
\mem_addr[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[31]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[31]\,
      O => \p_0_in__0\(29)
    );
\mem_addr[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[30]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[30]\,
      O => \p_0_in__0\(28)
    );
\mem_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(1),
      O => \mem_addr[3]_i_1_n_0\
    );
\mem_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(2),
      O => \mem_addr[4]_i_1_n_0\
    );
\mem_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(3),
      O => \mem_addr[5]_i_1_n_0\
    );
\mem_addr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[5]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[5]\,
      O => \p_0_in__0\(3)
    );
\mem_addr[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[4]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[4]\,
      O => \p_0_in__0\(2)
    );
\mem_addr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[3]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\mem_addr[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[2]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[2]\,
      I4 => p_89_in,
      O => \mem_addr[5]_i_6_n_0\
    );
\mem_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(4),
      O => \mem_addr[6]_i_1_n_0\
    );
\mem_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(5),
      O => \mem_addr[7]_i_1_n_0\
    );
\mem_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[8]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(6),
      O => \mem_addr[8]_i_1_n_0\
    );
\mem_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_la_addr0(7),
      O => \mem_addr[9]_i_1_n_0\
    );
\mem_addr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[9]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[9]\,
      O => \p_0_in__0\(7)
    );
\mem_addr[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[8]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[8]\,
      O => \p_0_in__0\(6)
    );
\mem_addr[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[7]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[7]\,
      O => \p_0_in__0\(5)
    );
\mem_addr[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[6]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[6]\,
      O => \p_0_in__0\(4)
    );
\mem_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[10]_i_1_n_0\,
      Q => mem_axi_awaddr(8),
      R => '0'
    );
\mem_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[11]_i_1_n_0\,
      Q => mem_axi_awaddr(9),
      R => '0'
    );
\mem_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[12]_i_1_n_0\,
      Q => mem_axi_awaddr(10),
      R => '0'
    );
\mem_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[13]_i_1_n_0\,
      Q => mem_axi_awaddr(11),
      R => '0'
    );
\mem_addr_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[9]_i_2_n_0\,
      CO(3) => \mem_addr_reg[13]_i_2_n_0\,
      CO(2) => \mem_addr_reg[13]_i_2_n_1\,
      CO(1) => \mem_addr_reg[13]_i_2_n_2\,
      CO(0) => \mem_addr_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(11 downto 8),
      S(3 downto 0) => \p_0_in__0\(11 downto 8)
    );
\mem_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[14]_i_1_n_0\,
      Q => mem_axi_awaddr(12),
      R => '0'
    );
\mem_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[15]_i_1_n_0\,
      Q => mem_axi_awaddr(13),
      R => '0'
    );
\mem_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[16]_i_1_n_0\,
      Q => mem_axi_awaddr(14),
      R => '0'
    );
\mem_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[17]_i_1_n_0\,
      Q => mem_axi_awaddr(15),
      R => '0'
    );
\mem_addr_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[13]_i_2_n_0\,
      CO(3) => \mem_addr_reg[17]_i_2_n_0\,
      CO(2) => \mem_addr_reg[17]_i_2_n_1\,
      CO(1) => \mem_addr_reg[17]_i_2_n_2\,
      CO(0) => \mem_addr_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(15 downto 12),
      S(3 downto 0) => \p_0_in__0\(15 downto 12)
    );
\mem_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[18]_i_1_n_0\,
      Q => mem_axi_awaddr(16),
      R => '0'
    );
\mem_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[19]_i_1_n_0\,
      Q => mem_axi_awaddr(17),
      R => '0'
    );
\mem_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[20]_i_1_n_0\,
      Q => mem_axi_awaddr(18),
      R => '0'
    );
\mem_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[21]_i_1_n_0\,
      Q => mem_axi_awaddr(19),
      R => '0'
    );
\mem_addr_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[17]_i_2_n_0\,
      CO(3) => \mem_addr_reg[21]_i_2_n_0\,
      CO(2) => \mem_addr_reg[21]_i_2_n_1\,
      CO(1) => \mem_addr_reg[21]_i_2_n_2\,
      CO(0) => \mem_addr_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(19 downto 16),
      S(3 downto 0) => \p_0_in__0\(19 downto 16)
    );
\mem_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[22]_i_1_n_0\,
      Q => mem_axi_awaddr(20),
      R => '0'
    );
\mem_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[23]_i_1_n_0\,
      Q => mem_axi_awaddr(21),
      R => '0'
    );
\mem_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[24]_i_1_n_0\,
      Q => mem_axi_awaddr(22),
      R => '0'
    );
\mem_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[25]_i_1_n_0\,
      Q => mem_axi_awaddr(23),
      R => '0'
    );
\mem_addr_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[21]_i_2_n_0\,
      CO(3) => \mem_addr_reg[25]_i_2_n_0\,
      CO(2) => \mem_addr_reg[25]_i_2_n_1\,
      CO(1) => \mem_addr_reg[25]_i_2_n_2\,
      CO(0) => \mem_addr_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(23 downto 20),
      S(3 downto 0) => \p_0_in__0\(23 downto 20)
    );
\mem_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[26]_i_1_n_0\,
      Q => mem_axi_awaddr(24),
      R => '0'
    );
\mem_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[27]_i_1_n_0\,
      Q => mem_axi_awaddr(25),
      R => '0'
    );
\mem_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[28]_i_1_n_0\,
      Q => mem_axi_awaddr(26),
      R => '0'
    );
\mem_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[29]_i_1_n_0\,
      Q => mem_axi_awaddr(27),
      R => '0'
    );
\mem_addr_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[25]_i_2_n_0\,
      CO(3) => \mem_addr_reg[29]_i_2_n_0\,
      CO(2) => \mem_addr_reg[29]_i_2_n_1\,
      CO(1) => \mem_addr_reg[29]_i_2_n_2\,
      CO(0) => \mem_addr_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(27 downto 24),
      S(3 downto 0) => \p_0_in__0\(27 downto 24)
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[2]_i_1_n_0\,
      Q => mem_axi_awaddr(0),
      R => '0'
    );
\mem_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[30]_i_1_n_0\,
      Q => mem_axi_awaddr(28),
      R => '0'
    );
\mem_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[31]_i_2_n_0\,
      Q => mem_axi_awaddr(29),
      R => '0'
    );
\mem_addr_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[29]_i_2_n_0\,
      CO(3 downto 1) => \NLW_mem_addr_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mem_addr_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_mem_addr_reg[31]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mem_la_addr0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \p_0_in__0\(29 downto 28)
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[3]_i_1_n_0\,
      Q => mem_axi_awaddr(1),
      R => '0'
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[4]_i_1_n_0\,
      Q => mem_axi_awaddr(2),
      R => '0'
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[5]_i_1_n_0\,
      Q => mem_axi_awaddr(3),
      R => '0'
    );
\mem_addr_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_addr_reg[5]_i_2_n_0\,
      CO(2) => \mem_addr_reg[5]_i_2_n_1\,
      CO(1) => \mem_addr_reg[5]_i_2_n_2\,
      CO(0) => \mem_addr_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_89_in,
      O(3 downto 0) => mem_la_addr0(3 downto 0),
      S(3 downto 1) => \p_0_in__0\(3 downto 1),
      S(0) => \mem_addr[5]_i_6_n_0\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[6]_i_1_n_0\,
      Q => mem_axi_awaddr(4),
      R => '0'
    );
\mem_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[7]_i_1_n_0\,
      Q => mem_axi_awaddr(5),
      R => '0'
    );
\mem_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[8]_i_1_n_0\,
      Q => mem_axi_awaddr(6),
      R => '0'
    );
\mem_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[9]_i_1_n_0\,
      Q => mem_axi_awaddr(7),
      R => '0'
    );
\mem_addr_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[5]_i_2_n_0\,
      CO(3) => \mem_addr_reg[9]_i_2_n_0\,
      CO(2) => \mem_addr_reg[9]_i_2_n_1\,
      CO(1) => \mem_addr_reg[9]_i_2_n_2\,
      CO(0) => \mem_addr_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(7 downto 4),
      S(3 downto 0) => \p_0_in__0\(7 downto 4)
    );
mem_axi_arvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^mem_wstrb_reg[1]_0\,
      I1 => \^mem_wstrb_reg[0]_0\,
      I2 => \^mem_wstrb_reg[3]_0\,
      I3 => \^mem_wstrb_reg[2]_0\,
      I4 => \^mem_valid\,
      I5 => mem_axi_arvalid_0,
      O => mem_axi_arvalid
    );
mem_axi_awvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^mem_wstrb_reg[1]_0\,
      I1 => \^mem_wstrb_reg[0]_0\,
      I2 => \^mem_wstrb_reg[3]_0\,
      I3 => \^mem_wstrb_reg[2]_0\,
      I4 => \^mem_valid\,
      I5 => ack_awvalid,
      O => mem_axi_awvalid
    );
mem_axi_bready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => \^mem_wstrb_reg[2]_0\,
      I2 => \^mem_wstrb_reg[3]_0\,
      I3 => \^mem_wstrb_reg[0]_0\,
      I4 => \^mem_wstrb_reg[1]_0\,
      O => mem_axi_bready
    );
mem_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => \^mem_wstrb_reg[2]_0\,
      I2 => \^mem_wstrb_reg[3]_0\,
      I3 => \^mem_wstrb_reg[0]_0\,
      I4 => \^mem_wstrb_reg[1]_0\,
      O => mem_axi_rready
    );
mem_axi_wvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^mem_wstrb_reg[1]_0\,
      I1 => \^mem_wstrb_reg[0]_0\,
      I2 => \^mem_wstrb_reg[3]_0\,
      I3 => \^mem_wstrb_reg[2]_0\,
      I4 => \^mem_valid\,
      I5 => mem_axi_wvalid_0,
      O => mem_axi_wvalid
    );
mem_do_prefetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000808880"
    )
        port map (
      I0 => resetn,
      I1 => \^resetn_0\,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_do_prefetch_i_2_n_0,
      I4 => \^instr_retirq\,
      I5 => instr_jalr,
      O => mem_do_prefetch_i_1_n_0
    );
mem_do_prefetch_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^decoder_trigger_reg_1\,
      I2 => \^decoder_trigger_reg_0\,
      I3 => instr_waitirq,
      I4 => instr_jal,
      O => mem_do_prefetch_i_2_n_0
    );
mem_do_prefetch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_prefetch_i_1_n_0,
      Q => \^mem_do_prefetch_reg_0\,
      R => '0'
    );
mem_do_rdata_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \cpu_state_reg_n_0_[7]\,
      I4 => \^q\(3),
      O => \cpu_state_reg[2]_0\
    );
mem_do_rdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_rdata_reg_0,
      Q => \^mem_do_rdata\,
      R => '0'
    );
mem_do_rinst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD000"
    )
        port map (
      I0 => is_sll_srl_sra,
      I1 => is_sb_sh_sw,
      I2 => \cpu_state[6]_i_3_n_0\,
      I3 => \cpu_state[3]_i_6_n_0\,
      I4 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I5 => is_lui_auipc_jal,
      O => mem_do_rinst_i_5_n_0
    );
mem_do_rinst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[0]\,
      I1 => \reg_sh_reg_n_0_[2]\,
      I2 => \reg_sh_reg_n_0_[3]\,
      I3 => \reg_sh_reg_n_0_[4]\,
      I4 => \reg_sh_reg_n_0_[1]\,
      O => mem_do_rinst_i_6_n_0
    );
mem_do_rinst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550051515500"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => do_waitirq_reg_n_0,
      I4 => \^decoder_trigger_reg_0\,
      I5 => \^decoder_trigger_reg_1\,
      O => mem_do_rinst_i_7_n_0
    );
mem_do_rinst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_div_n_0,
      Q => mem_do_rinst_reg_n_0,
      R => '0'
    );
mem_do_wdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_wdata_reg_0,
      Q => \^mem_do_wdata\,
      R => '0'
    );
mem_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_instr_reg_0,
      Q => mem_axi_arprot(0),
      R => '0'
    );
mem_la_firstword_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mem_la_firstword_reg_reg_n_0,
      I1 => last_mem_valid,
      I2 => \mem_rdata_q[11]_i_4_n_0\,
      O => mem_la_firstword_reg
    );
mem_la_firstword_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_firstword_reg,
      Q => mem_la_firstword_reg_reg_n_0,
      R => trap_i_1_n_0
    );
mem_la_secondword_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAA8A00000000"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_rdata_q[31]_i_4_n_0\,
      I4 => mem_la_secondword_i_2_n_0,
      I5 => \^resetn_1\,
      O => mem_la_secondword_i_1_n_0
    );
mem_la_secondword_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => \mem_addr[31]_i_3_n_0\,
      O => mem_la_secondword_i_2_n_0
    );
mem_la_secondword_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_secondword_i_1_n_0,
      Q => mem_la_secondword,
      R => '0'
    );
\mem_rdata_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[0]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[0]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[0]_i_1_n_0\
    );
\mem_rdata_q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[0]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(0),
      O => \mem_rdata_q[0]_i_2_n_0\
    );
\mem_rdata_q[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(16),
      O => \mem_rdata_q[0]_i_3_n_0\
    );
\mem_rdata_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[10]_i_2_n_0\,
      I2 => \mem_rdata_q[10]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[10]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_3_in(0)
    );
\mem_rdata_q[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[26]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(26),
      O => \mem_rdata_q[10]_i_2_n_0\
    );
\mem_rdata_q[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(10),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[10]\,
      O => \mem_rdata_q[10]_i_3_n_0\
    );
\mem_rdata_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000145FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_3_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_4_n_0\,
      O => \mem_rdata_q[11]_i_1_n_0\
    );
\mem_rdata_q[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => \mem_rdata_q[11]_i_6_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[11]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_3_in(1)
    );
\mem_rdata_q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[11]_i_3_n_0\
    );
\mem_rdata_q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \^mem_do_rinst_reg_0\,
      I1 => mem_la_secondword,
      I2 => \reg_next_pc_reg_n_0_[1]\,
      I3 => \^latched_store_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => \reg_out_reg_n_0_[1]\,
      O => \mem_rdata_q[11]_i_4_n_0\
    );
\mem_rdata_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(27),
      O => \mem_rdata_q[11]_i_5_n_0\
    );
\mem_rdata_q[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[11]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(11),
      O => \mem_rdata_q[11]_i_6_n_0\
    );
\mem_rdata_q[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F0F0F0F1F0"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_14_n_0\,
      I1 => \^mem_do_rinst_reg_0\,
      I2 => mem_la_secondword,
      I3 => \reg_next_pc_reg_n_0_[1]\,
      I4 => \mem_rdata_q[11]_i_8_n_0\,
      I5 => \reg_out_reg_n_0_[1]\,
      O => \mem_rdata_q[11]_i_7_n_0\
    );
\mem_rdata_q[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^latched_branch_reg_0\,
      I1 => \^latched_store_reg_0\,
      O => \mem_rdata_q[11]_i_8_n_0\
    );
\mem_rdata_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB888B"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      I2 => \mem_rdata_q[12]_i_2_n_0\,
      I3 => instr_jal_i_4_n_0,
      I4 => \mem_rdata_q[12]_i_3_n_0\,
      I5 => \mem_rdata_q[12]_i_4_n_0\,
      O => p_1_in(12)
    );
\mem_rdata_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5F3F5F0F503F5F"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[12]_i_5_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => instr_jal_i_6_n_0,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => \mem_rdata_q[12]_i_6_n_0\,
      O => \mem_rdata_q[12]_i_2_n_0\
    );
\mem_rdata_q[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => p_3_in(2),
      I3 => \mem_rdata_q[31]_i_17_n_0\,
      O => \mem_rdata_q[12]_i_3_n_0\
    );
\mem_rdata_q[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0EEE0E0E0E0"
    )
        port map (
      I0 => instr_jalr_i_2_n_0,
      I1 => \mem_rdata_q[12]_i_7_n_0\,
      I2 => \mem_rdata_q[24]_i_15_n_0\,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => is_alu_reg_reg_i_5_n_0,
      I5 => \mem_rdata_q[31]_i_19_n_0\,
      O => \mem_rdata_q[12]_i_4_n_0\
    );
\mem_rdata_q[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => p_11_in,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => p_3_in(0),
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => p_3_in(1),
      O => \mem_rdata_q[12]_i_5_n_0\
    );
\mem_rdata_q[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => p_3_in(2),
      I3 => p_10_in,
      I4 => p_12_in,
      O => \mem_rdata_q[12]_i_6_n_0\
    );
\mem_rdata_q[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[12]_i_7_n_0\
    );
\mem_rdata_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF02CF02CF03CF00"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      I2 => \mem_rdata_q[13]_i_3_n_0\,
      I3 => instr_jal_i_5_n_0,
      I4 => instr_jal_i_6_n_0,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => p_1_in(13)
    );
\mem_rdata_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440040004400"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => p_10_in,
      I3 => p_3_in(1),
      I4 => p_3_in(0),
      I5 => p_3_in(2),
      O => \mem_rdata_q[13]_i_2_n_0\
    );
\mem_rdata_q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB000000"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => p_13_in(0),
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[13]_i_3_n_0\
    );
\mem_rdata_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC7400000044"
    )
        port map (
      I0 => \mem_rdata_q[14]_i_2_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_3_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => p_1_in(14)
    );
\mem_rdata_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFF3FFEFEF"
    )
        port map (
      I0 => \mem_rdata_q[14]_i_3_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \^mem_16bit_buffer_reg[4]_0\(0),
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[14]_i_2_n_0\
    );
\mem_rdata_q[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808080C0"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => p_12_in,
      I4 => p_10_in,
      O => \mem_rdata_q[14]_i_3_n_0\
    );
\mem_rdata_q[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[15]_i_2_n_0\,
      I2 => \mem_rdata_q[19]_i_3_n_0\,
      I3 => instr_jal_i_5_n_0,
      I4 => p_12_in,
      O => p_1_in(15)
    );
\mem_rdata_q[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[15]_i_2_n_0\
    );
\mem_rdata_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFBF"
    )
        port map (
      I0 => p_10_in,
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[16]_i_2_n_0\,
      O => p_1_in(16)
    );
\mem_rdata_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[16]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(16),
      I4 => \mem_rdata_q[0]_i_2_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[16]_i_2_n_0\
    );
\mem_rdata_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFBF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[17]_i_2_n_0\,
      O => p_1_in(17)
    );
\mem_rdata_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[17]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(17),
      I4 => \mem_rdata_q[1]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[17]_i_2_n_0\
    );
\mem_rdata_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFBF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[18]_i_2_n_0\,
      O => p_1_in(18)
    );
\mem_rdata_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[18]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(18),
      I4 => \mem_rdata_q[2]_i_2_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[18]_i_2_n_0\
    );
\mem_rdata_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_3_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => instr_jal_i_5_n_0,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_4_n_0\,
      O => \mem_rdata_q[19]_i_1_n_0\
    );
\mem_rdata_q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFBF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[31]_i_12_n_0\,
      I2 => \mem_rdata_q[19]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[19]_i_6_n_0\,
      O => p_1_in(19)
    );
\mem_rdata_q[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[9]_i_3_n_0\,
      I2 => p_3_in(0),
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => \mem_rdata_q[8]_i_4_n_0\,
      O => \mem_rdata_q[19]_i_3_n_0\
    );
\mem_rdata_q[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[15]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[19]_i_4_n_0\
    );
\mem_rdata_q[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[19]_i_5_n_0\
    );
\mem_rdata_q[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[19]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(19),
      I4 => \mem_rdata_q[3]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[19]_i_6_n_0\
    );
\mem_rdata_q[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(31),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      O => \mem_rdata_q[19]_i_7_n_0\
    );
\mem_rdata_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[1]\,
      I1 => \mem_rdata_q[11]_i_7_n_0\,
      I2 => \mem_rdata_q[1]_i_2_n_0\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[1]_i_3_n_0\,
      O => \mem_rdata_q[1]_i_1_n_0\
    );
\mem_rdata_q[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[17]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(17),
      O => \mem_rdata_q[1]_i_2_n_0\
    );
\mem_rdata_q[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[1]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(1),
      O => \mem_rdata_q[1]_i_3_n_0\
    );
\mem_rdata_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F111FFF11111111"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_2_n_0\,
      I1 => \mem_rdata_q[20]_i_2_n_0\,
      I2 => \mem_rdata_q[20]_i_3_n_0\,
      I3 => \mem_rdata_q[21]_i_5_n_0\,
      I4 => \mem_rdata_q[20]_i_4_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => p_1_in(20)
    );
\mem_rdata_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(20),
      I4 => \mem_rdata_q[4]_i_2_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[20]_i_2_n_0\
    );
\mem_rdata_q[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000D0DCF00FF00"
    )
        port map (
      I0 => p_11_in,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \mem_rdata_q[20]_i_2_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[20]_i_3_n_0\
    );
\mem_rdata_q[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F5F0B0A"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_22_n_0\,
      I1 => p_3_in(0),
      I2 => p_11_in,
      I3 => p_3_in(1),
      I4 => \mem_rdata_q[20]_i_2_n_0\,
      O => \mem_rdata_q[20]_i_4_n_0\
    );
\mem_rdata_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F111FFF11111111"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_2_n_0\,
      I1 => \mem_rdata_q[21]_i_3_n_0\,
      I2 => \mem_rdata_q[21]_i_4_n_0\,
      I3 => \mem_rdata_q[21]_i_5_n_0\,
      I4 => \mem_rdata_q[21]_i_6_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => p_1_in(21)
    );
\mem_rdata_q[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[13]\,
      O => \mem_rdata_q[21]_i_10_n_0\
    );
\mem_rdata_q[21]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(13),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[21]_i_11_n_0\
    );
\mem_rdata_q[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(29),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      O => \mem_rdata_q[21]_i_12_n_0\
    );
\mem_rdata_q[21]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[14]\,
      O => \mem_rdata_q[21]_i_13_n_0\
    );
\mem_rdata_q[21]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(14),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[21]_i_14_n_0\
    );
\mem_rdata_q[21]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(30),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      O => \mem_rdata_q[21]_i_15_n_0\
    );
\mem_rdata_q[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F00FFFFFFFF"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => \mem_rdata_q[31]_i_4_n_0\,
      I4 => \mem_rdata_q[21]_i_19_n_0\,
      I5 => resetn,
      O => \mem_rdata_q[21]_i_16_n_0\
    );
\mem_rdata_q[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555555515551"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      I1 => \mem_rdata_q[21]_i_20_n_0\,
      I2 => is_sb_sh_sw_i_11_n_0,
      I3 => is_sb_sh_sw_i_10_n_0,
      I4 => is_sb_sh_sw_i_9_n_0,
      I5 => is_sb_sh_sw_i_8_n_0,
      O => \mem_rdata_q[21]_i_17_n_0\
    );
\mem_rdata_q[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545FF45FF"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_21_n_0\,
      I1 => \mem_rdata_q[24]_i_22_n_0\,
      I2 => \mem_rdata_q[24]_i_23_n_0\,
      I3 => \mem_rdata_q[21]_i_13_n_0\,
      I4 => \mem_rdata_q[21]_i_14_n_0\,
      I5 => \mem_rdata_q[21]_i_15_n_0\,
      O => \mem_rdata_q[21]_i_18_n_0\
    );
\mem_rdata_q[21]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111111F"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \^mem_do_wdata\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \^mem_do_rdata\,
      O => \mem_rdata_q[21]_i_19_n_0\
    );
\mem_rdata_q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A8A8A888A"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_7_n_0\,
      I1 => \mem_rdata_q[21]_i_8_n_0\,
      I2 => \mem_rdata_q[21]_i_9_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_18_n_0\,
      I5 => \mem_rdata_q[24]_i_18_n_0\,
      O => \mem_rdata_q[21]_i_2_n_0\
    );
\mem_rdata_q[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEF0FE"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_21_n_0\,
      I1 => \mem_rdata_q[21]_i_22_n_0\,
      I2 => \mem_rdata_q[11]_i_7_n_0\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[21]_i_23_n_0\,
      I5 => \mem_rdata_q[21]_i_24_n_0\,
      O => \mem_rdata_q[21]_i_20_n_0\
    );
\mem_rdata_q[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => mem_axi_rdata(16),
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[21]_i_25_n_0\,
      I4 => \mem_rdata_q[31]_i_13_n_0\,
      I5 => mem_do_rinst_reg_n_0,
      O => \mem_rdata_q[21]_i_21_n_0\
    );
\mem_rdata_q[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222022222222"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[16]\,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[21]_i_25_n_0\,
      I4 => \mem_rdata_q[31]_i_13_n_0\,
      I5 => mem_do_rinst_reg_n_0,
      O => \mem_rdata_q[21]_i_22_n_0\
    );
\mem_rdata_q[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222022222222"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[0]\,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[21]_i_25_n_0\,
      I4 => \mem_rdata_q[31]_i_13_n_0\,
      I5 => mem_do_rinst_reg_n_0,
      O => \mem_rdata_q[21]_i_23_n_0\
    );
\mem_rdata_q[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => mem_axi_rdata(0),
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[31]_i_14_n_0\,
      I3 => \mem_rdata_q[21]_i_25_n_0\,
      I4 => \mem_rdata_q[31]_i_13_n_0\,
      I5 => mem_do_rinst_reg_n_0,
      O => \mem_rdata_q[21]_i_24_n_0\
    );
\mem_rdata_q[21]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      O => \mem_rdata_q[21]_i_25_n_0\
    );
\mem_rdata_q[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[21]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(21),
      I4 => \mem_rdata_q[5]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[21]_i_3_n_0\
    );
\mem_rdata_q[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000D0DCF00FF00"
    )
        port map (
      I0 => p_13_in(0),
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \mem_rdata_q[21]_i_3_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[21]_i_4_n_0\
    );
\mem_rdata_q[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545FF45FF"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_10_n_0\,
      I1 => \mem_rdata_q[21]_i_11_n_0\,
      I2 => \mem_rdata_q[21]_i_12_n_0\,
      I3 => \mem_rdata_q[21]_i_13_n_0\,
      I4 => \mem_rdata_q[21]_i_14_n_0\,
      I5 => \mem_rdata_q[21]_i_15_n_0\,
      O => \mem_rdata_q[21]_i_5_n_0\
    );
\mem_rdata_q[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F5F0B0A"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_22_n_0\,
      I1 => p_3_in(0),
      I2 => p_13_in(0),
      I3 => p_3_in(1),
      I4 => \mem_rdata_q[21]_i_3_n_0\,
      O => \mem_rdata_q[21]_i_6_n_0\
    );
\mem_rdata_q[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[21]_i_7_n_0\
    );
\mem_rdata_q[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000031"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[11]_i_4_n_0\,
      I3 => \mem_rdata_q[21]_i_16_n_0\,
      I4 => \^mem_do_rinst_reg_0\,
      O => \mem_rdata_q[21]_i_8_n_0\
    );
\mem_rdata_q[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF1FFFF"
    )
        port map (
      I0 => \mem_rdata_q[21]_i_17_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[21]_i_16_n_0\,
      I3 => \^mem_do_rinst_reg_0\,
      I4 => \mem_rdata_q[21]_i_18_n_0\,
      I5 => \mem_rdata_q[25]_i_6_n_0\,
      O => \mem_rdata_q[21]_i_9_n_0\
    );
\mem_rdata_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FD00FD"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_2_n_0\,
      I1 => \mem_rdata_q[22]_i_3_n_0\,
      I2 => \mem_rdata_q[22]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_3_n_0\,
      I4 => \mem_rdata_q[22]_i_5_n_0\,
      I5 => \mem_rdata_q[22]_i_6_n_0\,
      O => p_1_in(22)
    );
\mem_rdata_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0101FF01"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_7_n_0\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \mem_rdata_q[22]_i_5_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => \mem_rdata_q[25]_i_10_n_0\,
      O => \mem_rdata_q[22]_i_2_n_0\
    );
\mem_rdata_q[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000305555"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_8_n_0\,
      I1 => \mem_rdata_q[24]_i_20_n_0\,
      I2 => \^mem_16bit_buffer_reg[4]_0\(0),
      I3 => instr_jal_i_5_n_0,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[22]_i_3_n_0\
    );
\mem_rdata_q[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_13_n_0\,
      I1 => \^mem_16bit_buffer_reg[4]_0\(0),
      I2 => \mem_rdata_q[24]_i_17_n_0\,
      I3 => \mem_rdata_q[22]_i_5_n_0\,
      O => \mem_rdata_q[22]_i_4_n_0\
    );
\mem_rdata_q[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000757F757F"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[22]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(22),
      I4 => \mem_rdata_q[6]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[22]_i_5_n_0\
    );
\mem_rdata_q[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0FFFF0000"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_18_n_0\,
      I1 => \mem_rdata_q[31]_i_18_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[24]_i_15_n_0\,
      I4 => \mem_rdata_q[31]_i_3_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[22]_i_6_n_0\
    );
\mem_rdata_q[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \^mem_16bit_buffer_reg[4]_0\(0),
      I2 => \mem_rdata_q[22]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[22]_i_7_n_0\
    );
\mem_rdata_q[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_5_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => p_10_in,
      O => \mem_rdata_q[22]_i_8_n_0\
    );
\mem_rdata_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_2_n_0\,
      I1 => \mem_rdata_q[23]_i_3_n_0\,
      I2 => \mem_rdata_q[23]_i_4_n_0\,
      I3 => \mem_rdata_q[23]_i_5_n_0\,
      I4 => \mem_rdata_q[23]_i_6_n_0\,
      I5 => \mem_rdata_q[23]_i_7_n_0\,
      O => p_1_in(23)
    );
\mem_rdata_q[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"505C"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => p_12_in,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[23]_i_10_n_0\
    );
\mem_rdata_q[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[23]_i_2_n_0\
    );
\mem_rdata_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA80888088"
    )
        port map (
      I0 => instr_jalr_i_2_n_0,
      I1 => \mem_rdata_q[23]_i_8_n_0\,
      I2 => \mem_rdata_q[24]_i_18_n_0\,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => \mem_rdata_q[24]_i_20_n_0\,
      I5 => p_12_in,
      O => \mem_rdata_q[23]_i_3_n_0\
    );
\mem_rdata_q[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => p_12_in,
      I2 => \mem_rdata_q[24]_i_17_n_0\,
      I3 => \mem_rdata_q[27]_i_13_n_0\,
      O => \mem_rdata_q[23]_i_4_n_0\
    );
\mem_rdata_q[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_3_n_0\,
      I1 => \decoded_imm_uj[3]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[24]_i_15_n_0\,
      O => \mem_rdata_q[23]_i_5_n_0\
    );
\mem_rdata_q[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[23]_i_9_n_0\,
      O => \mem_rdata_q[23]_i_6_n_0\
    );
\mem_rdata_q[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0101FF01"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_10_n_0\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \decoded_imm_uj[3]_i_2_n_0\,
      I4 => instr_jal_i_6_n_0,
      I5 => \mem_rdata_q[25]_i_10_n_0\,
      O => \mem_rdata_q[23]_i_7_n_0\
    );
\mem_rdata_q[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \decoded_imm_uj[3]_i_2_n_0\,
      O => \mem_rdata_q[23]_i_8_n_0\
    );
\mem_rdata_q[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABA8A8A8ABABAB"
    )
        port map (
      I0 => \decoded_imm_uj[3]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => p_3_in(0),
      I4 => instr_jal_i_6_n_0,
      I5 => p_12_in,
      O => \mem_rdata_q[23]_i_9_n_0\
    );
\mem_rdata_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF0400EEEE"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_3_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[24]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_4_n_0\,
      I5 => \mem_rdata_q[24]_i_4_n_0\,
      O => \mem_rdata_q[24]_i_1_n_0\
    );
\mem_rdata_q[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AAAA8A00"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[24]_i_10_n_0\
    );
\mem_rdata_q[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(8),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[8]\,
      O => \mem_rdata_q[24]_i_11_n_0\
    );
\mem_rdata_q[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => p_3_in(0),
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => p_3_in(1),
      O => \mem_rdata_q[24]_i_12_n_0\
    );
\mem_rdata_q[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F33"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[24]_i_5_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[24]_i_13_n_0\
    );
\mem_rdata_q[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCFDF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => instr_jal_i_6_n_0,
      I4 => \mem_rdata_q[24]_i_5_n_0\,
      O => \mem_rdata_q[24]_i_14_n_0\
    );
\mem_rdata_q[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[24]_i_15_n_0\
    );
\mem_rdata_q[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545FF45FF"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_21_n_0\,
      I1 => \mem_rdata_q[24]_i_22_n_0\,
      I2 => \mem_rdata_q[24]_i_23_n_0\,
      I3 => \mem_rdata_q[21]_i_10_n_0\,
      I4 => \mem_rdata_q[21]_i_11_n_0\,
      I5 => \mem_rdata_q[21]_i_12_n_0\,
      O => \mem_rdata_q[24]_i_16_n_0\
    );
\mem_rdata_q[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB00B0"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => instr_jal_i_5_n_0,
      I4 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[24]_i_17_n_0\
    );
\mem_rdata_q[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \^mem_16bit_buffer_reg[4]_0\(0),
      I2 => p_13_in(0),
      I3 => p_11_in,
      I4 => p_12_in,
      I5 => p_10_in,
      O => \mem_rdata_q[24]_i_18_n_0\
    );
\mem_rdata_q[24]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[24]_i_5_n_0\,
      O => \mem_rdata_q[24]_i_19_n_0\
    );
\mem_rdata_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5C5F5F5F5F"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_5_n_0\,
      I1 => \mem_rdata_q[24]_i_6_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      I3 => \mem_rdata_q[24]_i_7_n_0\,
      I4 => \mem_rdata_q[24]_i_8_n_0\,
      I5 => \mem_rdata_q[24]_i_9_n_0\,
      O => p_1_in(24)
    );
\mem_rdata_q[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[24]_i_20_n_0\
    );
\mem_rdata_q[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[15]\,
      O => \mem_rdata_q[24]_i_21_n_0\
    );
\mem_rdata_q[24]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => mem_axi_rdata(15),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[15]\,
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[24]_i_22_n_0\
    );
\mem_rdata_q[24]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(31),
      O => \mem_rdata_q[24]_i_23_n_0\
    );
\mem_rdata_q[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000D00"
    )
        port map (
      I0 => p_3_in(2),
      I1 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I2 => is_alu_reg_reg_i_5_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[24]_i_3_n_0\
    );
\mem_rdata_q[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555000003FF"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_10_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_4_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[24]_i_4_n_0\
    );
\mem_rdata_q[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000047FF47FF"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(24),
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[24]_i_11_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[24]_i_5_n_0\
    );
\mem_rdata_q[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0EFF04"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_12_n_0\,
      I1 => p_10_in,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[24]_i_13_n_0\,
      I4 => p_3_in(2),
      I5 => \mem_rdata_q[24]_i_14_n_0\,
      O => \mem_rdata_q[24]_i_6_n_0\
    );
\mem_rdata_q[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200223F22002230"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_15_n_0\,
      I1 => \mem_rdata_q[24]_i_5_n_0\,
      I2 => \mem_rdata_q[24]_i_16_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => p_3_in(1),
      O => \mem_rdata_q[24]_i_7_n_0\
    );
\mem_rdata_q[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_5_n_0\,
      I1 => p_10_in,
      I2 => \mem_rdata_q[24]_i_17_n_0\,
      I3 => \mem_rdata_q[27]_i_13_n_0\,
      O => \mem_rdata_q[24]_i_8_n_0\
    );
\mem_rdata_q[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF75FF555575FF"
    )
        port map (
      I0 => instr_jalr_i_2_n_0,
      I1 => \mem_rdata_q[24]_i_18_n_0\,
      I2 => \mem_rdata_q[31]_i_18_n_0\,
      I3 => \mem_rdata_q[24]_i_19_n_0\,
      I4 => p_10_in,
      I5 => \mem_rdata_q[24]_i_20_n_0\,
      O => \mem_rdata_q[24]_i_9_n_0\
    );
\mem_rdata_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777777"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      I2 => \mem_rdata_q[25]_i_2_n_0\,
      I3 => \mem_rdata_q[25]_i_3_n_0\,
      I4 => \mem_rdata_q[25]_i_4_n_0\,
      I5 => \mem_rdata_q[25]_i_5_n_0\,
      O => p_1_in(25)
    );
\mem_rdata_q[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[25]_i_10_n_0\
    );
\mem_rdata_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0008"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => is_alu_reg_reg_i_5_n_0,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => \mem_rdata_q[25]_i_6_n_0\,
      I5 => instr_retirq_i_4_n_0,
      O => \mem_rdata_q[25]_i_2_n_0\
    );
\mem_rdata_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707000007000"
    )
        port map (
      I0 => instr_jalr_i_2_n_0,
      I1 => \mem_rdata_q[25]_i_7_n_0\,
      I2 => \mem_rdata_q[25]_i_8_n_0\,
      I3 => \mem_rdata_q[27]_i_15_n_0\,
      I4 => \mem_rdata_q[25]_i_9_n_0\,
      I5 => \mem_rdata_q[27]_i_13_n_0\,
      O => \mem_rdata_q[25]_i_3_n_0\
    );
\mem_rdata_q[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101310131013"
    )
        port map (
      I0 => p_11_in,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_3_in(2),
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[25]_i_4_n_0\
    );
\mem_rdata_q[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \mem_rdata_q[25]_i_10_n_0\,
      I1 => instr_retirq_i_4_n_0,
      I2 => \mem_rdata_q[31]_i_22_n_0\,
      O => \mem_rdata_q[25]_i_5_n_0\
    );
\mem_rdata_q[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545FF45FF"
    )
        port map (
      I0 => is_sb_sh_sw_i_11_n_0,
      I1 => is_sb_sh_sw_i_12_n_0,
      I2 => is_sb_sh_sw_i_13_n_0,
      I3 => \mem_rdata_q[21]_i_10_n_0\,
      I4 => \mem_rdata_q[21]_i_11_n_0\,
      I5 => \mem_rdata_q[21]_i_12_n_0\,
      O => \mem_rdata_q[25]_i_6_n_0\
    );
\mem_rdata_q[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in(2),
      I1 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[25]_i_7_n_0\
    );
\mem_rdata_q[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F757555757"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_20_n_0\,
      I1 => p_3_in(2),
      I2 => instr_jal_i_5_n_0,
      I3 => instr_jal_i_6_n_0,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_retirq_i_4_n_0,
      O => \mem_rdata_q[25]_i_8_n_0\
    );
\mem_rdata_q[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(2),
      I2 => instr_retirq_i_4_n_0,
      I3 => p_3_in(0),
      O => \mem_rdata_q[25]_i_9_n_0\
    );
\mem_rdata_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F1FFF1F1F1FF"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_2_n_0\,
      I1 => instr_jal_i_4_n_0,
      I2 => \mem_rdata_q[26]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_8_n_0\,
      I4 => instr_retirq_i_5_n_0,
      I5 => \mem_rdata_q[31]_i_3_n_0\,
      O => p_1_in(26)
    );
\mem_rdata_q[26]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[26]_i_10_n_0\
    );
\mem_rdata_q[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => instr_jal_i_6_n_0,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[26]_i_11_n_0\
    );
\mem_rdata_q[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BA"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => instr_retirq_i_5_n_0,
      O => \mem_rdata_q[26]_i_12_n_0\
    );
\mem_rdata_q[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880D80008808DD0D"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[10]\,
      I2 => mem_la_secondword,
      I3 => \mem_rdata_q[10]_i_3_n_0\,
      I4 => \mem_rdata_q[10]_i_2_n_0\,
      I5 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[26]_i_13_n_0\
    );
\mem_rdata_q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A8888888A"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_4_n_0\,
      I1 => \mem_rdata_q[26]_i_5_n_0\,
      I2 => \mem_rdata_q[27]_i_10_n_0\,
      I3 => \mem_rdata_q[26]_i_6_n_0\,
      I4 => \mem_rdata_q[26]_i_7_n_0\,
      I5 => \mem_rdata_q[26]_i_8_n_0\,
      O => \mem_rdata_q[26]_i_2_n_0\
    );
\mem_rdata_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_9_n_0\,
      I1 => \mem_rdata_q[26]_i_10_n_0\,
      I2 => p_11_in,
      I3 => \mem_rdata_q[26]_i_11_n_0\,
      I4 => \mem_rdata_q[26]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[26]_i_3_n_0\
    );
\mem_rdata_q[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF733"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[26]_i_13_n_0\,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[26]_i_4_n_0\
    );
\mem_rdata_q[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_retirq_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[26]_i_5_n_0\
    );
\mem_rdata_q[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F0BB"
    )
        port map (
      I0 => p_3_in(2),
      I1 => instr_jal_i_6_n_0,
      I2 => p_12_in,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[26]_i_6_n_0\
    );
\mem_rdata_q[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => p_3_in(0),
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => p_3_in(1),
      O => \mem_rdata_q[26]_i_7_n_0\
    );
\mem_rdata_q[26]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_12_in,
      I1 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[26]_i_8_n_0\
    );
\mem_rdata_q[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808A00008080"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_20_n_0\,
      I1 => p_12_in,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[7]_i_2_n_0\,
      O => \mem_rdata_q[26]_i_9_n_0\
    );
\mem_rdata_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAA8AA"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_2_n_0\,
      I1 => \mem_rdata_q[27]_i_3_n_0\,
      I2 => \mem_rdata_q[27]_i_4_n_0\,
      I3 => \mem_rdata_q[31]_i_6_n_0\,
      I4 => \mem_rdata_q[27]_i_5_n_0\,
      I5 => \mem_rdata_q[27]_i_6_n_0\,
      O => p_1_in(27)
    );
\mem_rdata_q[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_18_n_0\,
      I1 => p_3_in(0),
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[27]_i_19_n_0\,
      O => \mem_rdata_q[27]_i_10_n_0\
    );
\mem_rdata_q[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFFFF"
    )
        port map (
      I0 => instr_retirq_i_3_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[27]_i_11_n_0\
    );
\mem_rdata_q[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => instr_retirq_i_3_n_0,
      O => \mem_rdata_q[27]_i_12_n_0\
    );
\mem_rdata_q[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[27]_i_13_n_0\
    );
\mem_rdata_q[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(2),
      I2 => instr_retirq_i_3_n_0,
      I3 => p_3_in(0),
      O => \mem_rdata_q[27]_i_14_n_0\
    );
\mem_rdata_q[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[27]_i_15_n_0\
    );
\mem_rdata_q[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200202222002A"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_20_n_0\,
      I1 => instr_retirq_i_3_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => instr_jal_i_6_n_0,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[8]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_16_n_0\
    );
\mem_rdata_q[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[27]_i_17_n_0\
    );
\mem_rdata_q[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF45FF45FF4545"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_21_n_0\,
      I1 => \mem_rdata_q[27]_i_22_n_0\,
      I2 => \mem_rdata_q[27]_i_23_n_0\,
      I3 => \mem_rdata_q[27]_i_24_n_0\,
      I4 => \mem_rdata_q[27]_i_25_n_0\,
      I5 => \mem_rdata_q[27]_i_26_n_0\,
      O => \mem_rdata_q[27]_i_18_n_0\
    );
\mem_rdata_q[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF45FF45"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_21_n_0\,
      I1 => \mem_rdata_q[24]_i_22_n_0\,
      I2 => \mem_rdata_q[24]_i_23_n_0\,
      I3 => \mem_rdata_q[27]_i_27_n_0\,
      I4 => \mem_rdata_q[27]_i_28_n_0\,
      I5 => \mem_rdata_q[27]_i_29_n_0\,
      O => \mem_rdata_q[27]_i_19_n_0\
    );
\mem_rdata_q[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => instr_retirq_i_3_n_0,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[27]_i_2_n_0\
    );
\mem_rdata_q[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F2F2F200F200"
    )
        port map (
      I0 => is_sb_sh_sw_i_8_n_0,
      I1 => is_sb_sh_sw_i_9_n_0,
      I2 => is_sb_sh_sw_i_10_n_0,
      I3 => is_sb_sh_sw_i_11_n_0,
      I4 => is_sb_sh_sw_i_12_n_0,
      I5 => is_sb_sh_sw_i_13_n_0,
      O => \mem_rdata_q[27]_i_20_n_0\
    );
\mem_rdata_q[27]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[11]\,
      O => \mem_rdata_q[27]_i_21_n_0\
    );
\mem_rdata_q[27]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[11]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(11),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_22_n_0\
    );
\mem_rdata_q[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(27),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      O => \mem_rdata_q[27]_i_23_n_0\
    );
\mem_rdata_q[27]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[9]\,
      O => \mem_rdata_q[27]_i_24_n_0\
    );
\mem_rdata_q[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(25),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[25]\,
      O => \mem_rdata_q[27]_i_25_n_0\
    );
\mem_rdata_q[27]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[9]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(9),
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_26_n_0\
    );
\mem_rdata_q[27]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[12]\,
      O => \mem_rdata_q[27]_i_27_n_0\
    );
\mem_rdata_q[27]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => mem_axi_rdata(12),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      I4 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_28_n_0\
    );
\mem_rdata_q[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(28),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      O => \mem_rdata_q[27]_i_29_n_0\
    );
\mem_rdata_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_7_n_0\,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[27]_i_8_n_0\,
      I3 => \mem_rdata_q[27]_i_9_n_0\,
      I4 => \mem_rdata_q[27]_i_10_n_0\,
      I5 => \mem_rdata_q[27]_i_11_n_0\,
      O => \mem_rdata_q[27]_i_3_n_0\
    );
\mem_rdata_q[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABB"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_12_n_0\,
      I1 => \mem_rdata_q[27]_i_13_n_0\,
      I2 => \mem_rdata_q[27]_i_14_n_0\,
      I3 => \mem_rdata_q[27]_i_15_n_0\,
      I4 => \mem_rdata_q[27]_i_16_n_0\,
      I5 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[27]_i_4_n_0\
    );
\mem_rdata_q[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => p_13_in(0),
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_5_n_0\
    );
\mem_rdata_q[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD8FFFFFFFF"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => is_alu_reg_reg_i_5_n_0,
      I3 => \mem_rdata_q[31]_i_18_n_0\,
      I4 => instr_retirq_i_3_n_0,
      I5 => \mem_rdata_q[27]_i_17_n_0\,
      O => \mem_rdata_q[27]_i_6_n_0\
    );
\mem_rdata_q[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => p_13_in(0),
      O => \mem_rdata_q[27]_i_7_n_0\
    );
\mem_rdata_q[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5351"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_5_n_0,
      I3 => p_3_in(2),
      O => \mem_rdata_q[27]_i_8_n_0\
    );
\mem_rdata_q[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_10_in,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_9_n_0\
    );
\mem_rdata_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFFD0FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[28]_i_2_n_0\,
      I3 => \mem_rdata_q[28]_i_3_n_0\,
      I4 => \mem_rdata_q[28]_i_4_n_0\,
      I5 => \mem_rdata_q[31]_i_3_n_0\,
      O => p_1_in(28)
    );
\mem_rdata_q[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[10]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(10),
      O => \mem_rdata_q[28]_i_10_n_0\
    );
\mem_rdata_q[28]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => mem_axi_rdata(26),
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      O => \mem_rdata_q[28]_i_11_n_0\
    );
\mem_rdata_q[28]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(12),
      O => \mem_rdata_q[28]_i_12_n_0\
    );
\mem_rdata_q[28]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => mem_axi_rdata(28),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => mem_la_secondword,
      O => \mem_rdata_q[28]_i_13_n_0\
    );
\mem_rdata_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF8A808A80"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => mem_axi_rdata(28),
      I4 => \decoded_imm_uj[12]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[28]_i_2_n_0\
    );
\mem_rdata_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50515551"
    )
        port map (
      I0 => \mem_rdata_q[28]_i_5_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[31]_i_22_n_0\,
      I3 => \mem_rdata_q[28]_i_6_n_0\,
      I4 => \^mem_16bit_buffer_reg[4]_0\(0),
      I5 => \mem_rdata_q[28]_i_7_n_0\,
      O => \mem_rdata_q[28]_i_3_n_0\
    );
\mem_rdata_q[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[9]_i_3_n_0\,
      I2 => \decoded_rd[3]_i_2_n_0\,
      O => \mem_rdata_q[28]_i_4_n_0\
    );
\mem_rdata_q[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[28]_i_2_n_0\,
      I2 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[28]_i_5_n_0\
    );
\mem_rdata_q[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_4_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => p_3_in(0),
      I3 => \mem_rdata_q[9]_i_3_n_0\,
      I4 => p_3_in(1),
      I5 => \mem_rdata_q[28]_i_8_n_0\,
      O => \mem_rdata_q[28]_i_6_n_0\
    );
\mem_rdata_q[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBFAFAF"
    )
        port map (
      I0 => instr_jal_i_4_n_0,
      I1 => p_3_in(1),
      I2 => p_3_in(2),
      I3 => \mem_rdata_q[28]_i_9_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => \mem_rdata_q[21]_i_5_n_0\,
      O => \mem_rdata_q[28]_i_7_n_0\
    );
\mem_rdata_q[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF45FF45"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_21_n_0\,
      I1 => \mem_rdata_q[24]_i_22_n_0\,
      I2 => \mem_rdata_q[24]_i_23_n_0\,
      I3 => \mem_rdata_q[21]_i_10_n_0\,
      I4 => \mem_rdata_q[21]_i_11_n_0\,
      I5 => \mem_rdata_q[21]_i_12_n_0\,
      O => \mem_rdata_q[28]_i_8_n_0\
    );
\mem_rdata_q[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D8DD"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_16bit_buffer_reg_n_0_[10]\,
      I2 => \mem_rdata_q[28]_i_10_n_0\,
      I3 => \mem_rdata_q[28]_i_11_n_0\,
      I4 => \mem_rdata_q[28]_i_12_n_0\,
      I5 => \mem_rdata_q[28]_i_13_n_0\,
      O => \mem_rdata_q[28]_i_9_n_0\
    );
\mem_rdata_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0D0FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[29]_i_2_n_0\,
      I3 => \mem_rdata_q[29]_i_3_n_0\,
      I4 => \mem_rdata_q[31]_i_3_n_0\,
      O => p_1_in(29)
    );
\mem_rdata_q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFB800B800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[29]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(29),
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => instr_jal_i_8_n_0,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[29]_i_2_n_0\
    );
\mem_rdata_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F4FFFFFF00"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_4_n_0\,
      I1 => \mem_rdata_q[31]_i_24_n_0\,
      I2 => \mem_rdata_q[29]_i_5_n_0\,
      I3 => \mem_rdata_q[29]_i_6_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[29]_i_3_n_0\
    );
\mem_rdata_q[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[29]_i_2_n_0\,
      I3 => p_3_in(0),
      O => \mem_rdata_q[29]_i_4_n_0\
    );
\mem_rdata_q[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => p_3_in(2),
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[29]_i_2_n_0\,
      O => \mem_rdata_q[29]_i_5_n_0\
    );
\mem_rdata_q[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => p_3_in(0),
      O => \mem_rdata_q[29]_i_6_n_0\
    );
\mem_rdata_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[2]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[2]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_11_in
    );
\mem_rdata_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(2),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[2]\,
      O => \mem_rdata_q[2]_i_2_n_0\
    );
\mem_rdata_q[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[18]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(18),
      O => \mem_rdata_q[2]_i_3_n_0\
    );
\mem_rdata_q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      I3 => \mem_rdata_q[30]_i_2_n_0\,
      I4 => \mem_rdata_q[30]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => p_1_in(30)
    );
\mem_rdata_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFB800B800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[30]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(30),
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => instr_jal_i_10_n_0,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[30]_i_2_n_0\
    );
\mem_rdata_q[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF10000"
    )
        port map (
      I0 => \mem_rdata_q[30]_i_4_n_0\,
      I1 => \mem_rdata_q[30]_i_2_n_0\,
      I2 => \mem_rdata_q[30]_i_5_n_0\,
      I3 => \mem_rdata_q[30]_i_6_n_0\,
      I4 => \mem_rdata_q[31]_i_24_n_0\,
      I5 => \mem_rdata_q[30]_i_7_n_0\,
      O => \mem_rdata_q[30]_i_3_n_0\
    );
\mem_rdata_q[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => p_3_in(2),
      O => \mem_rdata_q[30]_i_4_n_0\
    );
\mem_rdata_q[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0DFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => p_3_in(2),
      I4 => p_3_in(1),
      I5 => p_3_in(0),
      O => \mem_rdata_q[30]_i_5_n_0\
    );
\mem_rdata_q[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_3_in(1),
      I3 => p_3_in(0),
      I4 => p_3_in(2),
      O => \mem_rdata_q[30]_i_6_n_0\
    );
\mem_rdata_q[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => p_3_in(2),
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[30]_i_2_n_0\,
      O => \mem_rdata_q[30]_i_7_n_0\
    );
\mem_rdata_q[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77772273"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_5_n_0\,
      I3 => \mem_rdata_q[31]_i_6_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      O => \mem_rdata_q[31]_i_1_n_0\
    );
\mem_rdata_q[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00001DFF1DFF"
    )
        port map (
      I0 => mem_axi_rdata(31),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_20_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[31]_i_10_n_0\
    );
\mem_rdata_q[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FAF2FAA22AA22"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_21_n_0\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => \mem_rdata_q[31]_i_23_n_0\,
      I3 => \mem_rdata_q[31]_i_10_n_0\,
      I4 => p_3_in(0),
      I5 => \mem_rdata_q[31]_i_24_n_0\,
      O => \mem_rdata_q[31]_i_11_n_0\
    );
\mem_rdata_q[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[31]_i_12_n_0\
    );
\mem_rdata_q[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \reg_out_reg_n_0_[1]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[1]\,
      O => \mem_rdata_q[31]_i_13_n_0\
    );
\mem_rdata_q[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => clear_prefetched_high_word_q,
      I1 => \^irq_state_reg[0]_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \irq_state_reg_n_0_[1]\,
      I4 => resetn,
      I5 => \^prefetched_high_word_reg_0\,
      O => \mem_rdata_q[31]_i_14_n_0\
    );
\mem_rdata_q[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mem_axi_rvalid,
      I1 => mem_axi_bvalid,
      I2 => \^mem_valid\,
      O => \mem_rdata_q[31]_i_15_n_0\
    );
\mem_rdata_q[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAAAAA"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[31]_i_16_n_0\
    );
\mem_rdata_q[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[31]_i_17_n_0\
    );
\mem_rdata_q[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \mem_rdata_q[8]_i_4_n_0\,
      I2 => p_3_in(0),
      I3 => \mem_rdata_q[9]_i_3_n_0\,
      I4 => p_3_in(1),
      I5 => p_3_in(2),
      O => \mem_rdata_q[31]_i_18_n_0\
    );
\mem_rdata_q[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[31]_i_19_n_0\
    );
\mem_rdata_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FD00FD"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_8_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_10_n_0\,
      I4 => \mem_rdata_q[31]_i_11_n_0\,
      I5 => \mem_rdata_q[31]_i_12_n_0\,
      O => p_1_in(31)
    );
\mem_rdata_q[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(15),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      O => \mem_rdata_q[31]_i_20_n_0\
    );
\mem_rdata_q[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => instr_jal_i_6_n_0,
      I2 => p_3_in(2),
      O => \mem_rdata_q[31]_i_21_n_0\
    );
\mem_rdata_q[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[31]_i_22_n_0\
    );
\mem_rdata_q[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(1),
      O => \mem_rdata_q[31]_i_23_n_0\
    );
\mem_rdata_q[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[31]_i_24_n_0\
    );
\mem_rdata_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFFEFEF"
    )
        port map (
      I0 => \^mem_do_rinst_reg_0\,
      I1 => is_sb_sh_sw_i_7_n_0,
      I2 => resetn,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => is_sb_sh_sw_i_5_n_0,
      I5 => \mem_rdata_q[31]_i_4_n_0\,
      O => \mem_rdata_q[31]_i_3_n_0\
    );
\mem_rdata_q[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \mem_rdata_q[31]_i_13_n_0\,
      I2 => mem_la_secondword,
      I3 => \mem_rdata_q[31]_i_14_n_0\,
      I4 => \mem_rdata_q[31]_i_15_n_0\,
      O => \mem_rdata_q[31]_i_4_n_0\
    );
\mem_rdata_q[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0D0F0F"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => is_alu_reg_reg_i_5_n_0,
      I4 => p_3_in(2),
      I5 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      O => \mem_rdata_q[31]_i_5_n_0\
    );
\mem_rdata_q[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_6_n_0\
    );
\mem_rdata_q[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31BB33BB20BB22BB"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[31]_i_4_n_0\,
      I4 => \mem_rdata_q[31]_i_16_n_0\,
      I5 => \mem_rdata_q[31]_i_17_n_0\,
      O => \mem_rdata_q[31]_i_7_n_0\
    );
\mem_rdata_q[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11101111FFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[31]_i_18_n_0\,
      I3 => is_alu_reg_reg_i_5_n_0,
      I4 => \mem_rdata_q[31]_i_19_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_8_n_0\
    );
\mem_rdata_q[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => instr_jal_i_6_n_0,
      I4 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[31]_i_9_n_0\
    );
\mem_rdata_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001B1B"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[3]_i_2_n_0\,
      I2 => \mem_rdata_q[3]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[3]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_13_in(0)
    );
\mem_rdata_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[19]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(19),
      O => \mem_rdata_q[3]_i_2_n_0\
    );
\mem_rdata_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[3]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(3),
      O => \mem_rdata_q[3]_i_3_n_0\
    );
\mem_rdata_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[4]_i_3_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[4]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \^mem_16bit_buffer_reg[4]_0\(0)
    );
\mem_rdata_q[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[4]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(4),
      O => \mem_rdata_q[4]_i_2_n_0\
    );
\mem_rdata_q[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[20]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(20),
      O => \mem_rdata_q[4]_i_3_n_0\
    );
\mem_rdata_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[5]\,
      I1 => \mem_rdata_q[11]_i_7_n_0\,
      I2 => \mem_rdata_q[5]_i_2_n_0\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \mem_rdata_q[5]_i_3_n_0\,
      O => p_12_in
    );
\mem_rdata_q[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(21),
      O => \mem_rdata_q[5]_i_2_n_0\
    );
\mem_rdata_q[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[5]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(5),
      O => \mem_rdata_q[5]_i_3_n_0\
    );
\mem_rdata_q[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_4_n_0\,
      O => \mem_rdata_q[6]_i_1_n_0\
    );
\mem_rdata_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_3_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[6]_i_4_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[6]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => p_10_in
    );
\mem_rdata_q[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[6]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(6),
      O => \mem_rdata_q[6]_i_3_n_0\
    );
\mem_rdata_q[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[22]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(22),
      O => \mem_rdata_q[6]_i_4_n_0\
    );
\mem_rdata_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_3_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[31]_i_3_n_0\,
      I3 => \mem_rdata_q[7]_i_3_n_0\,
      O => p_1_in(7)
    );
\mem_rdata_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_4_n_0\,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[7]_i_5_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[7]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[7]_i_2_n_0\
    );
\mem_rdata_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000C000C000C0"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[7]_i_3_n_0\
    );
\mem_rdata_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(7),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[7]\,
      O => \mem_rdata_q[7]_i_4_n_0\
    );
\mem_rdata_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => mem_axi_rdata(23),
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q_reg_n_0_[23]\,
      O => \mem_rdata_q[7]_i_5_n_0\
    );
\mem_rdata_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"450545054555FFFF"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => p_13_in(0),
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[8]_i_3_n_0\,
      I5 => \mem_rdata_q[8]_i_4_n_0\,
      O => p_1_in(8)
    );
\mem_rdata_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[8]_i_2_n_0\
    );
\mem_rdata_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008FF08"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[31]_i_3_n_0\,
      O => \mem_rdata_q[8]_i_3_n_0\
    );
\mem_rdata_q[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55CF55C0"
    )
        port map (
      I0 => \mem_16bit_buffer_reg_n_0_[8]\,
      I1 => \mem_rdata_q[24]_i_11_n_0\,
      I2 => \mem_rdata_q[11]_i_4_n_0\,
      I3 => \mem_rdata_q[11]_i_7_n_0\,
      I4 => \mem_rdata_q[8]_i_5_n_0\,
      O => \mem_rdata_q[8]_i_4_n_0\
    );
\mem_rdata_q[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(24),
      O => \mem_rdata_q[8]_i_5_n_0\
    );
\mem_rdata_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCC8F"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_2_n_0\,
      I1 => \mem_rdata_q[9]_i_3_n_0\,
      I2 => \mem_rdata_q[9]_i_4_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[31]_i_3_n_0\,
      O => p_1_in(9)
    );
\mem_rdata_q[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => instr_jal_i_5_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[9]_i_2_n_0\
    );
\mem_rdata_q[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => instr_retirq_i_7_n_0,
      I1 => \mem_rdata_q[11]_i_4_n_0\,
      I2 => \mem_rdata_q[9]_i_5_n_0\,
      I3 => \mem_16bit_buffer_reg_n_0_[9]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[9]_i_3_n_0\
    );
\mem_rdata_q[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55335533FFFFFF0F"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_3_n_0\,
      I1 => \^mem_16bit_buffer_reg[4]_0\(0),
      I2 => p_10_in,
      I3 => \mem_rdata_q[11]_i_3_n_0\,
      I4 => instr_jal_i_5_n_0,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[9]_i_4_n_0\
    );
\mem_rdata_q[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => mem_axi_rdata(25),
      O => \mem_rdata_q[9]_i_5_n_0\
    );
\mem_rdata_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[0]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[0]\,
      R => '0'
    );
\mem_rdata_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_3_in(0),
      Q => \mem_rdata_q_reg_n_0_[10]\,
      R => '0'
    );
\mem_rdata_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_3_in(1),
      Q => \mem_rdata_q_reg_n_0_[11]\,
      R => '0'
    );
\mem_rdata_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => \mem_rdata_q_reg_n_0_[12]\,
      R => '0'
    );
\mem_rdata_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => \mem_rdata_q_reg_n_0_[13]\,
      R => '0'
    );
\mem_rdata_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => \mem_rdata_q_reg_n_0_[14]\,
      R => '0'
    );
\mem_rdata_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => p_1_in(15),
      Q => \mem_rdata_q_reg_n_0_[15]\,
      R => '0'
    );
\mem_rdata_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => p_1_in(16),
      Q => \mem_rdata_q_reg_n_0_[16]\,
      R => '0'
    );
\mem_rdata_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => p_1_in(17),
      Q => \mem_rdata_q_reg_n_0_[17]\,
      R => '0'
    );
\mem_rdata_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => p_1_in(18),
      Q => \mem_rdata_q_reg_n_0_[18]\,
      R => '0'
    );
\mem_rdata_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => p_1_in(19),
      Q => \mem_rdata_q_reg_n_0_[19]\,
      R => '0'
    );
\mem_rdata_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \mem_rdata_q[1]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[1]\,
      R => '0'
    );
\mem_rdata_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => p_1_in(20),
      Q => \mem_rdata_q_reg_n_0_[20]\,
      R => '0'
    );
\mem_rdata_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => p_1_in(21),
      Q => \mem_rdata_q_reg_n_0_[21]\,
      R => '0'
    );
\mem_rdata_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => p_1_in(22),
      Q => \mem_rdata_q_reg_n_0_[22]\,
      R => '0'
    );
\mem_rdata_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => p_1_in(23),
      Q => \mem_rdata_q_reg_n_0_[23]\,
      R => '0'
    );
\mem_rdata_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => p_1_in(24),
      Q => \mem_rdata_q_reg_n_0_[24]\,
      R => '0'
    );
\mem_rdata_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => \mem_rdata_q_reg_n_0_[25]\,
      R => '0'
    );
\mem_rdata_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => \mem_rdata_q_reg_n_0_[26]\,
      R => '0'
    );
\mem_rdata_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => \mem_rdata_q_reg_n_0_[27]\,
      R => '0'
    );
\mem_rdata_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => \mem_rdata_q_reg_n_0_[28]\,
      R => '0'
    );
\mem_rdata_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => \mem_rdata_q_reg_n_0_[29]\,
      R => '0'
    );
\mem_rdata_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => p_11_in,
      Q => \mem_rdata_q_reg_n_0_[2]\,
      R => '0'
    );
\mem_rdata_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => \mem_rdata_q_reg_n_0_[30]\,
      R => '0'
    );
\mem_rdata_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => \mem_rdata_q_reg_n_0_[31]\,
      R => '0'
    );
\mem_rdata_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => p_13_in(0),
      Q => \mem_rdata_q_reg_n_0_[3]\,
      R => '0'
    );
\mem_rdata_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => \^mem_16bit_buffer_reg[4]_0\(0),
      Q => \mem_rdata_q_reg_n_0_[4]\,
      R => '0'
    );
\mem_rdata_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => p_12_in,
      Q => \mem_rdata_q_reg_n_0_[5]\,
      R => '0'
    );
\mem_rdata_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[6]_i_1_n_0\,
      D => p_10_in,
      Q => \mem_rdata_q_reg_n_0_[6]\,
      R => '0'
    );
\mem_rdata_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_1_in(7),
      Q => \mem_rdata_q_reg_n_0_[7]\,
      R => '0'
    );
\mem_rdata_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_1_in(8),
      Q => \mem_rdata_q_reg_n_0_[8]\,
      R => '0'
    );
\mem_rdata_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_1_in(9),
      Q => \mem_rdata_q_reg_n_0_[9]\,
      R => '0'
    );
\mem_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFAF20002020"
    )
        port map (
      I0 => \mem_state[0]_i_2_n_0\,
      I1 => \^mem_do_wdata\,
      I2 => \^resetn_1\,
      I3 => \^mem_state_reg[1]_1\,
      I4 => \mem_state[0]_i_3_n_0\,
      I5 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[0]_i_1_n_0\
    );
\mem_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_rdata\,
      I3 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[0]_i_2_n_0\
    );
\mem_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \mem_state[1]_i_5_n_0\,
      O => \mem_state[0]_i_3_n_0\
    );
\mem_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBF88888880"
    )
        port map (
      I0 => \mem_state[1]_i_2_n_0\,
      I1 => \^resetn_1\,
      I2 => \^mem_state_reg[1]_1\,
      I3 => \mem_state[1]_i_4_n_0\,
      I4 => \mem_state[1]_i_5_n_0\,
      I5 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_1_n_0\
    );
\mem_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \^mem_do_wdata\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \^mem_do_rdata\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_2_n_0\
    );
\mem_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_rdata_q[31]_i_4_n_0\,
      I3 => \mem_addr[31]_i_3_n_0\,
      I4 => resetn,
      O => \^mem_state_reg[1]_1\
    );
\mem_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_4_n_0\
    );
\mem_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FD00FF00FD"
    )
        port map (
      I0 => \^mem_do_rinst_reg_0\,
      I1 => \^mem_do_wdata\,
      I2 => \^mem_do_rdata\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      I5 => \mem_rdata_q[31]_i_4_n_0\,
      O => \mem_state[1]_i_5_n_0\
    );
\mem_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[0]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[0]\,
      R => trap_i_1_n_0
    );
\mem_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[1]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
mem_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080000000000"
    )
        port map (
      I0 => mem_valid_i_2_n_0,
      I1 => mem_valid_i_3_n_0,
      I2 => mem_valid_i_4_n_0,
      I3 => mem_valid12_out,
      I4 => \^mem_valid\,
      I5 => resetn,
      O => mem_valid_i_1_n_0
    );
mem_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^trap_reg_0\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      O => mem_valid_i_2_n_0
    );
mem_valid_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \mem_addr[31]_i_3_n_0\,
      I1 => resetn,
      I2 => \mem_state_reg_n_0_[0]\,
      O => mem_valid_i_3_n_0
    );
mem_valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \^mem_do_wdata\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      I4 => \^prefetched_high_word_reg_0\,
      I5 => \^clear_prefetched_high_word\,
      O => mem_valid_i_4_n_0
    );
mem_valid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444440"
    )
        port map (
      I0 => \^trap_reg_0\,
      I1 => resetn,
      I2 => mem_valid_i_6_n_0,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      I5 => \mem_rdata_q[31]_i_4_n_0\,
      O => mem_valid12_out
    );
mem_valid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \^mem_do_rdata\,
      I3 => \^mem_do_wdata\,
      I4 => mem_do_rinst_reg_n_0,
      I5 => \^mem_do_prefetch_reg_0\,
      O => mem_valid_i_6_n_0
    );
mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_valid_i_1_n_0,
      Q => \^mem_valid\,
      R => '0'
    );
\mem_wdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      O => \mem_wdata[10]_i_1_n_0\
    );
\mem_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[11]\,
      O => \mem_wdata[11]_i_1_n_0\
    );
\mem_wdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[4]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      O => \mem_wdata[12]_i_1_n_0\
    );
\mem_wdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      O => \mem_wdata[13]_i_1_n_0\
    );
\mem_wdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      O => \mem_wdata[14]_i_1_n_0\
    );
\mem_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      O => \mem_wdata[15]_i_1_n_0\
    );
\mem_wdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[16]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[0]\,
      O => \mem_wdata[16]_i_1_n_0\
    );
\mem_wdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[1]\,
      O => \mem_wdata[17]_i_1_n_0\
    );
\mem_wdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[18]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[2]\,
      O => \mem_wdata[18]_i_1_n_0\
    );
\mem_wdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[3]\,
      O => \mem_wdata[19]_i_1_n_0\
    );
\mem_wdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[4]\,
      O => \mem_wdata[20]_i_1_n_0\
    );
\mem_wdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[21]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[5]\,
      O => \mem_wdata[21]_i_1_n_0\
    );
\mem_wdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[22]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[6]\,
      O => \mem_wdata[22]_i_1_n_0\
    );
\mem_wdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[7]\,
      O => \mem_wdata[23]_i_1_n_0\
    );
\mem_wdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[0]\,
      I4 => \reg_op2_reg_n_0_[8]\,
      O => \mem_wdata[24]_i_1_n_0\
    );
\mem_wdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[1]\,
      I4 => \reg_op2_reg_n_0_[9]\,
      O => \mem_wdata[25]_i_1_n_0\
    );
\mem_wdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[2]\,
      I4 => \reg_op2_reg_n_0_[10]\,
      O => \mem_wdata[26]_i_1_n_0\
    );
\mem_wdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[3]\,
      I4 => \reg_op2_reg_n_0_[11]\,
      O => \mem_wdata[27]_i_1_n_0\
    );
\mem_wdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[28]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[4]\,
      I4 => \reg_op2_reg_n_0_[12]\,
      O => \mem_wdata[28]_i_1_n_0\
    );
\mem_wdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[5]\,
      I4 => \reg_op2_reg_n_0_[13]\,
      O => \mem_wdata[29]_i_1_n_0\
    );
\mem_wdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[6]\,
      I4 => \reg_op2_reg_n_0_[14]\,
      O => \mem_wdata[30]_i_1_n_0\
    );
\mem_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => resetn,
      I1 => \^mem_do_wdata\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \^trap_reg_0\,
      O => \mem_wdata[31]_i_1_n_0\
    );
\mem_wdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[7]\,
      I4 => \reg_op2_reg_n_0_[15]\,
      O => \mem_wdata[31]_i_2_n_0\
    );
\mem_wdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      O => \mem_wdata[8]_i_1_n_0\
    );
\mem_wdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      O => \mem_wdata[9]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[0]\,
      Q => mem_axi_wdata(0),
      R => '0'
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[10]_i_1_n_0\,
      Q => mem_axi_wdata(10),
      R => '0'
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[11]_i_1_n_0\,
      Q => mem_axi_wdata(11),
      R => '0'
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[12]_i_1_n_0\,
      Q => mem_axi_wdata(12),
      R => '0'
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[13]_i_1_n_0\,
      Q => mem_axi_wdata(13),
      R => '0'
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[14]_i_1_n_0\,
      Q => mem_axi_wdata(14),
      R => '0'
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[15]_i_1_n_0\,
      Q => mem_axi_wdata(15),
      R => '0'
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[16]_i_1_n_0\,
      Q => mem_axi_wdata(16),
      R => '0'
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[17]_i_1_n_0\,
      Q => mem_axi_wdata(17),
      R => '0'
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[18]_i_1_n_0\,
      Q => mem_axi_wdata(18),
      R => '0'
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[19]_i_1_n_0\,
      Q => mem_axi_wdata(19),
      R => '0'
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[1]\,
      Q => mem_axi_wdata(1),
      R => '0'
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[20]_i_1_n_0\,
      Q => mem_axi_wdata(20),
      R => '0'
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[21]_i_1_n_0\,
      Q => mem_axi_wdata(21),
      R => '0'
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[22]_i_1_n_0\,
      Q => mem_axi_wdata(22),
      R => '0'
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[23]_i_1_n_0\,
      Q => mem_axi_wdata(23),
      R => '0'
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[24]_i_1_n_0\,
      Q => mem_axi_wdata(24),
      R => '0'
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[25]_i_1_n_0\,
      Q => mem_axi_wdata(25),
      R => '0'
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[26]_i_1_n_0\,
      Q => mem_axi_wdata(26),
      R => '0'
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[27]_i_1_n_0\,
      Q => mem_axi_wdata(27),
      R => '0'
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[28]_i_1_n_0\,
      Q => mem_axi_wdata(28),
      R => '0'
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[29]_i_1_n_0\,
      Q => mem_axi_wdata(29),
      R => '0'
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[2]\,
      Q => mem_axi_wdata(2),
      R => '0'
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[30]_i_1_n_0\,
      Q => mem_axi_wdata(30),
      R => '0'
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[31]_i_2_n_0\,
      Q => mem_axi_wdata(31),
      R => '0'
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[3]\,
      Q => mem_axi_wdata(3),
      R => '0'
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[4]\,
      Q => mem_axi_wdata(4),
      R => '0'
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[5]\,
      Q => mem_axi_wdata(5),
      R => '0'
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[6]\,
      Q => mem_axi_wdata(6),
      R => '0'
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[7]\,
      Q => mem_axi_wdata(7),
      R => '0'
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[8]_i_1_n_0\,
      Q => mem_axi_wdata(8),
      R => '0'
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[9]_i_1_n_0\,
      Q => mem_axi_wdata(9),
      R => '0'
    );
\mem_wordsize[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => mem_wordsize(0),
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => \mem_wordsize[1]_i_3_n_0\,
      I3 => resetn,
      I4 => \mem_wordsize_reg_n_0_[0]\,
      O => \mem_wordsize[0]_i_1_n_0\
    );
\mem_wordsize[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => instr_lhu,
      I1 => \^instr_lh\,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => instr_sh,
      I4 => \^q\(3),
      O => mem_wordsize(0)
    );
\mem_wordsize[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => mem_wordsize(1),
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => \mem_wordsize[1]_i_3_n_0\,
      I3 => resetn,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wordsize[1]_i_1_n_0\
    );
\mem_wordsize[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => instr_lbu,
      I1 => \^instr_lb\,
      I2 => \cpu_state_reg_n_0_[0]\,
      I3 => instr_sb,
      I4 => \^q\(3),
      O => mem_wordsize(1)
    );
\mem_wordsize[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54445555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^mem_do_rdata\,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => \^resetn_0\,
      I4 => \cpu_state_reg_n_0_[0]\,
      O => \mem_wordsize[1]_i_3_n_0\
    );
\mem_wordsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[0]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[0]\,
      R => '0'
    );
\mem_wordsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[1]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[1]\,
      R => '0'
    );
\mem_wstrb[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03F7"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[1]\,
      O => \mem_wstrb[0]_i_1_n_0\
    );
\mem_wstrb[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03FB"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[1]\,
      O => \mem_wstrb[1]_i_1_n_0\
    );
\mem_wstrb[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4CF"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wstrb[2]_i_1_n_0\
    );
\mem_wstrb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCCCCDCDCCCCC"
    )
        port map (
      I0 => \^trap_reg_0\,
      I1 => \mem_addr[31]_i_1_n_0\,
      I2 => \^mem_state_reg[1]_0\,
      I3 => \^mem_do_wdata\,
      I4 => resetn,
      I5 => \mem_wstrb[3]_i_5_n_0\,
      O => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \mem_addr[31]_i_1_n_0\,
      I1 => \^mem_do_rdata\,
      I2 => \^mem_do_rinst_reg_0\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      I5 => \^resetn_1\,
      O => \mem_wstrb[3]_i_2_n_0\
    );
\mem_wstrb[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CF"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wstrb[3]_i_3_n_0\
    );
\mem_wstrb[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      O => \^mem_state_reg[1]_0\
    );
\mem_wstrb[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_rdata\,
      O => \mem_wstrb[3]_i_5_n_0\
    );
\mem_wstrb[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \^mem_do_prefetch_reg_0\,
      O => \^mem_do_rinst_reg_0\
    );
\mem_wstrb[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => \^trap_reg_0\,
      O => \^resetn_1\
    );
\mem_wstrb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \mem_wstrb[0]_i_1_n_0\,
      Q => \^mem_wstrb_reg[0]_0\,
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \mem_wstrb[1]_i_1_n_0\,
      Q => \^mem_wstrb_reg[1]_0\,
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \mem_wstrb[2]_i_1_n_0\,
      Q => \^mem_wstrb_reg[2]_0\,
      R => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_2_n_0\,
      D => \mem_wstrb[3]_i_3_n_0\,
      Q => \^mem_wstrb_reg[3]_0\,
      R => \mem_wstrb[3]_i_1_n_0\
    );
pcpi_div: entity work.icyradio_picorv32_0_0_picorv32_pcpi_div
     port map (
      D(0) => pcpi_div_n_1,
      E(0) => \reg_op2[31]_i_1_n_0\,
      Q(16) => \pcpi_insn_reg_n_0_[31]\,
      Q(15) => \pcpi_insn_reg_n_0_[30]\,
      Q(14) => \pcpi_insn_reg_n_0_[29]\,
      Q(13) => \pcpi_insn_reg_n_0_[28]\,
      Q(12) => \pcpi_insn_reg_n_0_[27]\,
      Q(11) => \pcpi_insn_reg_n_0_[26]\,
      Q(10) => \pcpi_insn_reg_n_0_[25]\,
      Q(9) => \pcpi_insn_reg_n_0_[14]\,
      Q(8) => \pcpi_insn_reg_n_0_[13]\,
      Q(7) => \pcpi_insn_reg_n_0_[12]\,
      Q(6) => \pcpi_insn_reg_n_0_[6]\,
      Q(5) => \pcpi_insn_reg_n_0_[5]\,
      Q(4) => \pcpi_insn_reg_n_0_[4]\,
      Q(3) => \pcpi_insn_reg_n_0_[3]\,
      Q(2) => \pcpi_insn_reg_n_0_[2]\,
      Q(1) => \pcpi_insn_reg_n_0_[1]\,
      Q(0) => \pcpi_insn_reg_n_0_[0]\,
      SS(0) => pcpi_div_n_4,
      clk => clk,
      \cpu_state_reg[7]\ => \cpu_state[7]_i_5_n_0\,
      \cpu_state_reg[7]_0\(0) => \irq_mask_reg_n_0_[1]\,
      \cpu_state_reg[7]_1\ => \^irq_active_reg_0\,
      \dividend_reg[31]_0\(31) => \reg_op1_reg_n_0_[31]\,
      \dividend_reg[31]_0\(30) => \reg_op1_reg_n_0_[30]\,
      \dividend_reg[31]_0\(29) => \reg_op1_reg_n_0_[29]\,
      \dividend_reg[31]_0\(28) => \reg_op1_reg_n_0_[28]\,
      \dividend_reg[31]_0\(27) => \reg_op1_reg_n_0_[27]\,
      \dividend_reg[31]_0\(26) => \reg_op1_reg_n_0_[26]\,
      \dividend_reg[31]_0\(25) => \reg_op1_reg_n_0_[25]\,
      \dividend_reg[31]_0\(24) => \reg_op1_reg_n_0_[24]\,
      \dividend_reg[31]_0\(23) => \reg_op1_reg_n_0_[23]\,
      \dividend_reg[31]_0\(22) => \reg_op1_reg_n_0_[22]\,
      \dividend_reg[31]_0\(21) => \reg_op1_reg_n_0_[21]\,
      \dividend_reg[31]_0\(20) => \reg_op1_reg_n_0_[20]\,
      \dividend_reg[31]_0\(19) => \reg_op1_reg_n_0_[19]\,
      \dividend_reg[31]_0\(18) => \reg_op1_reg_n_0_[18]\,
      \dividend_reg[31]_0\(17) => \reg_op1_reg_n_0_[17]\,
      \dividend_reg[31]_0\(16) => \reg_op1_reg_n_0_[16]\,
      \dividend_reg[31]_0\(15) => \reg_op1_reg_n_0_[15]\,
      \dividend_reg[31]_0\(14) => \reg_op1_reg_n_0_[14]\,
      \dividend_reg[31]_0\(13) => \reg_op1_reg_n_0_[13]\,
      \dividend_reg[31]_0\(12) => \reg_op1_reg_n_0_[12]\,
      \dividend_reg[31]_0\(11) => \reg_op1_reg_n_0_[11]\,
      \dividend_reg[31]_0\(10) => \reg_op1_reg_n_0_[10]\,
      \dividend_reg[31]_0\(9) => \reg_op1_reg_n_0_[9]\,
      \dividend_reg[31]_0\(8) => \reg_op1_reg_n_0_[8]\,
      \dividend_reg[31]_0\(7) => \reg_op1_reg_n_0_[7]\,
      \dividend_reg[31]_0\(6) => \reg_op1_reg_n_0_[6]\,
      \dividend_reg[31]_0\(5) => \reg_op1_reg_n_0_[5]\,
      \dividend_reg[31]_0\(4) => \reg_op1_reg_n_0_[4]\,
      \dividend_reg[31]_0\(3) => \reg_op1_reg_n_0_[3]\,
      \dividend_reg[31]_0\(2) => \reg_op1_reg_n_0_[2]\,
      \dividend_reg[31]_0\(1) => \reg_op1_reg_n_0_[1]\,
      \dividend_reg[31]_0\(0) => \reg_op1_reg_n_0_[0]\,
      \divisor_reg[62]_0\(31) => \reg_op2_reg_n_0_[31]\,
      \divisor_reg[62]_0\(30) => \reg_op2_reg_n_0_[30]\,
      \divisor_reg[62]_0\(29) => \reg_op2_reg_n_0_[29]\,
      \divisor_reg[62]_0\(28) => \reg_op2_reg_n_0_[28]\,
      \divisor_reg[62]_0\(27) => \reg_op2_reg_n_0_[27]\,
      \divisor_reg[62]_0\(26) => \reg_op2_reg_n_0_[26]\,
      \divisor_reg[62]_0\(25) => \reg_op2_reg_n_0_[25]\,
      \divisor_reg[62]_0\(24) => \reg_op2_reg_n_0_[24]\,
      \divisor_reg[62]_0\(23) => \reg_op2_reg_n_0_[23]\,
      \divisor_reg[62]_0\(22) => \reg_op2_reg_n_0_[22]\,
      \divisor_reg[62]_0\(21) => \reg_op2_reg_n_0_[21]\,
      \divisor_reg[62]_0\(20) => \reg_op2_reg_n_0_[20]\,
      \divisor_reg[62]_0\(19) => \reg_op2_reg_n_0_[19]\,
      \divisor_reg[62]_0\(18) => \reg_op2_reg_n_0_[18]\,
      \divisor_reg[62]_0\(17) => \reg_op2_reg_n_0_[17]\,
      \divisor_reg[62]_0\(16) => \reg_op2_reg_n_0_[16]\,
      \divisor_reg[62]_0\(15) => \reg_op2_reg_n_0_[15]\,
      \divisor_reg[62]_0\(14) => \reg_op2_reg_n_0_[14]\,
      \divisor_reg[62]_0\(13) => \reg_op2_reg_n_0_[13]\,
      \divisor_reg[62]_0\(12) => \reg_op2_reg_n_0_[12]\,
      \divisor_reg[62]_0\(11) => \reg_op2_reg_n_0_[11]\,
      \divisor_reg[62]_0\(10) => \reg_op2_reg_n_0_[10]\,
      \divisor_reg[62]_0\(9) => \reg_op2_reg_n_0_[9]\,
      \divisor_reg[62]_0\(8) => \reg_op2_reg_n_0_[8]\,
      \divisor_reg[62]_0\(7) => \reg_op2_reg_n_0_[7]\,
      \divisor_reg[62]_0\(6) => \reg_op2_reg_n_0_[6]\,
      \divisor_reg[62]_0\(5) => \reg_op2_reg_n_0_[5]\,
      \divisor_reg[62]_0\(4) => \reg_op2_reg_n_0_[4]\,
      \divisor_reg[62]_0\(3) => \reg_op2_reg_n_0_[3]\,
      \divisor_reg[62]_0\(2) => \reg_op2_reg_n_0_[2]\,
      \divisor_reg[62]_0\(1) => \reg_op2_reg_n_0_[1]\,
      \divisor_reg[62]_0\(0) => \reg_op2_reg_n_0_[0]\,
      instr_ecall_ebreak => \^instr_ecall_ebreak\,
      irq(0) => irq(1),
      \irq_mask_reg[1]\(0) => cpu_state0_out(7),
      \irq_pending_reg[1]\ => \cpu_state[7]_i_7_n_0\,
      \irq_pending_reg[1]_0\(0) => irq_pending(1),
      \irq_pending_reg[1]_1\ => \irq_pending[1]_i_3_n_0\,
      is_lb_lh_lw_lbu_lhu => is_lb_lh_lw_lbu_lhu,
      is_sb_sh_sw => is_sb_sh_sw,
      mem_do_rinst_i_3_0 => \cpu_state[3]_i_2_n_0\,
      mem_do_rinst_reg => \^resetn_0\,
      mem_do_rinst_reg_0 => mem_do_rinst_reg_n_0,
      mem_do_rinst_reg_1 => decoder_trigger_i_3_n_0,
      mem_do_rinst_reg_2 => mem_do_rinst_i_7_n_0,
      mem_do_rinst_reg_3(2 downto 1) => \^q\(3 downto 2),
      mem_do_rinst_reg_3(0) => \cpu_state_reg_n_0_[2]\,
      mem_do_rinst_reg_4 => \^cpu_state_reg[6]_0\,
      mem_do_rinst_reg_5 => \^mem_do_prefetch_reg_0\,
      mem_do_rinst_reg_6 => mem_do_rinst_i_5_n_0,
      mem_do_rinst_reg_7 => mem_do_rinst_i_6_n_0,
      pcpi_mul_wait => pcpi_mul_wait,
      pcpi_rd(31) => pcpi_div_n_5,
      pcpi_rd(30) => pcpi_div_n_6,
      pcpi_rd(29) => pcpi_div_n_7,
      pcpi_rd(28) => pcpi_div_n_8,
      pcpi_rd(27) => pcpi_div_n_9,
      pcpi_rd(26) => pcpi_div_n_10,
      pcpi_rd(25) => pcpi_div_n_11,
      pcpi_rd(24) => pcpi_div_n_12,
      pcpi_rd(23) => pcpi_div_n_13,
      pcpi_rd(22) => pcpi_div_n_14,
      pcpi_rd(21) => pcpi_div_n_15,
      pcpi_rd(20) => pcpi_div_n_16,
      pcpi_rd(19) => pcpi_div_n_17,
      pcpi_rd(18) => pcpi_div_n_18,
      pcpi_rd(17) => pcpi_div_n_19,
      pcpi_rd(16) => pcpi_div_n_20,
      pcpi_rd(15) => pcpi_div_n_21,
      pcpi_rd(14) => pcpi_div_n_22,
      pcpi_rd(13) => pcpi_div_n_23,
      pcpi_rd(12) => pcpi_div_n_24,
      pcpi_rd(11) => pcpi_div_n_25,
      pcpi_rd(10) => pcpi_div_n_26,
      pcpi_rd(9) => pcpi_div_n_27,
      pcpi_rd(8) => pcpi_div_n_28,
      pcpi_rd(7) => pcpi_div_n_29,
      pcpi_rd(6) => pcpi_div_n_30,
      pcpi_rd(5) => pcpi_div_n_31,
      pcpi_rd(4) => pcpi_div_n_32,
      pcpi_rd(3) => pcpi_div_n_33,
      pcpi_rd(2) => pcpi_div_n_34,
      pcpi_rd(1) => pcpi_div_n_35,
      pcpi_rd(0) => pcpi_div_n_36,
      pcpi_ready => \^pcpi_ready\,
      pcpi_ready_reg_0 => \^pcpi_div_ready\,
      pcpi_timeout => \^pcpi_timeout\,
      \pcpi_timeout_counter_reg[0]\ => \^pcpi_valid_reg_0\,
      resetn => resetn,
      resetn_0 => pcpi_div_n_0
    );
\pcpi_insn_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[0]\,
      Q => \pcpi_insn_reg_n_0_[0]\,
      R => '0'
    );
\pcpi_insn_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[12]\,
      Q => \pcpi_insn_reg_n_0_[12]\,
      R => '0'
    );
\pcpi_insn_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[13]\,
      Q => \pcpi_insn_reg_n_0_[13]\,
      R => '0'
    );
\pcpi_insn_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[14]\,
      Q => \pcpi_insn_reg_n_0_[14]\,
      R => '0'
    );
\pcpi_insn_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[1]\,
      Q => \pcpi_insn_reg_n_0_[1]\,
      R => '0'
    );
\pcpi_insn_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[25]\,
      Q => \pcpi_insn_reg_n_0_[25]\,
      R => '0'
    );
\pcpi_insn_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[26]\,
      Q => \pcpi_insn_reg_n_0_[26]\,
      R => '0'
    );
\pcpi_insn_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[27]\,
      Q => \pcpi_insn_reg_n_0_[27]\,
      R => '0'
    );
\pcpi_insn_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[28]\,
      Q => \pcpi_insn_reg_n_0_[28]\,
      R => '0'
    );
\pcpi_insn_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[29]\,
      Q => \pcpi_insn_reg_n_0_[29]\,
      R => '0'
    );
\pcpi_insn_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[2]\,
      Q => \pcpi_insn_reg_n_0_[2]\,
      R => '0'
    );
\pcpi_insn_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[30]\,
      Q => \pcpi_insn_reg_n_0_[30]\,
      R => '0'
    );
\pcpi_insn_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[31]\,
      Q => \pcpi_insn_reg_n_0_[31]\,
      R => '0'
    );
\pcpi_insn_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[3]\,
      Q => \pcpi_insn_reg_n_0_[3]\,
      R => '0'
    );
\pcpi_insn_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[4]\,
      Q => \pcpi_insn_reg_n_0_[4]\,
      R => '0'
    );
\pcpi_insn_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[5]\,
      Q => \pcpi_insn_reg_n_0_[5]\,
      R => '0'
    );
\pcpi_insn_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_lui_auipc_jal_jalr_addi_add_sub0,
      D => \mem_rdata_q_reg_n_0_[6]\,
      Q => \pcpi_insn_reg_n_0_[6]\,
      R => '0'
    );
pcpi_mul: entity work.icyradio_picorv32_0_0_picorv32_pcpi_mul
     port map (
      D(0) => cpu_state0_out(6),
      E(0) => pcpi_mul_n_0,
      Q(31) => \reg_op1_reg_n_0_[31]\,
      Q(30) => \reg_op1_reg_n_0_[30]\,
      Q(29) => \reg_op1_reg_n_0_[29]\,
      Q(28) => \reg_op1_reg_n_0_[28]\,
      Q(27) => \reg_op1_reg_n_0_[27]\,
      Q(26) => \reg_op1_reg_n_0_[26]\,
      Q(25) => \reg_op1_reg_n_0_[25]\,
      Q(24) => \reg_op1_reg_n_0_[24]\,
      Q(23) => \reg_op1_reg_n_0_[23]\,
      Q(22) => \reg_op1_reg_n_0_[22]\,
      Q(21) => \reg_op1_reg_n_0_[21]\,
      Q(20) => \reg_op1_reg_n_0_[20]\,
      Q(19) => \reg_op1_reg_n_0_[19]\,
      Q(18) => \reg_op1_reg_n_0_[18]\,
      Q(17) => \reg_op1_reg_n_0_[17]\,
      Q(16) => \reg_op1_reg_n_0_[16]\,
      Q(15) => \reg_op1_reg_n_0_[15]\,
      Q(14) => \reg_op1_reg_n_0_[14]\,
      Q(13) => \reg_op1_reg_n_0_[13]\,
      Q(12) => \reg_op1_reg_n_0_[12]\,
      Q(11) => \reg_op1_reg_n_0_[11]\,
      Q(10) => \reg_op1_reg_n_0_[10]\,
      Q(9) => \reg_op1_reg_n_0_[9]\,
      Q(8) => \reg_op1_reg_n_0_[8]\,
      Q(7) => \reg_op1_reg_n_0_[7]\,
      Q(6) => \reg_op1_reg_n_0_[6]\,
      Q(5) => \reg_op1_reg_n_0_[5]\,
      Q(4) => \reg_op1_reg_n_0_[4]\,
      Q(3) => \reg_op1_reg_n_0_[3]\,
      Q(2) => \reg_op1_reg_n_0_[2]\,
      Q(1) => \reg_op1_reg_n_0_[1]\,
      Q(0) => \reg_op1_reg_n_0_[0]\,
      clk => clk,
      \cpu_state[7]_i_4_0\ => \cpu_state[6]_i_5_n_0\,
      \cpu_state[7]_i_4_1\ => \cpu_state[7]_i_14_n_0\,
      \cpu_state[7]_i_4_2\ => \cpu_state[7]_i_16_n_0\,
      \cpu_state_reg[0]\ => \cpu_state[7]_i_3_n_0\,
      \cpu_state_reg[0]_0\ => \^irq_delay\,
      \cpu_state_reg[0]_1\ => \^resetn_0\,
      \cpu_state_reg[0]_2\ => \cpu_state[7]_i_9_n_0\,
      \cpu_state_reg[3]\ => \cpu_state_reg[3]_0\,
      \cpu_state_reg[5]\ => \cpu_state_reg[5]_1\,
      \cpu_state_reg[6]\ => \cpu_state[7]_i_7_n_0\,
      \cpu_state_reg[6]_0\ => \cpu_state[6]_i_3_n_0\,
      \cpu_state_reg[6]_1\ => \cpu_state[6]_i_4_n_0\,
      \cpu_state_reg[6]_2\ => \cpu_state[7]_i_5_n_0\,
      \cpu_state_reg[6]_3\ => \^pcpi_div_ready\,
      \cpu_state_reg[6]_4\ => \^irq_active_reg_0\,
      \cpu_state_reg[6]_5\(0) => \irq_mask_reg_n_0_[1]\,
      instr_ecall_ebreak => \^instr_ecall_ebreak\,
      instr_jal => instr_jal,
      instr_mul_reg_0(16) => \pcpi_insn_reg_n_0_[31]\,
      instr_mul_reg_0(15) => \pcpi_insn_reg_n_0_[30]\,
      instr_mul_reg_0(14) => \pcpi_insn_reg_n_0_[29]\,
      instr_mul_reg_0(13) => \pcpi_insn_reg_n_0_[28]\,
      instr_mul_reg_0(12) => \pcpi_insn_reg_n_0_[27]\,
      instr_mul_reg_0(11) => \pcpi_insn_reg_n_0_[26]\,
      instr_mul_reg_0(10) => \pcpi_insn_reg_n_0_[25]\,
      instr_mul_reg_0(9) => \pcpi_insn_reg_n_0_[14]\,
      instr_mul_reg_0(8) => \pcpi_insn_reg_n_0_[13]\,
      instr_mul_reg_0(7) => \pcpi_insn_reg_n_0_[12]\,
      instr_mul_reg_0(6) => \pcpi_insn_reg_n_0_[6]\,
      instr_mul_reg_0(5) => \pcpi_insn_reg_n_0_[5]\,
      instr_mul_reg_0(4) => \pcpi_insn_reg_n_0_[4]\,
      instr_mul_reg_0(3) => \pcpi_insn_reg_n_0_[3]\,
      instr_mul_reg_0(2) => \pcpi_insn_reg_n_0_[2]\,
      instr_mul_reg_0(1) => \pcpi_insn_reg_n_0_[1]\,
      instr_mul_reg_0(0) => \pcpi_insn_reg_n_0_[0]\,
      instr_mulhu_i_4_0 => \^pcpi_valid_reg_0\,
      is_slli_srli_srai => is_slli_srli_srai,
      latched_store_reg(5) => \cpu_state_reg_n_0_[7]\,
      latched_store_reg(4 downto 2) => \^q\(3 downto 1),
      latched_store_reg(1) => \cpu_state_reg_n_0_[2]\,
      latched_store_reg(0) => \cpu_state_reg_n_0_[0]\,
      latched_store_reg_0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      latched_store_reg_1 => \alu_out_q[0]_i_3_n_0\,
      mem_axi_rdata(7) => mem_axi_rdata(27),
      mem_axi_rdata(6 downto 5) => mem_axi_rdata(25 downto 24),
      mem_axi_rdata(4 downto 0) => mem_axi_rdata(22 downto 18),
      pcpi_mul_wait => pcpi_mul_wait,
      pcpi_rd(31) => pcpi_div_n_5,
      pcpi_rd(30) => pcpi_div_n_6,
      pcpi_rd(29) => pcpi_div_n_7,
      pcpi_rd(28) => pcpi_div_n_8,
      pcpi_rd(27) => pcpi_div_n_9,
      pcpi_rd(26) => pcpi_div_n_10,
      pcpi_rd(25) => pcpi_div_n_11,
      pcpi_rd(24) => pcpi_div_n_12,
      pcpi_rd(23) => pcpi_div_n_13,
      pcpi_rd(22) => pcpi_div_n_14,
      pcpi_rd(21) => pcpi_div_n_15,
      pcpi_rd(20) => pcpi_div_n_16,
      pcpi_rd(19) => pcpi_div_n_17,
      pcpi_rd(18) => pcpi_div_n_18,
      pcpi_rd(17) => pcpi_div_n_19,
      pcpi_rd(16) => pcpi_div_n_20,
      pcpi_rd(15) => pcpi_div_n_21,
      pcpi_rd(14) => pcpi_div_n_22,
      pcpi_rd(13) => pcpi_div_n_23,
      pcpi_rd(12) => pcpi_div_n_24,
      pcpi_rd(11) => pcpi_div_n_25,
      pcpi_rd(10) => pcpi_div_n_26,
      pcpi_rd(9) => pcpi_div_n_27,
      pcpi_rd(8) => pcpi_div_n_28,
      pcpi_rd(7) => pcpi_div_n_29,
      pcpi_rd(6) => pcpi_div_n_30,
      pcpi_rd(5) => pcpi_div_n_31,
      pcpi_rd(4) => pcpi_div_n_32,
      pcpi_rd(3) => pcpi_div_n_33,
      pcpi_rd(2) => pcpi_div_n_34,
      pcpi_rd(1) => pcpi_div_n_35,
      pcpi_rd(0) => pcpi_div_n_36,
      \pcpi_rd_reg[31]_0\(31 downto 0) => reg_out(31 downto 0),
      pcpi_ready => \^pcpi_ready\,
      pcpi_timeout => \^pcpi_timeout\,
      \reg_out_reg[0]\ => \reg_out[0]_i_2_n_0\,
      \reg_out_reg[10]\ => \reg_out[10]_i_2_n_0\,
      \reg_out_reg[10]_0\ => \reg_out[10]_i_3_n_0\,
      \reg_out_reg[11]\ => \reg_out[11]_i_3_n_0\,
      \reg_out_reg[11]_0\ => \reg_out[11]_i_5_n_0\,
      \reg_out_reg[12]\ => \reg_out[12]_i_2_n_0\,
      \reg_out_reg[12]_0\ => \reg_out[15]_i_3_n_0\,
      \reg_out_reg[12]_1\ => \reg_out[12]_i_3_n_0\,
      \reg_out_reg[12]_2\ => \reg_out[12]_i_6_n_0\,
      \reg_out_reg[13]\ => \reg_out[13]_i_2_n_0\,
      \reg_out_reg[13]_0\ => \reg_out[13]_i_3_n_0\,
      \reg_out_reg[14]\ => \reg_out[14]_i_2_n_0\,
      \reg_out_reg[14]_0\ => \reg_out[14]_i_3_n_0\,
      \reg_out_reg[15]\(5) => \irq_mask[15]_i_1_n_0\,
      \reg_out_reg[15]\(4) => \irq_mask[11]_i_1_n_0\,
      \reg_out_reg[15]\(3) => \irq_mask[9]_i_1_n_0\,
      \reg_out_reg[15]\(2) => \irq_mask[6]_i_1_n_0\,
      \reg_out_reg[15]\(1) => \irq_mask[2]_i_1_n_0\,
      \reg_out_reg[15]\(0) => \irq_mask[1]_i_1_n_0\,
      \reg_out_reg[15]_0\ => \reg_out[15]_i_2_n_0\,
      \reg_out_reg[15]_1\ => \^latched_is_lu_reg_0\,
      \reg_out_reg[15]_2\ => \^latched_is_lh_reg_0\,
      \reg_out_reg[15]_3\ => \reg_out[15]_i_7_n_0\,
      \reg_out_reg[15]_4\ => \reg_out[15]_i_8_n_0\,
      \reg_out_reg[16]\ => \reg_out[16]_i_2_n_0\,
      \reg_out_reg[16]_0\ => \reg_out[16]_i_3_n_0\,
      \reg_out_reg[17]\ => \reg_out[17]_i_2_n_0\,
      \reg_out_reg[17]_0\ => \reg_out[17]_i_3_n_0\,
      \reg_out_reg[18]\ => \reg_out[27]_i_2_n_0\,
      \reg_out_reg[18]_0\ => \reg_out[27]_i_3_n_0\,
      \reg_out_reg[18]_1\ => \reg_out[18]_i_2_n_0\,
      \reg_out_reg[18]_2\ => \reg_out[18]_i_4_n_0\,
      \reg_out_reg[19]\ => \reg_out[19]_i_2_n_0\,
      \reg_out_reg[19]_0\ => \reg_out[19]_i_4_n_0\,
      \reg_out_reg[1]\ => \reg_out[1]_i_3_n_0\,
      \reg_out_reg[1]_0\ => \reg_out[11]_i_4_n_0\,
      \reg_out_reg[1]_1\ => \reg_out[1]_i_4_n_0\,
      \reg_out_reg[20]\ => \reg_out[20]_i_2_n_0\,
      \reg_out_reg[20]_0\ => \reg_out[20]_i_5_n_0\,
      \reg_out_reg[21]\ => \reg_out[21]_i_2_n_0\,
      \reg_out_reg[21]_0\ => \reg_out[21]_i_4_n_0\,
      \reg_out_reg[22]\ => \reg_out[22]_i_2_n_0\,
      \reg_out_reg[22]_0\ => \reg_out[22]_i_4_n_0\,
      \reg_out_reg[23]\ => \reg_out[23]_i_2_n_0\,
      \reg_out_reg[23]_0\ => \reg_out[23]_i_3_n_0\,
      \reg_out_reg[24]\ => \reg_out[24]_i_2_n_0\,
      \reg_out_reg[24]_0\ => \reg_out[24]_i_5_n_0\,
      \reg_out_reg[25]\ => \reg_out[25]_i_2_n_0\,
      \reg_out_reg[25]_0\ => \reg_out[25]_i_4_n_0\,
      \reg_out_reg[26]\ => \reg_out[26]_i_2_n_0\,
      \reg_out_reg[26]_0\ => \reg_out[26]_i_3_n_0\,
      \reg_out_reg[27]\ => \reg_out[27]_i_4_n_0\,
      \reg_out_reg[27]_0\ => \reg_out[27]_i_8_n_0\,
      \reg_out_reg[28]\ => \reg_out[28]_i_2_n_0\,
      \reg_out_reg[28]_0\ => \reg_out[28]_i_3_n_0\,
      \reg_out_reg[29]\ => \reg_out[29]_i_2_n_0\,
      \reg_out_reg[29]_0\ => \reg_out[29]_i_3_n_0\,
      \reg_out_reg[2]\ => \reg_out[2]_i_3_n_0\,
      \reg_out_reg[2]_0\ => \reg_out[2]_i_4_n_0\,
      \reg_out_reg[30]\ => \reg_out[30]_i_2_n_0\,
      \reg_out_reg[30]_0\ => \reg_out[30]_i_3_n_0\,
      \reg_out_reg[31]\ => \^cpu_state_reg[5]_0\,
      \reg_out_reg[31]_0\ => \reg_out[31]_i_2_n_0\,
      \reg_out_reg[31]_1\ => \reg_out[31]_i_3_n_0\,
      \reg_out_reg[3]\ => \reg_out[3]_i_2_n_0\,
      \reg_out_reg[4]\ => \reg_out[4]_i_2_n_0\,
      \reg_out_reg[5]\ => \reg_out[5]_i_2_n_0\,
      \reg_out_reg[6]\ => \reg_out[6]_i_3_n_0\,
      \reg_out_reg[6]_0\ => \reg_out[6]_i_4_n_0\,
      \reg_out_reg[7]\ => \reg_out[7]_i_2_n_0\,
      \reg_out_reg[7]_0\ => \reg_out[7]_i_3_n_0\,
      \reg_out_reg[8]\ => \reg_out[8]_i_2_n_0\,
      \reg_out_reg[8]_0\ => \reg_out[8]_i_3_n_0\,
      \reg_out_reg[9]\ => \reg_out[9]_i_3_n_0\,
      \reg_out_reg[9]_0\ => \reg_out[9]_i_4_n_0\,
      resetn => resetn,
      \rs2_reg[63]_0\(31) => \reg_op2_reg_n_0_[31]\,
      \rs2_reg[63]_0\(30) => \reg_op2_reg_n_0_[30]\,
      \rs2_reg[63]_0\(29) => \reg_op2_reg_n_0_[29]\,
      \rs2_reg[63]_0\(28) => \reg_op2_reg_n_0_[28]\,
      \rs2_reg[63]_0\(27) => \reg_op2_reg_n_0_[27]\,
      \rs2_reg[63]_0\(26) => \reg_op2_reg_n_0_[26]\,
      \rs2_reg[63]_0\(25) => \reg_op2_reg_n_0_[25]\,
      \rs2_reg[63]_0\(24) => \reg_op2_reg_n_0_[24]\,
      \rs2_reg[63]_0\(23) => \reg_op2_reg_n_0_[23]\,
      \rs2_reg[63]_0\(22) => \reg_op2_reg_n_0_[22]\,
      \rs2_reg[63]_0\(21) => \reg_op2_reg_n_0_[21]\,
      \rs2_reg[63]_0\(20) => \reg_op2_reg_n_0_[20]\,
      \rs2_reg[63]_0\(19) => \reg_op2_reg_n_0_[19]\,
      \rs2_reg[63]_0\(18) => \reg_op2_reg_n_0_[18]\,
      \rs2_reg[63]_0\(17) => \reg_op2_reg_n_0_[17]\,
      \rs2_reg[63]_0\(16) => \reg_op2_reg_n_0_[16]\,
      \rs2_reg[63]_0\(15) => \reg_op2_reg_n_0_[15]\,
      \rs2_reg[63]_0\(14) => \reg_op2_reg_n_0_[14]\,
      \rs2_reg[63]_0\(13) => \reg_op2_reg_n_0_[13]\,
      \rs2_reg[63]_0\(12) => \reg_op2_reg_n_0_[12]\,
      \rs2_reg[63]_0\(11) => \reg_op2_reg_n_0_[11]\,
      \rs2_reg[63]_0\(10) => \reg_op2_reg_n_0_[10]\,
      \rs2_reg[63]_0\(9) => \reg_op2_reg_n_0_[9]\,
      \rs2_reg[63]_0\(8) => \reg_op2_reg_n_0_[8]\,
      \rs2_reg[63]_0\(7) => \reg_op2_reg_n_0_[7]\,
      \rs2_reg[63]_0\(6) => \reg_op2_reg_n_0_[6]\,
      \rs2_reg[63]_0\(5) => \reg_op2_reg_n_0_[5]\,
      \rs2_reg[63]_0\(4) => \reg_op2_reg_n_0_[4]\,
      \rs2_reg[63]_0\(3) => \reg_op2_reg_n_0_[3]\,
      \rs2_reg[63]_0\(2) => \reg_op2_reg_n_0_[2]\,
      \rs2_reg[63]_0\(1) => \reg_op2_reg_n_0_[1]\,
      \rs2_reg[63]_0\(0) => \reg_op2_reg_n_0_[0]\
    );
\pcpi_timeout_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(0),
      O => pcpi_timeout_counter0(0)
    );
\pcpi_timeout_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(0),
      I1 => pcpi_timeout_counter_reg(1),
      O => \pcpi_timeout_counter[1]_i_1_n_0\
    );
\pcpi_timeout_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(2),
      I1 => pcpi_timeout_counter_reg(1),
      I2 => pcpi_timeout_counter_reg(0),
      O => pcpi_timeout_counter0(2)
    );
\pcpi_timeout_counter[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(3),
      I1 => pcpi_timeout_counter_reg(1),
      I2 => pcpi_timeout_counter_reg(0),
      I3 => pcpi_timeout_counter_reg(2),
      O => \pcpi_timeout_counter[3]_i_2_n_0\
    );
\pcpi_timeout_counter[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(3),
      I1 => pcpi_timeout_counter_reg(2),
      I2 => pcpi_timeout_counter_reg(0),
      I3 => pcpi_timeout_counter_reg(1),
      O => pcpi_timeout_counter0(3)
    );
\pcpi_timeout_counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \pcpi_timeout_counter[3]_i_2_n_0\,
      D => pcpi_timeout_counter0(0),
      Q => pcpi_timeout_counter_reg(0),
      S => pcpi_div_n_4
    );
\pcpi_timeout_counter_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \pcpi_timeout_counter[3]_i_2_n_0\,
      D => \pcpi_timeout_counter[1]_i_1_n_0\,
      Q => pcpi_timeout_counter_reg(1),
      S => pcpi_div_n_4
    );
\pcpi_timeout_counter_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \pcpi_timeout_counter[3]_i_2_n_0\,
      D => pcpi_timeout_counter0(2),
      Q => pcpi_timeout_counter_reg(2),
      S => pcpi_div_n_4
    );
\pcpi_timeout_counter_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \pcpi_timeout_counter[3]_i_2_n_0\,
      D => pcpi_timeout_counter0(3),
      Q => pcpi_timeout_counter_reg(3),
      S => pcpi_div_n_4
    );
pcpi_timeout_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pcpi_timeout_counter_reg(2),
      I1 => pcpi_timeout_counter_reg(0),
      I2 => pcpi_timeout_counter_reg(1),
      I3 => pcpi_timeout_counter_reg(3),
      O => pcpi_timeout_i_1_n_0
    );
pcpi_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_timeout_i_1_n_0,
      Q => \^pcpi_timeout\,
      R => trap_i_1_n_0
    );
pcpi_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pcpi_valid_reg_1,
      Q => \^pcpi_valid_reg_0\,
      R => trap_i_1_n_0
    );
prefetched_high_word_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => mem_axi_rdata(0),
      I2 => mem_axi_rdata(1),
      O => mem_la_secondword_reg_0
    );
prefetched_high_word_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => prefetched_high_word_reg_1,
      Q => \^prefetched_high_word_reg_0\,
      R => '0'
    );
\reg_next_pc[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(12),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[12]_i_2_n_0\
    );
\reg_next_pc[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(11),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[12]_i_3_n_0\
    );
\reg_next_pc[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(10),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[12]_i_4_n_0\
    );
\reg_next_pc[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(9),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[12]_i_5_n_0\
    );
\reg_next_pc[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(12),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(12),
      O => \reg_next_pc[12]_i_6_n_0\
    );
\reg_next_pc[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(11),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(11),
      O => \reg_next_pc[12]_i_7_n_0\
    );
\reg_next_pc[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(10),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(10),
      O => \reg_next_pc[12]_i_8_n_0\
    );
\reg_next_pc[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(9),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(9),
      O => \reg_next_pc[12]_i_9_n_0\
    );
\reg_next_pc[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(16),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[16]_i_2_n_0\
    );
\reg_next_pc[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(15),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[16]_i_3_n_0\
    );
\reg_next_pc[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(14),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[16]_i_4_n_0\
    );
\reg_next_pc[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(13),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[16]_i_5_n_0\
    );
\reg_next_pc[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(16),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(16),
      O => \reg_next_pc[16]_i_6_n_0\
    );
\reg_next_pc[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(15),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(15),
      O => \reg_next_pc[16]_i_7_n_0\
    );
\reg_next_pc[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(14),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(14),
      O => \reg_next_pc[16]_i_8_n_0\
    );
\reg_next_pc[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(13),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(13),
      O => \reg_next_pc[16]_i_9_n_0\
    );
\reg_next_pc[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(20),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[20]_i_2_n_0\
    );
\reg_next_pc[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(19),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[20]_i_3_n_0\
    );
\reg_next_pc[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(18),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[20]_i_4_n_0\
    );
\reg_next_pc[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(17),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[20]_i_5_n_0\
    );
\reg_next_pc[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(20),
      O => \reg_next_pc[20]_i_6_n_0\
    );
\reg_next_pc[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(19),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(19),
      O => \reg_next_pc[20]_i_7_n_0\
    );
\reg_next_pc[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(18),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(18),
      O => \reg_next_pc[20]_i_8_n_0\
    );
\reg_next_pc[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(17),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(17),
      O => \reg_next_pc[20]_i_9_n_0\
    );
\reg_next_pc[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(24),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[24]_i_2_n_0\
    );
\reg_next_pc[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(23),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[24]_i_3_n_0\
    );
\reg_next_pc[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(22),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[24]_i_4_n_0\
    );
\reg_next_pc[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(21),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[24]_i_5_n_0\
    );
\reg_next_pc[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(24),
      O => \reg_next_pc[24]_i_6_n_0\
    );
\reg_next_pc[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(23),
      O => \reg_next_pc[24]_i_7_n_0\
    );
\reg_next_pc[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(22),
      O => \reg_next_pc[24]_i_8_n_0\
    );
\reg_next_pc[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(21),
      O => \reg_next_pc[24]_i_9_n_0\
    );
\reg_next_pc[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(28),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[28]_i_2_n_0\
    );
\reg_next_pc[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(27),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[28]_i_3_n_0\
    );
\reg_next_pc[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(26),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[28]_i_4_n_0\
    );
\reg_next_pc[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(25),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[28]_i_5_n_0\
    );
\reg_next_pc[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(28),
      O => \reg_next_pc[28]_i_6_n_0\
    );
\reg_next_pc[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(27),
      O => \reg_next_pc[28]_i_7_n_0\
    );
\reg_next_pc[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(26),
      O => \reg_next_pc[28]_i_8_n_0\
    );
\reg_next_pc[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(25),
      O => \reg_next_pc[28]_i_9_n_0\
    );
\reg_next_pc[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(30),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[31]_i_2_n_0\
    );
\reg_next_pc[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(29),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[31]_i_3_n_0\
    );
\reg_next_pc[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(31),
      O => \reg_next_pc[31]_i_4_n_0\
    );
\reg_next_pc[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(30),
      O => \reg_next_pc[31]_i_5_n_0\
    );
\reg_next_pc[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(20),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(29),
      O => \reg_next_pc[31]_i_6_n_0\
    );
\reg_next_pc[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => do_waitirq_i_2_n_0,
      I1 => \^decoder_trigger_reg_0\,
      I2 => do_waitirq_reg_n_0,
      I3 => instr_waitirq,
      O => \reg_next_pc[4]_i_10_n_0\
    );
\reg_next_pc[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004404"
    )
        port map (
      I0 => instr_waitirq,
      I1 => \^decoder_trigger_reg_0\,
      I2 => instr_jal,
      I3 => decoded_imm_uj(2),
      I4 => \^compressed_instr\,
      O => \reg_next_pc[4]_i_11_n_0\
    );
\reg_next_pc[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044000"
    )
        port map (
      I0 => instr_waitirq,
      I1 => \^decoder_trigger_reg_0\,
      I2 => instr_jal,
      I3 => decoded_imm_uj(1),
      I4 => \^compressed_instr\,
      O => \reg_next_pc[4]_i_12_n_0\
    );
\reg_next_pc[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(4),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[4]_i_2_n_0\
    );
\reg_next_pc[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(3),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[4]_i_3_n_0\
    );
\reg_next_pc[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(2),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[4]_i_4_n_0\
    );
\reg_next_pc[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(1),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[4]_i_5_n_0\
    );
\reg_next_pc[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(4),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(4),
      O => \reg_next_pc[4]_i_6_n_0\
    );
\reg_next_pc[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(3),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(3),
      O => \reg_next_pc[4]_i_7_n_0\
    );
\reg_next_pc[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E00F1"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_10_n_0\,
      I2 => \reg_next_pc[4]_i_11_n_0\,
      I3 => \^decoder_trigger_reg_1\,
      I4 => current_pc(2),
      O => \reg_next_pc[4]_i_8_n_0\
    );
\reg_next_pc[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D00F2"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_10_n_0\,
      I2 => \reg_next_pc[4]_i_12_n_0\,
      I3 => \^decoder_trigger_reg_1\,
      I4 => current_pc(1),
      O => \reg_next_pc[4]_i_9_n_0\
    );
\reg_next_pc[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(8),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[8]_i_2_n_0\
    );
\reg_next_pc[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(7),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[8]_i_3_n_0\
    );
\reg_next_pc[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(6),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[8]_i_4_n_0\
    );
\reg_next_pc[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_pc(5),
      I1 => \^decoder_trigger_reg_1\,
      O => \reg_next_pc[8]_i_5_n_0\
    );
\reg_next_pc[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(8),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(8),
      O => \reg_next_pc[8]_i_6_n_0\
    );
\reg_next_pc[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(7),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(7),
      O => \reg_next_pc[8]_i_7_n_0\
    );
\reg_next_pc[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(6),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(6),
      O => \reg_next_pc[8]_i_8_n_0\
    );
\reg_next_pc[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \^decoder_trigger_reg_0\,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(5),
      I4 => \^decoder_trigger_reg_1\,
      I5 => current_pc(5),
      O => \reg_next_pc[8]_i_9_n_0\
    );
\reg_next_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[12]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[12]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[12]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[8]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[12]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[12]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[12]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[12]_i_2_n_0\,
      DI(2) => \reg_next_pc[12]_i_3_n_0\,
      DI(1) => \reg_next_pc[12]_i_4_n_0\,
      DI(0) => \reg_next_pc[12]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[12]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[12]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[12]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[12]_i_1_n_7\,
      S(3) => \reg_next_pc[12]_i_6_n_0\,
      S(2) => \reg_next_pc[12]_i_7_n_0\,
      S(1) => \reg_next_pc[12]_i_8_n_0\,
      S(0) => \reg_next_pc[12]_i_9_n_0\
    );
\reg_next_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[16]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[16]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[16]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[16]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[12]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[16]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[16]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[16]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[16]_i_2_n_0\,
      DI(2) => \reg_next_pc[16]_i_3_n_0\,
      DI(1) => \reg_next_pc[16]_i_4_n_0\,
      DI(0) => \reg_next_pc[16]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[16]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[16]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[16]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[16]_i_1_n_7\,
      S(3) => \reg_next_pc[16]_i_6_n_0\,
      S(2) => \reg_next_pc[16]_i_7_n_0\,
      S(1) => \reg_next_pc[16]_i_8_n_0\,
      S(0) => \reg_next_pc[16]_i_9_n_0\
    );
\reg_next_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[20]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[20]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[20]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[4]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[20]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[16]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[20]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[20]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[20]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[20]_i_2_n_0\,
      DI(2) => \reg_next_pc[20]_i_3_n_0\,
      DI(1) => \reg_next_pc[20]_i_4_n_0\,
      DI(0) => \reg_next_pc[20]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[20]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[20]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[20]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[20]_i_1_n_7\,
      S(3) => \reg_next_pc[20]_i_6_n_0\,
      S(2) => \reg_next_pc[20]_i_7_n_0\,
      S(1) => \reg_next_pc[20]_i_8_n_0\,
      S(0) => \reg_next_pc[20]_i_9_n_0\
    );
\reg_next_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[24]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[24]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[24]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[24]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[20]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[24]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[24]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[24]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[24]_i_2_n_0\,
      DI(2) => \reg_next_pc[24]_i_3_n_0\,
      DI(1) => \reg_next_pc[24]_i_4_n_0\,
      DI(0) => \reg_next_pc[24]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[24]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[24]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[24]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[24]_i_1_n_7\,
      S(3) => \reg_next_pc[24]_i_6_n_0\,
      S(2) => \reg_next_pc[24]_i_7_n_0\,
      S(1) => \reg_next_pc[24]_i_8_n_0\,
      S(0) => \reg_next_pc[24]_i_9_n_0\
    );
\reg_next_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[28]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[28]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[28]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[28]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[24]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[28]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[28]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[28]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[28]_i_2_n_0\,
      DI(2) => \reg_next_pc[28]_i_3_n_0\,
      DI(1) => \reg_next_pc[28]_i_4_n_0\,
      DI(0) => \reg_next_pc[28]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[28]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[28]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[28]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[28]_i_1_n_7\,
      S(3) => \reg_next_pc[28]_i_6_n_0\,
      S(2) => \reg_next_pc[28]_i_7_n_0\,
      S(1) => \reg_next_pc[28]_i_8_n_0\,
      S(0) => \reg_next_pc[28]_i_9_n_0\
    );
\reg_next_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[31]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[4]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[31]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[31]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_next_pc_reg[31]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \reg_next_pc[31]_i_2_n_0\,
      DI(0) => \reg_next_pc[31]_i_3_n_0\,
      O(3) => \NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \reg_next_pc_reg[31]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[31]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \reg_next_pc[31]_i_4_n_0\,
      S(1) => \reg_next_pc[31]_i_5_n_0\,
      S(0) => \reg_next_pc[31]_i_6_n_0\
    );
\reg_next_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[4]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[4]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_next_pc_reg[4]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[4]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[4]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[4]_i_2_n_0\,
      DI(2) => \reg_next_pc[4]_i_3_n_0\,
      DI(1) => \reg_next_pc[4]_i_4_n_0\,
      DI(0) => \reg_next_pc[4]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[4]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[4]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[4]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[4]_i_1_n_7\,
      S(3) => \reg_next_pc[4]_i_6_n_0\,
      S(2) => \reg_next_pc[4]_i_7_n_0\,
      S(1) => \reg_next_pc[4]_i_8_n_0\,
      S(0) => \reg_next_pc[4]_i_9_n_0\
    );
\reg_next_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[8]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[8]_i_1_n_6\,
      Q => \reg_next_pc_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[8]_i_1_n_5\,
      Q => \reg_next_pc_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[8]_i_1_n_4\,
      Q => \reg_next_pc_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[4]_i_1_n_0\,
      CO(3) => \reg_next_pc_reg[8]_i_1_n_0\,
      CO(2) => \reg_next_pc_reg[8]_i_1_n_1\,
      CO(1) => \reg_next_pc_reg[8]_i_1_n_2\,
      CO(0) => \reg_next_pc_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[8]_i_2_n_0\,
      DI(2) => \reg_next_pc[8]_i_3_n_0\,
      DI(1) => \reg_next_pc[8]_i_4_n_0\,
      DI(0) => \reg_next_pc[8]_i_5_n_0\,
      O(3) => \reg_next_pc_reg[8]_i_1_n_4\,
      O(2) => \reg_next_pc_reg[8]_i_1_n_5\,
      O(1) => \reg_next_pc_reg[8]_i_1_n_6\,
      O(0) => \reg_next_pc_reg[8]_i_1_n_7\,
      S(3) => \reg_next_pc[8]_i_6_n_0\,
      S(2) => \reg_next_pc[8]_i_7_n_0\,
      S(1) => \reg_next_pc[8]_i_8_n_0\,
      S(0) => \reg_next_pc[8]_i_9_n_0\
    );
\reg_next_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => \reg_next_pc_reg[12]_i_1_n_7\,
      Q => \reg_next_pc_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
\reg_op1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => \timer[31]_i_6_n_0\,
      I2 => reg_out1(0),
      I3 => \^q\(2),
      I4 => \reg_op1[0]_i_3_n_0\,
      O => reg_op1(0)
    );
\reg_op1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_slli_srli_srai,
      I3 => \cpu_state[7]_i_7_n_0\,
      I4 => is_lui_auipc_jal,
      O => \reg_op1[0]_i_2_n_0\
    );
\reg_op1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_sh[2]_i_2_n_0\,
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[3]_i_4_n_7\,
      O => \reg_op1[0]_i_3_n_0\
    );
\reg_op1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[10]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[10]_i_3_n_0\,
      I3 => \reg_op1_reg[11]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(10)
    );
\reg_op1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(10),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[10]\,
      O => \reg_op1[10]_i_2_n_0\
    );
\reg_op1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[13]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[14]\,
      I5 => \reg_op1[10]_i_4_n_0\,
      O => \reg_op1[10]_i_3_n_0\
    );
\reg_op1[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[10]_i_4_n_0\
    );
\reg_op1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[11]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[11]_i_3_n_0\,
      I3 => \reg_op1_reg[11]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(11)
    );
\reg_op1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(11),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[11]\,
      O => \reg_op1[11]_i_2_n_0\
    );
\reg_op1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[14]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[15]\,
      I5 => \reg_op1[11]_i_5_n_0\,
      O => \reg_op1[11]_i_3_n_0\
    );
\reg_op1[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[11]_i_5_n_0\
    );
\reg_op1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => decoded_imm(11),
      O => \reg_op1[11]_i_6_n_0\
    );
\reg_op1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => decoded_imm(10),
      O => \reg_op1[11]_i_7_n_0\
    );
\reg_op1[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => decoded_imm(9),
      O => \reg_op1[11]_i_8_n_0\
    );
\reg_op1[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[8]\,
      I1 => decoded_imm(8),
      O => \reg_op1[11]_i_9_n_0\
    );
\reg_op1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[12]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[12]_i_3_n_0\,
      I3 => \reg_op1_reg[15]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(12)
    );
\reg_op1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(12),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[12]\,
      O => \reg_op1[12]_i_2_n_0\
    );
\reg_op1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[15]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[16]\,
      I5 => \reg_op1[12]_i_4_n_0\,
      O => \reg_op1[12]_i_3_n_0\
    );
\reg_op1[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[8]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[12]_i_4_n_0\
    );
\reg_op1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[13]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[13]_i_3_n_0\,
      I3 => \reg_op1_reg[15]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(13)
    );
\reg_op1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(13),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[13]\,
      O => \reg_op1[13]_i_2_n_0\
    );
\reg_op1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[16]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[17]\,
      I5 => \reg_op1[13]_i_4_n_0\,
      O => \reg_op1[13]_i_3_n_0\
    );
\reg_op1[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[13]_i_4_n_0\
    );
\reg_op1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[14]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[14]_i_3_n_0\,
      I3 => \reg_op1_reg[15]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(14)
    );
\reg_op1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(14),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[14]\,
      O => \reg_op1[14]_i_2_n_0\
    );
\reg_op1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[17]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[18]\,
      I5 => \reg_op1[14]_i_4_n_0\,
      O => \reg_op1[14]_i_3_n_0\
    );
\reg_op1[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[14]_i_4_n_0\
    );
\reg_op1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[15]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[15]_i_3_n_0\,
      I3 => \reg_op1_reg[15]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(15)
    );
\reg_op1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(15),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[15]\,
      O => \reg_op1[15]_i_2_n_0\
    );
\reg_op1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[18]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[16]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[19]\,
      I5 => \reg_op1[15]_i_5_n_0\,
      O => \reg_op1[15]_i_3_n_0\
    );
\reg_op1[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[15]_i_5_n_0\
    );
\reg_op1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => decoded_imm(15),
      O => \reg_op1[15]_i_6_n_0\
    );
\reg_op1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[14]\,
      I1 => decoded_imm(14),
      O => \reg_op1[15]_i_7_n_0\
    );
\reg_op1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => decoded_imm(13),
      O => \reg_op1[15]_i_8_n_0\
    );
\reg_op1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => decoded_imm(12),
      O => \reg_op1[15]_i_9_n_0\
    );
\reg_op1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[16]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[16]_i_3_n_0\,
      I3 => \reg_op1_reg[19]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(16)
    );
\reg_op1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(16),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[16]\,
      O => \reg_op1[16]_i_2_n_0\
    );
\reg_op1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[19]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[20]\,
      I5 => \reg_op1[16]_i_4_n_0\,
      O => \reg_op1[16]_i_3_n_0\
    );
\reg_op1[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[16]_i_4_n_0\
    );
\reg_op1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[17]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[17]_i_3_n_0\,
      I3 => \reg_op1_reg[19]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(17)
    );
\reg_op1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(17),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[17]\,
      O => \reg_op1[17]_i_2_n_0\
    );
\reg_op1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[20]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[21]\,
      I5 => \reg_op1[17]_i_4_n_0\,
      O => \reg_op1[17]_i_3_n_0\
    );
\reg_op1[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[17]_i_4_n_0\
    );
\reg_op1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[18]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[18]_i_3_n_0\,
      I3 => \reg_op1_reg[19]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(18)
    );
\reg_op1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(18),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[18]\,
      O => \reg_op1[18]_i_2_n_0\
    );
\reg_op1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[21]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[22]\,
      I5 => \reg_op1[18]_i_4_n_0\,
      O => \reg_op1[18]_i_3_n_0\
    );
\reg_op1[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[14]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[18]_i_4_n_0\
    );
\reg_op1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[19]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[19]_i_3_n_0\,
      I3 => \reg_op1_reg[19]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(19)
    );
\reg_op1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(19),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[19]\,
      O => \reg_op1[19]_i_2_n_0\
    );
\reg_op1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[22]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[23]\,
      I5 => \reg_op1[19]_i_5_n_0\,
      O => \reg_op1[19]_i_3_n_0\
    );
\reg_op1[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[19]_i_5_n_0\
    );
\reg_op1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => decoded_imm(19),
      O => \reg_op1[19]_i_6_n_0\
    );
\reg_op1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => decoded_imm(18),
      O => \reg_op1[19]_i_7_n_0\
    );
\reg_op1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => decoded_imm(17),
      O => \reg_op1[19]_i_8_n_0\
    );
\reg_op1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => decoded_imm(16),
      O => \reg_op1[19]_i_9_n_0\
    );
\reg_op1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_op1[1]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[1]_i_3_n_0\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg[3]_i_4_n_6\,
      O => reg_op1(1)
    );
\reg_op1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(1),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[1]\,
      O => \reg_op1[1]_i_2_n_0\
    );
\reg_op1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44004400F4FFF400"
    )
        port map (
      I0 => \reg_op1[30]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \reg_op1_reg_n_0_[2]\,
      I3 => \reg_sh[2]_i_2_n_0\,
      I4 => \reg_op1_reg_n_0_[5]\,
      I5 => \reg_op1[27]_i_6_n_0\,
      O => \reg_op1[1]_i_3_n_0\
    );
\reg_op1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[20]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[20]_i_3_n_0\,
      I3 => \reg_op1_reg[23]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(20)
    );
\reg_op1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(20),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[20]\,
      O => \reg_op1[20]_i_2_n_0\
    );
\reg_op1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[23]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[21]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[24]\,
      I5 => \reg_op1[20]_i_4_n_0\,
      O => \reg_op1[20]_i_3_n_0\
    );
\reg_op1[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[20]_i_4_n_0\
    );
\reg_op1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[21]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[21]_i_3_n_0\,
      I3 => \reg_op1_reg[23]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(21)
    );
\reg_op1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(21),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[21]\,
      O => \reg_op1[21]_i_2_n_0\
    );
\reg_op1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[24]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[22]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[25]\,
      I5 => \reg_op1[21]_i_4_n_0\,
      O => \reg_op1[21]_i_3_n_0\
    );
\reg_op1[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[21]_i_4_n_0\
    );
\reg_op1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[22]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[22]_i_3_n_0\,
      I3 => \reg_op1_reg[23]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(22)
    );
\reg_op1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(22),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[22]\,
      O => \reg_op1[22]_i_2_n_0\
    );
\reg_op1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[25]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[26]\,
      I5 => \reg_op1[22]_i_4_n_0\,
      O => \reg_op1[22]_i_3_n_0\
    );
\reg_op1[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[22]_i_4_n_0\
    );
\reg_op1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[23]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[23]_i_3_n_0\,
      I3 => \reg_op1_reg[23]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(23)
    );
\reg_op1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(23),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[23]\,
      O => \reg_op1[23]_i_2_n_0\
    );
\reg_op1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[26]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[24]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[27]\,
      I5 => \reg_op1[23]_i_5_n_0\,
      O => \reg_op1[23]_i_3_n_0\
    );
\reg_op1[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[23]_i_5_n_0\
    );
\reg_op1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => decoded_imm(23),
      O => \reg_op1[23]_i_6_n_0\
    );
\reg_op1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => decoded_imm(22),
      O => \reg_op1[23]_i_7_n_0\
    );
\reg_op1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => decoded_imm(21),
      O => \reg_op1[23]_i_8_n_0\
    );
\reg_op1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[20]\,
      I1 => decoded_imm(20),
      O => \reg_op1[23]_i_9_n_0\
    );
\reg_op1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[24]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[24]_i_3_n_0\,
      I3 => \reg_op1_reg[27]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(24)
    );
\reg_op1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(24),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[24]\,
      O => \reg_op1[24]_i_2_n_0\
    );
\reg_op1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[27]_i_7_n_0\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[28]\,
      I5 => \reg_op1[24]_i_4_n_0\,
      O => \reg_op1[24]_i_3_n_0\
    );
\reg_op1[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[20]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[24]_i_4_n_0\
    );
\reg_op1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[25]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[25]_i_3_n_0\,
      I3 => \reg_op1_reg[27]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(25)
    );
\reg_op1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(25),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[25]\,
      O => \reg_op1[25]_i_2_n_0\
    );
\reg_op1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[25]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[29]\,
      I5 => \reg_op1[25]_i_5_n_0\,
      O => \reg_op1[25]_i_3_n_0\
    );
\reg_op1[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[25]_i_4_n_0\
    );
\reg_op1[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[25]_i_5_n_0\
    );
\reg_op1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[26]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[26]_i_3_n_0\,
      I3 => \reg_op1_reg[27]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(26)
    );
\reg_op1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(26),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[26]\,
      O => \reg_op1[26]_i_2_n_0\
    );
\reg_op1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[26]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[30]\,
      I5 => \reg_op1[26]_i_5_n_0\,
      O => \reg_op1[26]_i_3_n_0\
    );
\reg_op1[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[26]_i_4_n_0\
    );
\reg_op1[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[26]_i_5_n_0\
    );
\reg_op1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[27]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[27]_i_3_n_0\,
      I3 => \reg_op1_reg[27]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(27)
    );
\reg_op1[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => decoded_imm(25),
      O => \reg_op1[27]_i_10_n_0\
    );
\reg_op1[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => decoded_imm(24),
      O => \reg_op1[27]_i_11_n_0\
    );
\reg_op1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(27),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[27]\,
      O => \reg_op1[27]_i_2_n_0\
    );
\reg_op1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[27]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[28]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[31]\,
      I5 => \reg_op1[27]_i_7_n_0\,
      O => \reg_op1[27]_i_3_n_0\
    );
\reg_op1[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[26]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[27]_i_5_n_0\
    );
\reg_op1[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_srai,
      I1 => instr_sra,
      I2 => instr_srli,
      I3 => instr_srl,
      O => \reg_op1[27]_i_6_n_0\
    );
\reg_op1[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[27]_i_7_n_0\
    );
\reg_op1[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => decoded_imm(27),
      O => \reg_op1[27]_i_8_n_0\
    );
\reg_op1[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[26]\,
      I1 => decoded_imm(26),
      O => \reg_op1[27]_i_9_n_0\
    );
\reg_op1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[28]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[28]_i_3_n_0\,
      I3 => \reg_op1_reg[31]_i_8_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(28)
    );
\reg_op1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(28),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[28]\,
      O => \reg_op1[28]_i_2_n_0\
    );
\reg_op1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F101F"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op1[28]_i_4_n_0\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[31]_i_9_n_0\,
      I4 => \reg_op1[30]_i_5_n_0\,
      I5 => \reg_op1_reg_n_0_[24]\,
      O => \reg_op1[28]_i_3_n_0\
    );
\reg_op1[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => instr_srl,
      I2 => instr_srli,
      I3 => instr_sra,
      I4 => instr_srai,
      O => \reg_op1[28]_i_4_n_0\
    );
\reg_op1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[29]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[29]_i_3_n_0\,
      I3 => \reg_op1_reg[31]_i_8_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(29)
    );
\reg_op1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(29),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[29]\,
      O => \reg_op1[29]_i_2_n_0\
    );
\reg_op1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F101F"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[28]\,
      I1 => \reg_op1[29]_i_4_n_0\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[31]_i_9_n_0\,
      I4 => \reg_op1[30]_i_5_n_0\,
      I5 => \reg_op1_reg_n_0_[25]\,
      O => \reg_op1[29]_i_3_n_0\
    );
\reg_op1[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => instr_srl,
      I2 => instr_srli,
      I3 => instr_sra,
      I4 => instr_srai,
      O => \reg_op1[29]_i_4_n_0\
    );
\reg_op1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_op1[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[2]_i_3_n_0\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg[3]_i_4_n_5\,
      O => reg_op1(2)
    );
\reg_op1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(2),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[2]\,
      O => \reg_op1[2]_i_2_n_0\
    );
\reg_op1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44004400F4FFF400"
    )
        port map (
      I0 => \reg_op1[30]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op1_reg_n_0_[3]\,
      I3 => \reg_sh[2]_i_2_n_0\,
      I4 => \reg_op1_reg_n_0_[6]\,
      I5 => \reg_op1[27]_i_6_n_0\,
      O => \reg_op1[2]_i_3_n_0\
    );
\reg_op1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[30]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[30]_i_3_n_0\,
      I3 => \reg_op1_reg[31]_i_8_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(30)
    );
\reg_op1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(30),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[30]\,
      O => \reg_op1[30]_i_2_n_0\
    );
\reg_op1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F101F"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => \reg_op1[30]_i_4_n_0\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[31]_i_9_n_0\,
      I4 => \reg_op1[30]_i_5_n_0\,
      I5 => \reg_op1_reg_n_0_[26]\,
      O => \reg_op1[30]_i_3_n_0\
    );
\reg_op1[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => instr_srl,
      I2 => instr_srli,
      I3 => instr_sra,
      I4 => instr_srai,
      O => \reg_op1[30]_i_4_n_0\
    );
\reg_op1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_sll,
      I1 => instr_slli,
      O => \reg_op1[30]_i_5_n_0\
    );
\reg_op1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => resetn,
      I1 => \reg_op1[31]_i_3_n_0\,
      I2 => \reg_op1[31]_i_4_n_0\,
      I3 => \cpu_state_reg_n_0_[0]\,
      I4 => \reg_op1[31]_i_5_n_0\,
      O => \reg_op1[31]_i_1_n_0\
    );
\reg_op1[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => decoded_imm(31),
      I1 => \reg_op1_reg_n_0_[31]\,
      O => \reg_op1[31]_i_10_n_0\
    );
\reg_op1[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => decoded_imm(30),
      O => \reg_op1[31]_i_11_n_0\
    );
\reg_op1[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => decoded_imm(29),
      O => \reg_op1[31]_i_12_n_0\
    );
\reg_op1[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[28]\,
      I1 => decoded_imm(28),
      O => \reg_op1[31]_i_13_n_0\
    );
\reg_op1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_op1[31]_i_6_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[31]_i_7_n_0\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg[31]_i_8_n_4\,
      O => reg_op1(31)
    );
\reg_op1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454045454"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[1]\,
      I4 => \reg_sh[2]_i_2_n_0\,
      I5 => \reg_sh_reg_n_0_[0]\,
      O => \reg_op1[31]_i_3_n_0\
    );
\reg_op1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => \^resetn_0\,
      I2 => \^q\(0),
      I3 => \^mem_do_wdata\,
      O => \reg_op1[31]_i_4_n_0\
    );
\reg_op1[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => \^resetn_0\,
      O => \reg_op1[31]_i_5_n_0\
    );
\reg_op1[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(31),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[31]\,
      O => \reg_op1[31]_i_6_n_0\
    );
\reg_op1[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBB08880"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => \reg_sh[2]_i_2_n_0\,
      I2 => instr_sll,
      I3 => instr_slli,
      I4 => \reg_op1_reg_n_0_[27]\,
      I5 => \reg_op1[31]_i_9_n_0\,
      O => \reg_op1[31]_i_7_n_0\
    );
\reg_op1[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => instr_srai,
      I2 => instr_sra,
      O => \reg_op1[31]_i_9_n_0\
    );
\reg_op1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_op1[3]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg[3]_i_4_n_4\,
      O => reg_op1(3)
    );
\reg_op1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(3),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[3]\,
      O => \reg_op1[3]_i_2_n_0\
    );
\reg_op1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44004400F4FFF400"
    )
        port map (
      I0 => \reg_op1[30]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \reg_sh[2]_i_2_n_0\,
      I4 => \reg_op1_reg_n_0_[7]\,
      I5 => \reg_op1[27]_i_6_n_0\,
      O => \reg_op1[3]_i_3_n_0\
    );
\reg_op1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => decoded_imm(3),
      O => \reg_op1[3]_i_5_n_0\
    );
\reg_op1[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => decoded_imm(2),
      O => \reg_op1[3]_i_6_n_0\
    );
\reg_op1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => decoded_imm(1),
      O => \reg_op1[3]_i_7_n_0\
    );
\reg_op1[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => decoded_imm(0),
      O => \reg_op1[3]_i_8_n_0\
    );
\reg_op1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[4]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[4]_i_3_n_0\,
      I3 => \reg_op1_reg[7]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(4)
    );
\reg_op1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(4),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[4]\,
      O => \reg_op1[4]_i_2_n_0\
    );
\reg_op1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[7]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[8]\,
      I5 => \reg_op1[4]_i_4_n_0\,
      O => \reg_op1[4]_i_3_n_0\
    );
\reg_op1[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[4]_i_4_n_0\
    );
\reg_op1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[5]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[5]_i_3_n_0\,
      I3 => \reg_op1_reg[7]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(5)
    );
\reg_op1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(5),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[5]\,
      O => \reg_op1[5]_i_2_n_0\
    );
\reg_op1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[8]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[6]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[9]\,
      I5 => \reg_op1[5]_i_4_n_0\,
      O => \reg_op1[5]_i_3_n_0\
    );
\reg_op1[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[5]_i_4_n_0\
    );
\reg_op1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[6]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[6]_i_3_n_0\,
      I3 => \reg_op1_reg[7]_i_4_n_5\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(6)
    );
\reg_op1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(6),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[6]\,
      O => \reg_op1[6]_i_2_n_0\
    );
\reg_op1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[9]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[10]\,
      I5 => \reg_op1[6]_i_4_n_0\,
      O => \reg_op1[6]_i_3_n_0\
    );
\reg_op1[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[6]_i_4_n_0\
    );
\reg_op1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[7]_i_3_n_0\,
      I3 => \reg_op1_reg[7]_i_4_n_4\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(7)
    );
\reg_op1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(7),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[7]\,
      O => \reg_op1[7]_i_2_n_0\
    );
\reg_op1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[10]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[11]\,
      I5 => \reg_op1[7]_i_5_n_0\,
      O => \reg_op1[7]_i_3_n_0\
    );
\reg_op1[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[7]_i_5_n_0\
    );
\reg_op1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => decoded_imm(7),
      O => \reg_op1[7]_i_6_n_0\
    );
\reg_op1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => decoded_imm(6),
      O => \reg_op1[7]_i_7_n_0\
    );
\reg_op1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => decoded_imm(5),
      O => \reg_op1[7]_i_8_n_0\
    );
\reg_op1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => decoded_imm(4),
      O => \reg_op1[7]_i_9_n_0\
    );
\reg_op1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[8]_i_3_n_0\,
      I3 => \reg_op1_reg[11]_i_4_n_7\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(8)
    );
\reg_op1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(8),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[8]\,
      O => \reg_op1[8]_i_2_n_0\
    );
\reg_op1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[11]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[12]\,
      I5 => \reg_op1[8]_i_4_n_0\,
      O => \reg_op1[8]_i_3_n_0\
    );
\reg_op1[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[8]_i_4_n_0\
    );
\reg_op1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB88"
    )
        port map (
      I0 => \reg_op1[9]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \reg_op1[9]_i_3_n_0\,
      I3 => \reg_op1_reg[11]_i_4_n_6\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => reg_op1(9)
    );
\reg_op1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0C08080808"
    )
        port map (
      I0 => \reg_op1[0]_i_2_n_0\,
      I1 => reg_out1(9),
      I2 => \timer[31]_i_6_n_0\,
      I3 => is_lui_auipc_jal,
      I4 => instr_lui,
      I5 => \reg_pc_reg_n_0_[9]\,
      O => \reg_op1[9]_i_2_n_0\
    );
\reg_op1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"501050105F105F1F"
    )
        port map (
      I0 => \reg_op1[12]_i_4_n_0\,
      I1 => \reg_op1_reg_n_0_[10]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \reg_op1[27]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[13]\,
      I5 => \reg_op1[9]_i_4_n_0\,
      O => \reg_op1[9]_i_3_n_0\
    );
\reg_op1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => instr_slli,
      I2 => instr_sll,
      O => \reg_op1[9]_i_4_n_0\
    );
\reg_op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(0),
      Q => \reg_op1_reg_n_0_[0]\,
      R => '0'
    );
\reg_op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(10),
      Q => \reg_op1_reg_n_0_[10]\,
      R => '0'
    );
\reg_op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(11),
      Q => \reg_op1_reg_n_0_[11]\,
      R => '0'
    );
\reg_op1_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[7]_i_4_n_0\,
      CO(3) => \reg_op1_reg[11]_i_4_n_0\,
      CO(2) => \reg_op1_reg[11]_i_4_n_1\,
      CO(1) => \reg_op1_reg[11]_i_4_n_2\,
      CO(0) => \reg_op1_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[11]\,
      DI(2) => \reg_op1_reg_n_0_[10]\,
      DI(1) => \reg_op1_reg_n_0_[9]\,
      DI(0) => \reg_op1_reg_n_0_[8]\,
      O(3) => \reg_op1_reg[11]_i_4_n_4\,
      O(2) => \reg_op1_reg[11]_i_4_n_5\,
      O(1) => \reg_op1_reg[11]_i_4_n_6\,
      O(0) => \reg_op1_reg[11]_i_4_n_7\,
      S(3) => \reg_op1[11]_i_6_n_0\,
      S(2) => \reg_op1[11]_i_7_n_0\,
      S(1) => \reg_op1[11]_i_8_n_0\,
      S(0) => \reg_op1[11]_i_9_n_0\
    );
\reg_op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(12),
      Q => \reg_op1_reg_n_0_[12]\,
      R => '0'
    );
\reg_op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(13),
      Q => \reg_op1_reg_n_0_[13]\,
      R => '0'
    );
\reg_op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(14),
      Q => \reg_op1_reg_n_0_[14]\,
      R => '0'
    );
\reg_op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(15),
      Q => \reg_op1_reg_n_0_[15]\,
      R => '0'
    );
\reg_op1_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[11]_i_4_n_0\,
      CO(3) => \reg_op1_reg[15]_i_4_n_0\,
      CO(2) => \reg_op1_reg[15]_i_4_n_1\,
      CO(1) => \reg_op1_reg[15]_i_4_n_2\,
      CO(0) => \reg_op1_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[15]\,
      DI(2) => \reg_op1_reg_n_0_[14]\,
      DI(1) => \reg_op1_reg_n_0_[13]\,
      DI(0) => \reg_op1_reg_n_0_[12]\,
      O(3) => \reg_op1_reg[15]_i_4_n_4\,
      O(2) => \reg_op1_reg[15]_i_4_n_5\,
      O(1) => \reg_op1_reg[15]_i_4_n_6\,
      O(0) => \reg_op1_reg[15]_i_4_n_7\,
      S(3) => \reg_op1[15]_i_6_n_0\,
      S(2) => \reg_op1[15]_i_7_n_0\,
      S(1) => \reg_op1[15]_i_8_n_0\,
      S(0) => \reg_op1[15]_i_9_n_0\
    );
\reg_op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(16),
      Q => \reg_op1_reg_n_0_[16]\,
      R => '0'
    );
\reg_op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(17),
      Q => \reg_op1_reg_n_0_[17]\,
      R => '0'
    );
\reg_op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(18),
      Q => \reg_op1_reg_n_0_[18]\,
      R => '0'
    );
\reg_op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(19),
      Q => \reg_op1_reg_n_0_[19]\,
      R => '0'
    );
\reg_op1_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[15]_i_4_n_0\,
      CO(3) => \reg_op1_reg[19]_i_4_n_0\,
      CO(2) => \reg_op1_reg[19]_i_4_n_1\,
      CO(1) => \reg_op1_reg[19]_i_4_n_2\,
      CO(0) => \reg_op1_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[19]\,
      DI(2) => \reg_op1_reg_n_0_[18]\,
      DI(1) => \reg_op1_reg_n_0_[17]\,
      DI(0) => \reg_op1_reg_n_0_[16]\,
      O(3) => \reg_op1_reg[19]_i_4_n_4\,
      O(2) => \reg_op1_reg[19]_i_4_n_5\,
      O(1) => \reg_op1_reg[19]_i_4_n_6\,
      O(0) => \reg_op1_reg[19]_i_4_n_7\,
      S(3) => \reg_op1[19]_i_6_n_0\,
      S(2) => \reg_op1[19]_i_7_n_0\,
      S(1) => \reg_op1[19]_i_8_n_0\,
      S(0) => \reg_op1[19]_i_9_n_0\
    );
\reg_op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(1),
      Q => \reg_op1_reg_n_0_[1]\,
      R => '0'
    );
\reg_op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(20),
      Q => \reg_op1_reg_n_0_[20]\,
      R => '0'
    );
\reg_op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(21),
      Q => \reg_op1_reg_n_0_[21]\,
      R => '0'
    );
\reg_op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(22),
      Q => \reg_op1_reg_n_0_[22]\,
      R => '0'
    );
\reg_op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(23),
      Q => \reg_op1_reg_n_0_[23]\,
      R => '0'
    );
\reg_op1_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[19]_i_4_n_0\,
      CO(3) => \reg_op1_reg[23]_i_4_n_0\,
      CO(2) => \reg_op1_reg[23]_i_4_n_1\,
      CO(1) => \reg_op1_reg[23]_i_4_n_2\,
      CO(0) => \reg_op1_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[23]\,
      DI(2) => \reg_op1_reg_n_0_[22]\,
      DI(1) => \reg_op1_reg_n_0_[21]\,
      DI(0) => \reg_op1_reg_n_0_[20]\,
      O(3) => \reg_op1_reg[23]_i_4_n_4\,
      O(2) => \reg_op1_reg[23]_i_4_n_5\,
      O(1) => \reg_op1_reg[23]_i_4_n_6\,
      O(0) => \reg_op1_reg[23]_i_4_n_7\,
      S(3) => \reg_op1[23]_i_6_n_0\,
      S(2) => \reg_op1[23]_i_7_n_0\,
      S(1) => \reg_op1[23]_i_8_n_0\,
      S(0) => \reg_op1[23]_i_9_n_0\
    );
\reg_op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(24),
      Q => \reg_op1_reg_n_0_[24]\,
      R => '0'
    );
\reg_op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(25),
      Q => \reg_op1_reg_n_0_[25]\,
      R => '0'
    );
\reg_op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(26),
      Q => \reg_op1_reg_n_0_[26]\,
      R => '0'
    );
\reg_op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(27),
      Q => \reg_op1_reg_n_0_[27]\,
      R => '0'
    );
\reg_op1_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[23]_i_4_n_0\,
      CO(3) => \reg_op1_reg[27]_i_4_n_0\,
      CO(2) => \reg_op1_reg[27]_i_4_n_1\,
      CO(1) => \reg_op1_reg[27]_i_4_n_2\,
      CO(0) => \reg_op1_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[27]\,
      DI(2) => \reg_op1_reg_n_0_[26]\,
      DI(1) => \reg_op1_reg_n_0_[25]\,
      DI(0) => \reg_op1_reg_n_0_[24]\,
      O(3) => \reg_op1_reg[27]_i_4_n_4\,
      O(2) => \reg_op1_reg[27]_i_4_n_5\,
      O(1) => \reg_op1_reg[27]_i_4_n_6\,
      O(0) => \reg_op1_reg[27]_i_4_n_7\,
      S(3) => \reg_op1[27]_i_8_n_0\,
      S(2) => \reg_op1[27]_i_9_n_0\,
      S(1) => \reg_op1[27]_i_10_n_0\,
      S(0) => \reg_op1[27]_i_11_n_0\
    );
\reg_op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(28),
      Q => \reg_op1_reg_n_0_[28]\,
      R => '0'
    );
\reg_op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(29),
      Q => \reg_op1_reg_n_0_[29]\,
      R => '0'
    );
\reg_op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(2),
      Q => \reg_op1_reg_n_0_[2]\,
      R => '0'
    );
\reg_op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(30),
      Q => \reg_op1_reg_n_0_[30]\,
      R => '0'
    );
\reg_op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(31),
      Q => \reg_op1_reg_n_0_[31]\,
      R => '0'
    );
\reg_op1_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[27]_i_4_n_0\,
      CO(3) => \NLW_reg_op1_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \reg_op1_reg[31]_i_8_n_1\,
      CO(1) => \reg_op1_reg[31]_i_8_n_2\,
      CO(0) => \reg_op1_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_op1_reg_n_0_[30]\,
      DI(1) => \reg_op1_reg_n_0_[29]\,
      DI(0) => \reg_op1_reg_n_0_[28]\,
      O(3) => \reg_op1_reg[31]_i_8_n_4\,
      O(2) => \reg_op1_reg[31]_i_8_n_5\,
      O(1) => \reg_op1_reg[31]_i_8_n_6\,
      O(0) => \reg_op1_reg[31]_i_8_n_7\,
      S(3) => \reg_op1[31]_i_10_n_0\,
      S(2) => \reg_op1[31]_i_11_n_0\,
      S(1) => \reg_op1[31]_i_12_n_0\,
      S(0) => \reg_op1[31]_i_13_n_0\
    );
\reg_op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(3),
      Q => \reg_op1_reg_n_0_[3]\,
      R => '0'
    );
\reg_op1_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_op1_reg[3]_i_4_n_0\,
      CO(2) => \reg_op1_reg[3]_i_4_n_1\,
      CO(1) => \reg_op1_reg[3]_i_4_n_2\,
      CO(0) => \reg_op1_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[3]\,
      DI(2) => \reg_op1_reg_n_0_[2]\,
      DI(1) => \reg_op1_reg_n_0_[1]\,
      DI(0) => \reg_op1_reg_n_0_[0]\,
      O(3) => \reg_op1_reg[3]_i_4_n_4\,
      O(2) => \reg_op1_reg[3]_i_4_n_5\,
      O(1) => \reg_op1_reg[3]_i_4_n_6\,
      O(0) => \reg_op1_reg[3]_i_4_n_7\,
      S(3) => \reg_op1[3]_i_5_n_0\,
      S(2) => \reg_op1[3]_i_6_n_0\,
      S(1) => \reg_op1[3]_i_7_n_0\,
      S(0) => \reg_op1[3]_i_8_n_0\
    );
\reg_op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(4),
      Q => \reg_op1_reg_n_0_[4]\,
      R => '0'
    );
\reg_op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(5),
      Q => \reg_op1_reg_n_0_[5]\,
      R => '0'
    );
\reg_op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(6),
      Q => \reg_op1_reg_n_0_[6]\,
      R => '0'
    );
\reg_op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(7),
      Q => \reg_op1_reg_n_0_[7]\,
      R => '0'
    );
\reg_op1_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[3]_i_4_n_0\,
      CO(3) => \reg_op1_reg[7]_i_4_n_0\,
      CO(2) => \reg_op1_reg[7]_i_4_n_1\,
      CO(1) => \reg_op1_reg[7]_i_4_n_2\,
      CO(0) => \reg_op1_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[7]\,
      DI(2) => \reg_op1_reg_n_0_[6]\,
      DI(1) => \reg_op1_reg_n_0_[5]\,
      DI(0) => \reg_op1_reg_n_0_[4]\,
      O(3) => \reg_op1_reg[7]_i_4_n_4\,
      O(2) => \reg_op1_reg[7]_i_4_n_5\,
      O(1) => \reg_op1_reg[7]_i_4_n_6\,
      O(0) => \reg_op1_reg[7]_i_4_n_7\,
      S(3) => \reg_op1[7]_i_6_n_0\,
      S(2) => \reg_op1[7]_i_7_n_0\,
      S(1) => \reg_op1[7]_i_8_n_0\,
      S(0) => \reg_op1[7]_i_9_n_0\
    );
\reg_op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(8),
      Q => \reg_op1_reg_n_0_[8]\,
      R => '0'
    );
\reg_op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(9),
      Q => \reg_op1_reg_n_0_[9]\,
      R => '0'
    );
\reg_op2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(0),
      I4 => reg_sh1(0),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[0]_i_1_n_0\
    );
\reg_op2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(10),
      I4 => reg_sh1(10),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[10]_i_1_n_0\
    );
\reg_op2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(11),
      I4 => reg_sh1(11),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[11]_i_1_n_0\
    );
\reg_op2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(12),
      I4 => reg_sh1(12),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[12]_i_1_n_0\
    );
\reg_op2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(13),
      I4 => reg_sh1(13),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[13]_i_1_n_0\
    );
\reg_op2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(14),
      I4 => reg_sh1(14),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[14]_i_1_n_0\
    );
\reg_op2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(15),
      I4 => reg_sh1(15),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[15]_i_1_n_0\
    );
\reg_op2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(16),
      I4 => reg_sh1(16),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[16]_i_1_n_0\
    );
\reg_op2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(17),
      I4 => reg_sh1(17),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[17]_i_1_n_0\
    );
\reg_op2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(18),
      I4 => reg_sh1(18),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[18]_i_1_n_0\
    );
\reg_op2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(19),
      I4 => reg_sh1(19),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[19]_i_1_n_0\
    );
\reg_op2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(1),
      I4 => reg_sh1(1),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[1]_i_1_n_0\
    );
\reg_op2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(20),
      I4 => reg_sh1(20),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[20]_i_1_n_0\
    );
\reg_op2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(21),
      I4 => reg_sh1(21),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[21]_i_1_n_0\
    );
\reg_op2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(22),
      I4 => reg_sh1(22),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[22]_i_1_n_0\
    );
\reg_op2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(23),
      I4 => reg_sh1(23),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[23]_i_1_n_0\
    );
\reg_op2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(24),
      I4 => reg_sh1(24),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[24]_i_1_n_0\
    );
\reg_op2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(25),
      I4 => reg_sh1(25),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[25]_i_1_n_0\
    );
\reg_op2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(26),
      I4 => reg_sh1(26),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[26]_i_1_n_0\
    );
\reg_op2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(27),
      I4 => reg_sh1(27),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[27]_i_1_n_0\
    );
\reg_op2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(28),
      I4 => reg_sh1(28),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[28]_i_1_n_0\
    );
\reg_op2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(29),
      I4 => reg_sh1(29),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[29]_i_1_n_0\
    );
\reg_op2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(2),
      I4 => reg_sh1(2),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[2]_i_1_n_0\
    );
\reg_op2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(30),
      I4 => reg_sh1(30),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[30]_i_1_n_0\
    );
\reg_op2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn,
      I1 => \^q\(2),
      O => \reg_op2[31]_i_1_n_0\
    );
\reg_op2[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(31),
      I4 => reg_sh1(31),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[31]_i_2_n_0\
    );
\reg_op2[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \decoded_rs2_reg_n_0_[3]\,
      I1 => \decoded_rs2_reg_n_0_[0]\,
      I2 => \decoded_rs2_reg_n_0_[2]\,
      I3 => \decoded_rs2_reg_n_0_[1]\,
      I4 => \decoded_rs2_reg_n_0_[4]\,
      O => \reg_op2[31]_i_3_n_0\
    );
\reg_op2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(3),
      I4 => reg_sh1(3),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[3]_i_1_n_0\
    );
\reg_op2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(4),
      I4 => reg_sh1(4),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[4]_i_1_n_0\
    );
\reg_op2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(5),
      I4 => reg_sh1(5),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[5]_i_1_n_0\
    );
\reg_op2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(6),
      I4 => reg_sh1(6),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[6]_i_1_n_0\
    );
\reg_op2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(7),
      I4 => reg_sh1(7),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[7]_i_1_n_0\
    );
\reg_op2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(8),
      I4 => reg_sh1(8),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[8]_i_1_n_0\
    );
\reg_op2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00FFABFC00"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => decoded_imm(9),
      I4 => reg_sh1(9),
      I5 => \reg_op2[31]_i_3_n_0\,
      O => \reg_op2[9]_i_1_n_0\
    );
\reg_op2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[0]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[0]\,
      R => '0'
    );
\reg_op2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[10]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[10]\,
      R => '0'
    );
\reg_op2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[11]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[11]\,
      R => '0'
    );
\reg_op2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[12]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[12]\,
      R => '0'
    );
\reg_op2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[13]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[13]\,
      R => '0'
    );
\reg_op2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[14]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[14]\,
      R => '0'
    );
\reg_op2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[15]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[15]\,
      R => '0'
    );
\reg_op2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[16]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[16]\,
      R => '0'
    );
\reg_op2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[17]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[17]\,
      R => '0'
    );
\reg_op2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[18]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[18]\,
      R => '0'
    );
\reg_op2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[19]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[19]\,
      R => '0'
    );
\reg_op2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[1]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[1]\,
      R => '0'
    );
\reg_op2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[20]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[20]\,
      R => '0'
    );
\reg_op2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[21]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[21]\,
      R => '0'
    );
\reg_op2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[22]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[22]\,
      R => '0'
    );
\reg_op2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[23]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[23]\,
      R => '0'
    );
\reg_op2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[24]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[24]\,
      R => '0'
    );
\reg_op2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[25]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[25]\,
      R => '0'
    );
\reg_op2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[26]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[26]\,
      R => '0'
    );
\reg_op2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[27]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[27]\,
      R => '0'
    );
\reg_op2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[28]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[28]\,
      R => '0'
    );
\reg_op2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[29]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[29]\,
      R => '0'
    );
\reg_op2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[2]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[2]\,
      R => '0'
    );
\reg_op2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[30]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[30]\,
      R => '0'
    );
\reg_op2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[31]_i_2_n_0\,
      Q => \reg_op2_reg_n_0_[31]\,
      R => '0'
    );
\reg_op2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[3]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[3]\,
      R => '0'
    );
\reg_op2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[4]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[4]\,
      R => '0'
    );
\reg_op2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[5]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[5]\,
      R => '0'
    );
\reg_op2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[6]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[6]\,
      R => '0'
    );
\reg_op2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[7]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[7]\,
      R => '0'
    );
\reg_op2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[8]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[8]\,
      R => '0'
    );
\reg_op2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[9]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[9]\,
      R => '0'
    );
\reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \irq_mask[0]_i_1_n_0\,
      I1 => \reg_out[0]_i_3_n_0\,
      I2 => \reg_out[0]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => \reg_out[0]_i_5_n_0\,
      I5 => \reg_out[0]_i_6_n_0\,
      O => \reg_out[0]_i_2_n_0\
    );
\reg_out[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      O => \reg_out[0]_i_3_n_0\
    );
\reg_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => count_instr_reg(0),
      I1 => instr_rdinstr,
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => \reg_out[0]_i_7_n_0\,
      I5 => \reg_out[0]_i_8_n_0\,
      O => \reg_out[0]_i_4_n_0\
    );
\reg_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[0]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => decoded_imm(0),
      O => \reg_out[0]_i_5_n_0\
    );
\reg_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[0]_i_9_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(0),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(16),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[0]_i_6_n_0\
    );
\reg_out[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[0]\,
      I1 => instr_timer,
      I2 => count_instr_reg(32),
      I3 => instr_rdinstrh,
      O => \reg_out[0]_i_7_n_0\
    );
\reg_out[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(0),
      I2 => count_cycle_reg(32),
      I3 => instr_rdcycleh,
      O => \reg_out[0]_i_8_n_0\
    );
\reg_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_axi_rdata(0),
      I1 => mem_axi_rdata(8),
      I2 => mem_axi_rdata(16),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(24),
      O => \reg_out[0]_i_9_n_0\
    );
\reg_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(10),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(26),
      O => \reg_out[10]_i_2_n_0\
    );
\reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(10),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[10]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[10]_i_5_n_0\,
      O => \reg_out[10]_i_3_n_0\
    );
\reg_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(42),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[10]\,
      I4 => \reg_out[10]_i_6_n_0\,
      I5 => \reg_out[10]_i_7_n_0\,
      O => \reg_out[10]_i_4_n_0\
    );
\reg_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[12]_i_5_n_6\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[10]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(10),
      O => \reg_out[10]_i_5_n_0\
    );
\reg_out[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(42),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(10),
      I3 => instr_rdcycle,
      O => \reg_out[10]_i_6_n_0\
    );
\reg_out[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[10]\,
      I1 => instr_timer,
      I2 => count_instr_reg(10),
      I3 => instr_rdinstr,
      O => \reg_out[10]_i_7_n_0\
    );
\reg_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(11),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(43),
      I4 => \reg_out[11]_i_6_n_0\,
      I5 => \reg_out[11]_i_7_n_0\,
      O => \reg_out[11]_i_3_n_0\
    );
\reg_out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      O => \reg_out[11]_i_4_n_0\
    );
\reg_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \reg_out[11]_i_8_n_0\,
      I1 => \reg_out[11]_i_9_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[11]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[12]_i_5_n_5\,
      O => \reg_out[11]_i_5_n_0\
    );
\reg_out[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[11]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(43),
      I3 => instr_rdcycleh,
      O => \reg_out[11]_i_6_n_0\
    );
\reg_out[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      I1 => instr_timer,
      I2 => count_instr_reg(11),
      I3 => instr_rdinstr,
      O => \reg_out[11]_i_7_n_0\
    );
\reg_out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(11),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(27),
      O => \reg_out[11]_i_8_n_0\
    );
\reg_out[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => irq_pending(11),
      O => \reg_out[11]_i_9_n_0\
    );
\reg_out[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[9]\,
      I1 => decoded_imm(9),
      O => \reg_out[12]_i_10_n_0\
    );
\reg_out[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(12),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[12]\,
      I4 => \reg_out[12]_i_12_n_0\,
      I5 => \reg_out[12]_i_13_n_0\,
      O => \reg_out[12]_i_11_n_0\
    );
\reg_out[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      I1 => instr_timer,
      I2 => count_instr_reg(44),
      I3 => instr_rdinstrh,
      O => \reg_out[12]_i_12_n_0\
    );
\reg_out[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(12),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(44),
      I3 => instr_rdcycleh,
      O => \reg_out[12]_i_13_n_0\
    );
\reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFDDDFFFFFDDDF"
    )
        port map (
      I0 => mem_axi_rdata(12),
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \^latched_is_lh_reg_0\,
      I3 => \^latched_is_lu_reg_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(28),
      O => \reg_out[12]_i_2_n_0\
    );
\reg_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[12]_i_5_n_4\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[12]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(12),
      O => \reg_out[12]_i_3_n_0\
    );
\reg_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(12),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[12]_i_11_n_0\,
      O => \reg_out[12]_i_6_n_0\
    );
\reg_out[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[12]\,
      I1 => decoded_imm(12),
      O => \reg_out[12]_i_7_n_0\
    );
\reg_out[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[11]\,
      I1 => decoded_imm(11),
      O => \reg_out[12]_i_8_n_0\
    );
\reg_out[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[10]\,
      I1 => decoded_imm(10),
      O => \reg_out[12]_i_9_n_0\
    );
\reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(13),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(29),
      O => \reg_out[13]_i_2_n_0\
    );
\reg_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(13),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[13]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[13]_i_5_n_0\,
      O => \reg_out[13]_i_3_n_0\
    );
\reg_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(45),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(45),
      I4 => \reg_out[13]_i_6_n_0\,
      I5 => \reg_out[13]_i_7_n_0\,
      O => \reg_out[13]_i_4_n_0\
    );
\reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[20]_i_6_n_7\,
      I4 => \reg_op1_reg_n_0_[13]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[13]_i_5_n_0\
    );
\reg_out[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[13]\,
      I1 => instr_maskirq,
      I2 => \timer_reg_n_0_[13]\,
      I3 => instr_timer,
      O => \reg_out[13]_i_6_n_0\
    );
\reg_out[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(13),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(13),
      I3 => instr_rdcycle,
      O => \reg_out[13]_i_7_n_0\
    );
\reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(14),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(30),
      O => \reg_out[14]_i_2_n_0\
    );
\reg_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(14),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[14]_i_5_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[14]_i_6_n_0\,
      O => \reg_out[14]_i_3_n_0\
    );
\reg_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => \^latched_is_lh_reg_0\,
      I2 => \^latched_is_lu_reg_0\,
      O => \reg_out[14]_i_4_n_0\
    );
\reg_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(46),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(46),
      I4 => \reg_out[14]_i_7_n_0\,
      I5 => \reg_out[14]_i_8_n_0\,
      O => \reg_out[14]_i_5_n_0\
    );
\reg_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(14),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[20]_i_6_n_6\,
      I4 => \reg_op1_reg_n_0_[14]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[14]_i_6_n_0\
    );
\reg_out[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[14]\,
      I1 => instr_maskirq,
      I2 => \timer_reg_n_0_[14]\,
      I3 => instr_timer,
      O => \reg_out[14]_i_7_n_0\
    );
\reg_out[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(14),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(14),
      I3 => instr_rdcycle,
      O => \reg_out[14]_i_8_n_0\
    );
\reg_out[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[15]\,
      I1 => instr_timer,
      I2 => count_instr_reg(47),
      I3 => instr_rdinstrh,
      O => \reg_out[15]_i_10_n_0\
    );
\reg_out[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(15),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(47),
      I3 => instr_rdcycleh,
      O => \reg_out[15]_i_11_n_0\
    );
\reg_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_axi_rdata(15),
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => mem_axi_rdata(31),
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \reg_out[15]_i_2_n_0\
    );
\reg_out[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^latched_is_lb_reg_0\,
      I1 => \reg_out[15]_i_5_n_0\,
      O => \reg_out[15]_i_3_n_0\
    );
\reg_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8888888BBBBBBB"
    )
        port map (
      I0 => \reg_out[15]_i_9_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(23),
      I3 => \reg_op1_reg_n_0_[1]\,
      I4 => \mem_wordsize_reg_n_0_[0]\,
      I5 => mem_axi_rdata(7),
      O => \reg_out[15]_i_5_n_0\
    );
\reg_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(15),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => \reg_out[15]_i_10_n_0\,
      I5 => \reg_out[15]_i_11_n_0\,
      O => \reg_out[15]_i_7_n_0\
    );
\reg_out[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[20]_i_6_n_5\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[15]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(15),
      O => \reg_out[15]_i_8_n_0\
    );
\reg_out[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050305F3F503F5F"
    )
        port map (
      I0 => mem_axi_rdata(23),
      I1 => mem_axi_rdata(31),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => mem_axi_rdata(7),
      I5 => mem_axi_rdata(15),
      O => \reg_out[15]_i_9_n_0\
    );
\reg_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(16),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[16]_i_2_n_0\
    );
\reg_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(16),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[16]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[16]_i_5_n_0\,
      O => \reg_out[16]_i_3_n_0\
    );
\reg_out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => count_instr_reg(16),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[16]\,
      I4 => \reg_out[16]_i_6_n_0\,
      I5 => \reg_out[16]_i_7_n_0\,
      O => \reg_out[16]_i_4_n_0\
    );
\reg_out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(16),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[20]_i_6_n_4\,
      I4 => \reg_op1_reg_n_0_[16]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[16]_i_5_n_0\
    );
\reg_out[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[16]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(16),
      I3 => instr_rdcycle,
      O => \reg_out[16]_i_6_n_0\
    );
\reg_out[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(48),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(48),
      I3 => instr_rdcycleh,
      O => \reg_out[16]_i_7_n_0\
    );
\reg_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(17),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[17]_i_2_n_0\
    );
\reg_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAA"
    )
        port map (
      I0 => \reg_out[17]_i_4_n_0\,
      I1 => reg_out1(17),
      I2 => \timer[31]_i_6_n_0\,
      I3 => \reg_out[11]_i_4_n_0\,
      I4 => \reg_out[17]_i_5_n_0\,
      I5 => \^q\(2),
      O => \reg_out[17]_i_3_n_0\
    );
\reg_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[20]_i_4_n_7\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[17]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(17),
      O => \reg_out[17]_i_4_n_0\
    );
\reg_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(49),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[17]\,
      I4 => \reg_out[17]_i_6_n_0\,
      I5 => \reg_out[17]_i_7_n_0\,
      O => \reg_out[17]_i_5_n_0\
    );
\reg_out[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(49),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(17),
      I3 => instr_rdcycle,
      O => \reg_out[17]_i_6_n_0\
    );
\reg_out[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      I1 => instr_timer,
      I2 => count_instr_reg(17),
      I3 => instr_rdinstr,
      O => \reg_out[17]_i_7_n_0\
    );
\reg_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \^q\(1),
      I3 => \reg_out_reg[20]_i_4_n_6\,
      I4 => \^q\(3),
      I5 => irq_pending(18),
      O => \reg_out[18]_i_2_n_0\
    );
\reg_out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(18),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[18]_i_5_n_0\,
      O => \reg_out[18]_i_4_n_0\
    );
\reg_out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(18),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[18]\,
      I4 => \reg_out[18]_i_6_n_0\,
      I5 => \reg_out[18]_i_7_n_0\,
      O => \reg_out[18]_i_5_n_0\
    );
\reg_out[18]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      I1 => instr_timer,
      I2 => count_instr_reg(50),
      I3 => instr_rdinstrh,
      O => \reg_out[18]_i_6_n_0\
    );
\reg_out[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(18),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(50),
      I3 => instr_rdcycleh,
      O => \reg_out[18]_i_7_n_0\
    );
\reg_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[20]_i_4_n_5\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[19]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(19),
      O => \reg_out[19]_i_2_n_0\
    );
\reg_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(19),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[19]_i_5_n_0\,
      O => \reg_out[19]_i_4_n_0\
    );
\reg_out[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(19),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(51),
      I4 => \reg_out[19]_i_6_n_0\,
      I5 => \reg_out[19]_i_7_n_0\,
      O => \reg_out[19]_i_5_n_0\
    );
\reg_out[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[19]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(51),
      I3 => instr_rdcycleh,
      O => \reg_out[19]_i_6_n_0\
    );
\reg_out[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      I1 => instr_timer,
      I2 => count_instr_reg(19),
      I3 => instr_rdinstr,
      O => \reg_out[19]_i_7_n_0\
    );
\reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(1),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(33),
      I4 => \reg_out[1]_i_5_n_0\,
      I5 => \reg_out[1]_i_6_n_0\,
      O => \reg_out[1]_i_3_n_0\
    );
\reg_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \reg_out[1]_i_7_n_0\,
      I1 => \reg_out[1]_i_8_n_0\,
      I2 => \reg_out_reg[2]_i_8_n_7\,
      I3 => \^q\(1),
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[1]_i_4_n_0\
    );
\reg_out[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => count_cycle_reg(33),
      I3 => instr_rdcycleh,
      O => \reg_out[1]_i_5_n_0\
    );
\reg_out[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[1]\,
      I1 => instr_timer,
      I2 => count_instr_reg(1),
      I3 => instr_rdinstr,
      O => \reg_out[1]_i_6_n_0\
    );
\reg_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[1]_i_9_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(1),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(17),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[1]_i_7_n_0\
    );
\reg_out[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => irq_pending(1),
      O => \reg_out[1]_i_8_n_0\
    );
\reg_out[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_axi_rdata(1),
      I1 => mem_axi_rdata(9),
      I2 => mem_axi_rdata(17),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(25),
      O => \reg_out[1]_i_9_n_0\
    );
\reg_out[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[17]\,
      I1 => decoded_imm(17),
      O => \reg_out[20]_i_10_n_0\
    );
\reg_out[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(20),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[20]\,
      I4 => \reg_out[20]_i_16_n_0\,
      I5 => \reg_out[20]_i_17_n_0\,
      O => \reg_out[20]_i_11_n_0\
    );
\reg_out[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[16]\,
      I1 => decoded_imm(16),
      O => \reg_out[20]_i_12_n_0\
    );
\reg_out[20]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[15]\,
      I1 => decoded_imm(15),
      O => \reg_out[20]_i_13_n_0\
    );
\reg_out[20]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[14]\,
      I1 => decoded_imm(14),
      O => \reg_out[20]_i_14_n_0\
    );
\reg_out[20]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[13]\,
      I1 => decoded_imm(13),
      O => \reg_out[20]_i_15_n_0\
    );
\reg_out[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      I1 => instr_timer,
      I2 => count_instr_reg(52),
      I3 => instr_rdinstrh,
      O => \reg_out[20]_i_16_n_0\
    );
\reg_out[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(20),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(52),
      I3 => instr_rdcycleh,
      O => \reg_out[20]_i_17_n_0\
    );
\reg_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[20]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[20]_i_4_n_4\,
      O => \reg_out[20]_i_2_n_0\
    );
\reg_out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(20),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[20]_i_11_n_0\,
      O => \reg_out[20]_i_5_n_0\
    );
\reg_out[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[20]\,
      I1 => decoded_imm(20),
      O => \reg_out[20]_i_7_n_0\
    );
\reg_out[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[19]\,
      I1 => decoded_imm(19),
      O => \reg_out[20]_i_8_n_0\
    );
\reg_out[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[18]\,
      I1 => decoded_imm(18),
      O => \reg_out[20]_i_9_n_0\
    );
\reg_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^q\(3),
      I3 => irq_pending(21),
      I4 => \reg_out_reg[24]_i_4_n_7\,
      I5 => \^q\(1),
      O => \reg_out[21]_i_2_n_0\
    );
\reg_out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(21),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[21]_i_5_n_0\,
      O => \reg_out[21]_i_4_n_0\
    );
\reg_out[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(21),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(53),
      I4 => \reg_out[21]_i_6_n_0\,
      I5 => \reg_out[21]_i_7_n_0\,
      O => \reg_out[21]_i_5_n_0\
    );
\reg_out[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[21]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(53),
      I3 => instr_rdcycleh,
      O => \reg_out[21]_i_6_n_0\
    );
\reg_out[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      I1 => instr_timer,
      I2 => count_instr_reg(21),
      I3 => instr_rdinstr,
      O => \reg_out[21]_i_7_n_0\
    );
\reg_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[22]\,
      I2 => \^q\(1),
      I3 => \reg_out_reg[24]_i_4_n_6\,
      I4 => \^q\(3),
      I5 => irq_pending(22),
      O => \reg_out[22]_i_2_n_0\
    );
\reg_out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(22),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[22]_i_5_n_0\,
      O => \reg_out[22]_i_4_n_0\
    );
\reg_out[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(22),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[22]\,
      I4 => \reg_out[22]_i_6_n_0\,
      I5 => \reg_out[22]_i_7_n_0\,
      O => \reg_out[22]_i_5_n_0\
    );
\reg_out[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      I1 => instr_timer,
      I2 => count_instr_reg(54),
      I3 => instr_rdinstrh,
      O => \reg_out[22]_i_6_n_0\
    );
\reg_out[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(22),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(54),
      I3 => instr_rdcycleh,
      O => \reg_out[22]_i_7_n_0\
    );
\reg_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(23),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[23]_i_2_n_0\
    );
\reg_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(23),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[23]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[23]_i_5_n_0\,
      O => \reg_out[23]_i_3_n_0\
    );
\reg_out[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(55),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[23]\,
      I4 => \reg_out[23]_i_6_n_0\,
      I5 => \reg_out[23]_i_7_n_0\,
      O => \reg_out[23]_i_4_n_0\
    );
\reg_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(23),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[24]_i_4_n_5\,
      I4 => \reg_op1_reg_n_0_[23]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[23]_i_5_n_0\
    );
\reg_out[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(55),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(23),
      I3 => instr_rdcycle,
      O => \reg_out[23]_i_6_n_0\
    );
\reg_out[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      I1 => instr_timer,
      I2 => count_instr_reg(23),
      I3 => instr_rdinstr,
      O => \reg_out[23]_i_7_n_0\
    );
\reg_out[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(24),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(56),
      I4 => \reg_out[24]_i_11_n_0\,
      I5 => \reg_out[24]_i_12_n_0\,
      O => \reg_out[24]_i_10_n_0\
    );
\reg_out[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[24]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(56),
      I3 => instr_rdcycleh,
      O => \reg_out[24]_i_11_n_0\
    );
\reg_out[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      I1 => instr_timer,
      I2 => count_instr_reg(24),
      I3 => instr_rdinstr,
      O => \reg_out[24]_i_12_n_0\
    );
\reg_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[24]_i_4_n_4\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[24]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(24),
      O => \reg_out[24]_i_2_n_0\
    );
\reg_out[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(24),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[24]_i_10_n_0\,
      O => \reg_out[24]_i_5_n_0\
    );
\reg_out[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[24]\,
      I1 => decoded_imm(24),
      O => \reg_out[24]_i_6_n_0\
    );
\reg_out[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[23]\,
      I1 => decoded_imm(23),
      O => \reg_out[24]_i_7_n_0\
    );
\reg_out[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[22]\,
      I1 => decoded_imm(22),
      O => \reg_out[24]_i_8_n_0\
    );
\reg_out[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[21]\,
      I1 => decoded_imm(21),
      O => \reg_out[24]_i_9_n_0\
    );
\reg_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[25]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[27]_i_7_n_7\,
      O => \reg_out[25]_i_2_n_0\
    );
\reg_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(25),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[25]_i_5_n_0\,
      O => \reg_out[25]_i_4_n_0\
    );
\reg_out[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(25),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(57),
      I4 => \reg_out[25]_i_6_n_0\,
      I5 => \reg_out[25]_i_7_n_0\,
      O => \reg_out[25]_i_5_n_0\
    );
\reg_out[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[25]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(57),
      I3 => instr_rdcycleh,
      O => \reg_out[25]_i_6_n_0\
    );
\reg_out[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      I1 => instr_timer,
      I2 => count_instr_reg(25),
      I3 => instr_rdinstr,
      O => \reg_out[25]_i_7_n_0\
    );
\reg_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(26),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[26]_i_2_n_0\
    );
\reg_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(26),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[26]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[26]_i_5_n_0\,
      O => \reg_out[26]_i_3_n_0\
    );
\reg_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(58),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[26]\,
      I4 => \reg_out[26]_i_6_n_0\,
      I5 => \reg_out[26]_i_7_n_0\,
      O => \reg_out[26]_i_4_n_0\
    );
\reg_out[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[27]_i_7_n_6\,
      I4 => \reg_op1_reg_n_0_[26]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[26]_i_5_n_0\
    );
\reg_out[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(58),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(26),
      I3 => instr_rdcycle,
      O => \reg_out[26]_i_6_n_0\
    );
\reg_out[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      I1 => instr_timer,
      I2 => count_instr_reg(26),
      I3 => instr_rdinstr,
      O => \reg_out[26]_i_7_n_0\
    );
\reg_out[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[27]\,
      I1 => decoded_imm(27),
      O => \reg_out[27]_i_10_n_0\
    );
\reg_out[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[26]\,
      I1 => decoded_imm(26),
      O => \reg_out[27]_i_11_n_0\
    );
\reg_out[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[25]\,
      I1 => decoded_imm(25),
      O => \reg_out[27]_i_12_n_0\
    );
\reg_out[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(27),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[27]\,
      I4 => \reg_out[27]_i_14_n_0\,
      I5 => \reg_out[27]_i_15_n_0\,
      O => \reg_out[27]_i_13_n_0\
    );
\reg_out[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      I1 => instr_timer,
      I2 => count_instr_reg(59),
      I3 => instr_rdinstrh,
      O => \reg_out[27]_i_14_n_0\
    );
\reg_out[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(27),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(59),
      I3 => instr_rdcycleh,
      O => \reg_out[27]_i_15_n_0\
    );
\reg_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555015155555555"
    )
        port map (
      I0 => \reg_out[15]_i_3_n_0\,
      I1 => mem_axi_rdata(15),
      I2 => \reg_out[27]_i_6_n_0\,
      I3 => mem_axi_rdata(31),
      I4 => \mem_wordsize_reg_n_0_[1]\,
      I5 => \^latched_is_lh_reg_0\,
      O => \reg_out[27]_i_2_n_0\
    );
\reg_out[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^latched_is_lu_reg_0\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \mem_wordsize_reg_n_0_[1]\,
      O => \reg_out[27]_i_3_n_0\
    );
\reg_out[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \^q\(1),
      I3 => \reg_out_reg[27]_i_7_n_5\,
      I4 => \^q\(3),
      I5 => irq_pending(27),
      O => \reg_out[27]_i_4_n_0\
    );
\reg_out[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      O => \reg_out[27]_i_6_n_0\
    );
\reg_out[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => reg_out1(27),
      I4 => \timer[31]_i_6_n_0\,
      I5 => \reg_out[27]_i_13_n_0\,
      O => \reg_out[27]_i_8_n_0\
    );
\reg_out[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[28]\,
      I1 => decoded_imm(28),
      O => \reg_out[27]_i_9_n_0\
    );
\reg_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(28),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[28]_i_2_n_0\
    );
\reg_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(28),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[28]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[28]_i_5_n_0\,
      O => \reg_out[28]_i_3_n_0\
    );
\reg_out[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => count_instr_reg(60),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[28]\,
      I4 => \reg_out[28]_i_6_n_0\,
      I5 => \reg_out[28]_i_7_n_0\,
      O => \reg_out[28]_i_4_n_0\
    );
\reg_out[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \reg_out_reg[27]_i_7_n_4\,
      I4 => \reg_op1_reg_n_0_[28]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[28]_i_5_n_0\
    );
\reg_out[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[28]\,
      I1 => instr_maskirq,
      I2 => count_instr_reg(28),
      I3 => instr_rdinstr,
      O => \reg_out[28]_i_6_n_0\
    );
\reg_out[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_cycle_reg(60),
      I1 => instr_rdcycleh,
      I2 => count_cycle_reg(28),
      I3 => instr_rdcycle,
      O => \reg_out[28]_i_7_n_0\
    );
\reg_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(29),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[29]_i_2_n_0\
    );
\reg_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(29),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[29]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[29]_i_5_n_0\,
      O => \reg_out[29]_i_3_n_0\
    );
\reg_out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => count_instr_reg(61),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[29]\,
      I4 => \reg_out[29]_i_6_n_0\,
      I5 => \reg_out[29]_i_7_n_0\,
      O => \reg_out[29]_i_4_n_0\
    );
\reg_out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[31]_i_9_n_7\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[29]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(29),
      O => \reg_out[29]_i_5_n_0\
    );
\reg_out[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      I1 => instr_timer,
      I2 => count_instr_reg(29),
      I3 => instr_rdinstr,
      O => \reg_out[29]_i_6_n_0\
    );
\reg_out[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_cycle_reg(61),
      I1 => instr_rdcycleh,
      I2 => count_cycle_reg(29),
      I3 => instr_rdcycle,
      O => \reg_out[29]_i_7_n_0\
    );
\reg_out[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_axi_rdata(2),
      I1 => mem_axi_rdata(10),
      I2 => mem_axi_rdata(18),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(26),
      O => \reg_out[2]_i_10_n_0\
    );
\reg_out[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[4]\,
      I1 => decoded_imm(4),
      O => \reg_out[2]_i_11_n_0\
    );
\reg_out[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[3]\,
      I1 => decoded_imm(3),
      O => \reg_out[2]_i_12_n_0\
    );
\reg_out[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => decoded_imm(2),
      O => \reg_out[2]_i_13_n_0\
    );
\reg_out[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => decoded_imm(1),
      O => \reg_out[2]_i_14_n_0\
    );
\reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(2),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[2]\,
      I4 => \reg_out[2]_i_5_n_0\,
      I5 => \reg_out[2]_i_6_n_0\,
      O => \reg_out[2]_i_3_n_0\
    );
\reg_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_out[2]_i_7_n_0\,
      I1 => \reg_out_reg[2]_i_8_n_6\,
      I2 => \^q\(1),
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg_n_0_[2]\,
      I5 => \reg_out[2]_i_9_n_0\,
      O => \reg_out[2]_i_4_n_0\
    );
\reg_out[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => count_instr_reg(34),
      I3 => instr_rdinstrh,
      O => \reg_out[2]_i_5_n_0\
    );
\reg_out[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(2),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(34),
      I3 => instr_rdcycleh,
      O => \reg_out[2]_i_6_n_0\
    );
\reg_out[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[2]_i_10_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(2),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(18),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[2]_i_7_n_0\
    );
\reg_out[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => irq_pending(2),
      O => \reg_out[2]_i_9_n_0\
    );
\reg_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(30),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[30]_i_2_n_0\
    );
\reg_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(30),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[30]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[30]_i_5_n_0\,
      O => \reg_out[30]_i_3_n_0\
    );
\reg_out[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => count_instr_reg(62),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[30]\,
      I4 => \reg_out[30]_i_6_n_0\,
      I5 => \reg_out[30]_i_7_n_0\,
      O => \reg_out[30]_i_4_n_0\
    );
\reg_out[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[31]_i_9_n_6\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[30]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(30),
      O => \reg_out[30]_i_5_n_0\
    );
\reg_out[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      I1 => instr_timer,
      I2 => count_instr_reg(30),
      I3 => instr_rdinstr,
      O => \reg_out[30]_i_6_n_0\
    );
\reg_out[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_cycle_reg(62),
      I1 => instr_rdcycleh,
      I2 => count_cycle_reg(30),
      I3 => instr_rdcycle,
      O => \reg_out[30]_i_7_n_0\
    );
\reg_out[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => decoded_imm(31),
      I1 => \reg_pc_reg_n_0_[31]\,
      O => \reg_out[31]_i_10_n_0\
    );
\reg_out[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[30]\,
      I1 => decoded_imm(30),
      O => \reg_out[31]_i_11_n_0\
    );
\reg_out[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[29]\,
      I1 => decoded_imm(29),
      O => \reg_out[31]_i_12_n_0\
    );
\reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => mem_axi_rdata(31),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \^latched_is_lu_reg_0\,
      I5 => \reg_out[27]_i_2_n_0\,
      O => \reg_out[31]_i_2_n_0\
    );
\reg_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(31),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[31]_i_5_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[31]_i_6_n_0\,
      O => \reg_out[31]_i_3_n_0\
    );
\reg_out[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => \^q\(2),
      O => \^cpu_state_reg[5]_0\
    );
\reg_out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(63),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(63),
      I4 => \reg_out[31]_i_7_n_0\,
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[31]_i_5_n_0\
    );
\reg_out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[31]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[31]_i_9_n_5\,
      O => \reg_out[31]_i_6_n_0\
    );
\reg_out[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[31]\,
      I1 => instr_maskirq,
      I2 => \timer_reg_n_0_[31]\,
      I3 => instr_timer,
      O => \reg_out[31]_i_7_n_0\
    );
\reg_out[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(31),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(31),
      I3 => instr_rdcycle,
      O => \reg_out[31]_i_8_n_0\
    );
\reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEEEEEEEEE"
    )
        port map (
      I0 => \reg_out[3]_i_3_n_0\,
      I1 => \reg_out[3]_i_4_n_0\,
      I2 => \irq_mask[3]_i_1_n_0\,
      I3 => \reg_out[11]_i_4_n_0\,
      I4 => \reg_out[3]_i_5_n_0\,
      I5 => \^q\(2),
      O => \reg_out[3]_i_2_n_0\
    );
\reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[3]\,
      I2 => \^q\(1),
      I3 => \reg_out_reg[2]_i_8_n_5\,
      I4 => \^q\(3),
      I5 => irq_pending(3),
      O => \reg_out[3]_i_3_n_0\
    );
\reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[3]_i_6_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(3),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(19),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[3]_i_4_n_0\
    );
\reg_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(35),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[3]\,
      I4 => \reg_out[3]_i_7_n_0\,
      I5 => \reg_out[3]_i_8_n_0\,
      O => \reg_out[3]_i_5_n_0\
    );
\reg_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_axi_rdata(3),
      I1 => mem_axi_rdata(11),
      I2 => mem_axi_rdata(19),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(27),
      O => \reg_out[3]_i_6_n_0\
    );
\reg_out[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(35),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(3),
      I3 => instr_rdcycle,
      O => \reg_out[3]_i_7_n_0\
    );
\reg_out[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      I1 => instr_timer,
      I2 => count_instr_reg(3),
      I3 => instr_rdinstr,
      O => \reg_out[3]_i_8_n_0\
    );
\reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \irq_mask[4]_i_1_n_0\,
      I1 => \reg_out[11]_i_4_n_0\,
      I2 => \reg_out[4]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \reg_out[4]_i_4_n_0\,
      I5 => \reg_out[4]_i_5_n_0\,
      O => \reg_out[4]_i_2_n_0\
    );
\reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => count_instr_reg(4),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[4]\,
      I4 => \reg_out[4]_i_6_n_0\,
      I5 => \reg_out[4]_i_7_n_0\,
      O => \reg_out[4]_i_3_n_0\
    );
\reg_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[2]_i_8_n_4\,
      O => \reg_out[4]_i_4_n_0\
    );
\reg_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[4]_i_8_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(4),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(20),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[4]_i_5_n_0\
    );
\reg_out[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[4]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(4),
      I3 => instr_rdcycle,
      O => \reg_out[4]_i_6_n_0\
    );
\reg_out[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(36),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(36),
      I3 => instr_rdcycleh,
      O => \reg_out[4]_i_7_n_0\
    );
\reg_out[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCAA00F0CCAA"
    )
        port map (
      I0 => mem_axi_rdata(4),
      I1 => mem_axi_rdata(12),
      I2 => mem_axi_rdata(20),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(28),
      O => \reg_out[4]_i_8_n_0\
    );
\reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \irq_mask[5]_i_1_n_0\,
      I1 => \reg_out[11]_i_4_n_0\,
      I2 => \reg_out[5]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \reg_out[5]_i_4_n_0\,
      I5 => \reg_out[5]_i_5_n_0\,
      O => \reg_out[5]_i_2_n_0\
    );
\reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => count_instr_reg(5),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[5]\,
      I4 => \reg_out[5]_i_6_n_0\,
      I5 => \reg_out[5]_i_7_n_0\,
      O => \reg_out[5]_i_3_n_0\
    );
\reg_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \^q\(3),
      I2 => \reg_op1_reg_n_0_[5]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[6]_i_9_n_7\,
      O => \reg_out[5]_i_4_n_0\
    );
\reg_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[5]_i_8_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(5),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(21),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[5]_i_5_n_0\
    );
\reg_out[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[5]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(5),
      I3 => instr_rdcycle,
      O => \reg_out[5]_i_6_n_0\
    );
\reg_out[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(37),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(37),
      I3 => instr_rdcycleh,
      O => \reg_out[5]_i_7_n_0\
    );
\reg_out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => mem_axi_rdata(13),
      I1 => mem_axi_rdata(5),
      I2 => mem_axi_rdata(21),
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => mem_axi_rdata(29),
      O => \reg_out[5]_i_8_n_0\
    );
\reg_out[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => mem_axi_rdata(22),
      I1 => mem_axi_rdata(30),
      I2 => mem_axi_rdata(6),
      I3 => \reg_op1_reg_n_0_[1]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => mem_axi_rdata(14),
      O => \reg_out[6]_i_10_n_0\
    );
\reg_out[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \^latched_is_lb_reg_0\,
      I1 => \^latched_is_lu_reg_0\,
      I2 => \^latched_is_lh_reg_0\,
      I3 => \cpu_state_reg_n_0_[0]\,
      O => \reg_out[6]_i_11_n_0\
    );
\reg_out[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[8]\,
      I1 => decoded_imm(8),
      O => \reg_out[6]_i_12_n_0\
    );
\reg_out[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[7]\,
      I1 => decoded_imm(7),
      O => \reg_out[6]_i_13_n_0\
    );
\reg_out[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[6]\,
      I1 => decoded_imm(6),
      O => \reg_out[6]_i_14_n_0\
    );
\reg_out[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[5]\,
      I1 => decoded_imm(5),
      O => \reg_out[6]_i_15_n_0\
    );
\reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(6),
      I2 => instr_rdinstrh,
      I3 => count_instr_reg(38),
      I4 => \reg_out[6]_i_5_n_0\,
      I5 => \reg_out[6]_i_6_n_0\,
      O => \reg_out[6]_i_3_n_0\
    );
\reg_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \reg_out[6]_i_7_n_0\,
      I1 => \reg_out[6]_i_8_n_0\,
      I2 => \reg_out_reg[6]_i_9_n_6\,
      I3 => \^q\(1),
      I4 => \reg_op1_reg_n_0_[6]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_out[6]_i_4_n_0\
    );
\reg_out[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[6]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(38),
      I3 => instr_rdcycleh,
      O => \reg_out[6]_i_5_n_0\
    );
\reg_out[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      I1 => instr_timer,
      I2 => count_instr_reg(6),
      I3 => instr_rdinstr,
      O => \reg_out[6]_i_6_n_0\
    );
\reg_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \reg_out[6]_i_10_n_0\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => mem_axi_rdata(6),
      I3 => \reg_out[27]_i_6_n_0\,
      I4 => mem_axi_rdata(22),
      I5 => \reg_out[6]_i_11_n_0\,
      O => \reg_out[6]_i_7_n_0\
    );
\reg_out[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => irq_pending(6),
      O => \reg_out[6]_i_8_n_0\
    );
\reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(7),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[7]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[7]_i_5_n_0\,
      O => \reg_out[7]_i_2_n_0\
    );
\reg_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \cpu_state_reg_n_0_[0]\,
      I2 => \^latched_is_lh_reg_0\,
      I3 => \^latched_is_lu_reg_0\,
      I4 => \^latched_is_lb_reg_0\,
      O => \reg_out[7]_i_3_n_0\
    );
\reg_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => count_cycle_reg(39),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[7]\,
      I4 => \reg_out[7]_i_6_n_0\,
      I5 => \reg_out[7]_i_7_n_0\,
      O => \reg_out[7]_i_4_n_0\
    );
\reg_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \^q\(1),
      I3 => \reg_out_reg[6]_i_9_n_5\,
      I4 => \^q\(3),
      I5 => irq_pending(7),
      O => \reg_out[7]_i_5_n_0\
    );
\reg_out[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(39),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(7),
      I3 => instr_rdcycle,
      O => \reg_out[7]_i_6_n_0\
    );
\reg_out[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      I1 => instr_timer,
      I2 => count_instr_reg(7),
      I3 => instr_rdinstr,
      O => \reg_out[7]_i_7_n_0\
    );
\reg_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(8),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(24),
      O => \reg_out[8]_i_2_n_0\
    );
\reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => reg_out1(8),
      I1 => \timer[31]_i_6_n_0\,
      I2 => \reg_out[11]_i_4_n_0\,
      I3 => \reg_out[8]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \reg_out[8]_i_5_n_0\,
      O => \reg_out[8]_i_3_n_0\
    );
\reg_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdinstr,
      I1 => count_instr_reg(8),
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[8]\,
      I4 => \reg_out[8]_i_6_n_0\,
      I5 => \reg_out[8]_i_7_n_0\,
      O => \reg_out[8]_i_4_n_0\
    );
\reg_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_out_reg[6]_i_9_n_4\,
      I1 => \^q\(1),
      I2 => \reg_op1_reg_n_0_[8]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => irq_pending(8),
      O => \reg_out[8]_i_5_n_0\
    );
\reg_out[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[8]\,
      I1 => instr_maskirq,
      I2 => count_cycle_reg(8),
      I3 => instr_rdcycle,
      O => \reg_out[8]_i_6_n_0\
    );
\reg_out[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(40),
      I1 => instr_rdinstrh,
      I2 => count_cycle_reg(40),
      I3 => instr_rdcycleh,
      O => \reg_out[8]_i_7_n_0\
    );
\reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => count_cycle_reg(9),
      I2 => instr_maskirq,
      I3 => \irq_mask_reg_n_0_[9]\,
      I4 => \reg_out[9]_i_5_n_0\,
      I5 => \reg_out[9]_i_6_n_0\,
      O => \reg_out[9]_i_3_n_0\
    );
\reg_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \reg_out[9]_i_7_n_0\,
      I1 => \reg_out[9]_i_8_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      I4 => \^q\(1),
      I5 => \reg_out_reg[12]_i_5_n_7\,
      O => \reg_out[9]_i_4_n_0\
    );
\reg_out[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      I1 => instr_timer,
      I2 => count_instr_reg(41),
      I3 => instr_rdinstrh,
      O => \reg_out[9]_i_5_n_0\
    );
\reg_out[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(9),
      I1 => instr_rdinstr,
      I2 => count_cycle_reg(41),
      I3 => instr_rdcycleh,
      O => \reg_out[9]_i_6_n_0\
    );
\reg_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88A8888888A8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[0]\,
      I1 => \reg_out[15]_i_3_n_0\,
      I2 => mem_axi_rdata(9),
      I3 => \reg_out[14]_i_4_n_0\,
      I4 => \reg_out[27]_i_6_n_0\,
      I5 => mem_axi_rdata(25),
      O => \reg_out[9]_i_7_n_0\
    );
\reg_out[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => irq_pending(9),
      O => \reg_out[9]_i_8_n_0\
    );
\reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(0),
      Q => \reg_out_reg_n_0_[0]\,
      R => '0'
    );
\reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(10),
      Q => \reg_out_reg_n_0_[10]\,
      R => '0'
    );
\reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(11),
      Q => \reg_out_reg_n_0_[11]\,
      R => '0'
    );
\reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(12),
      Q => \reg_out_reg_n_0_[12]\,
      R => '0'
    );
\reg_out_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[6]_i_9_n_0\,
      CO(3) => \reg_out_reg[12]_i_5_n_0\,
      CO(2) => \reg_out_reg[12]_i_5_n_1\,
      CO(1) => \reg_out_reg[12]_i_5_n_2\,
      CO(0) => \reg_out_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[12]\,
      DI(2) => \reg_pc_reg_n_0_[11]\,
      DI(1) => \reg_pc_reg_n_0_[10]\,
      DI(0) => \reg_pc_reg_n_0_[9]\,
      O(3) => \reg_out_reg[12]_i_5_n_4\,
      O(2) => \reg_out_reg[12]_i_5_n_5\,
      O(1) => \reg_out_reg[12]_i_5_n_6\,
      O(0) => \reg_out_reg[12]_i_5_n_7\,
      S(3) => \reg_out[12]_i_7_n_0\,
      S(2) => \reg_out[12]_i_8_n_0\,
      S(1) => \reg_out[12]_i_9_n_0\,
      S(0) => \reg_out[12]_i_10_n_0\
    );
\reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(13),
      Q => \reg_out_reg_n_0_[13]\,
      R => '0'
    );
\reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(14),
      Q => \reg_out_reg_n_0_[14]\,
      R => '0'
    );
\reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(15),
      Q => \reg_out_reg_n_0_[15]\,
      R => '0'
    );
\reg_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(16),
      Q => \reg_out_reg_n_0_[16]\,
      R => '0'
    );
\reg_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(17),
      Q => \reg_out_reg_n_0_[17]\,
      R => '0'
    );
\reg_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(18),
      Q => \reg_out_reg_n_0_[18]\,
      R => '0'
    );
\reg_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(19),
      Q => \reg_out_reg_n_0_[19]\,
      R => '0'
    );
\reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(1),
      Q => \reg_out_reg_n_0_[1]\,
      R => '0'
    );
\reg_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(20),
      Q => \reg_out_reg_n_0_[20]\,
      R => '0'
    );
\reg_out_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[20]_i_6_n_0\,
      CO(3) => \reg_out_reg[20]_i_4_n_0\,
      CO(2) => \reg_out_reg[20]_i_4_n_1\,
      CO(1) => \reg_out_reg[20]_i_4_n_2\,
      CO(0) => \reg_out_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[20]\,
      DI(2) => \reg_pc_reg_n_0_[19]\,
      DI(1) => \reg_pc_reg_n_0_[18]\,
      DI(0) => \reg_pc_reg_n_0_[17]\,
      O(3) => \reg_out_reg[20]_i_4_n_4\,
      O(2) => \reg_out_reg[20]_i_4_n_5\,
      O(1) => \reg_out_reg[20]_i_4_n_6\,
      O(0) => \reg_out_reg[20]_i_4_n_7\,
      S(3) => \reg_out[20]_i_7_n_0\,
      S(2) => \reg_out[20]_i_8_n_0\,
      S(1) => \reg_out[20]_i_9_n_0\,
      S(0) => \reg_out[20]_i_10_n_0\
    );
\reg_out_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[12]_i_5_n_0\,
      CO(3) => \reg_out_reg[20]_i_6_n_0\,
      CO(2) => \reg_out_reg[20]_i_6_n_1\,
      CO(1) => \reg_out_reg[20]_i_6_n_2\,
      CO(0) => \reg_out_reg[20]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[16]\,
      DI(2) => \reg_pc_reg_n_0_[15]\,
      DI(1) => \reg_pc_reg_n_0_[14]\,
      DI(0) => \reg_pc_reg_n_0_[13]\,
      O(3) => \reg_out_reg[20]_i_6_n_4\,
      O(2) => \reg_out_reg[20]_i_6_n_5\,
      O(1) => \reg_out_reg[20]_i_6_n_6\,
      O(0) => \reg_out_reg[20]_i_6_n_7\,
      S(3) => \reg_out[20]_i_12_n_0\,
      S(2) => \reg_out[20]_i_13_n_0\,
      S(1) => \reg_out[20]_i_14_n_0\,
      S(0) => \reg_out[20]_i_15_n_0\
    );
\reg_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(21),
      Q => \reg_out_reg_n_0_[21]\,
      R => '0'
    );
\reg_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(22),
      Q => \reg_out_reg_n_0_[22]\,
      R => '0'
    );
\reg_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(23),
      Q => \reg_out_reg_n_0_[23]\,
      R => '0'
    );
\reg_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(24),
      Q => \reg_out_reg_n_0_[24]\,
      R => '0'
    );
\reg_out_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[20]_i_4_n_0\,
      CO(3) => \reg_out_reg[24]_i_4_n_0\,
      CO(2) => \reg_out_reg[24]_i_4_n_1\,
      CO(1) => \reg_out_reg[24]_i_4_n_2\,
      CO(0) => \reg_out_reg[24]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[24]\,
      DI(2) => \reg_pc_reg_n_0_[23]\,
      DI(1) => \reg_pc_reg_n_0_[22]\,
      DI(0) => \reg_pc_reg_n_0_[21]\,
      O(3) => \reg_out_reg[24]_i_4_n_4\,
      O(2) => \reg_out_reg[24]_i_4_n_5\,
      O(1) => \reg_out_reg[24]_i_4_n_6\,
      O(0) => \reg_out_reg[24]_i_4_n_7\,
      S(3) => \reg_out[24]_i_6_n_0\,
      S(2) => \reg_out[24]_i_7_n_0\,
      S(1) => \reg_out[24]_i_8_n_0\,
      S(0) => \reg_out[24]_i_9_n_0\
    );
\reg_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(25),
      Q => \reg_out_reg_n_0_[25]\,
      R => '0'
    );
\reg_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(26),
      Q => \reg_out_reg_n_0_[26]\,
      R => '0'
    );
\reg_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(27),
      Q => \reg_out_reg_n_0_[27]\,
      R => '0'
    );
\reg_out_reg[27]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[24]_i_4_n_0\,
      CO(3) => \reg_out_reg[27]_i_7_n_0\,
      CO(2) => \reg_out_reg[27]_i_7_n_1\,
      CO(1) => \reg_out_reg[27]_i_7_n_2\,
      CO(0) => \reg_out_reg[27]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[28]\,
      DI(2) => \reg_pc_reg_n_0_[27]\,
      DI(1) => \reg_pc_reg_n_0_[26]\,
      DI(0) => \reg_pc_reg_n_0_[25]\,
      O(3) => \reg_out_reg[27]_i_7_n_4\,
      O(2) => \reg_out_reg[27]_i_7_n_5\,
      O(1) => \reg_out_reg[27]_i_7_n_6\,
      O(0) => \reg_out_reg[27]_i_7_n_7\,
      S(3) => \reg_out[27]_i_9_n_0\,
      S(2) => \reg_out[27]_i_10_n_0\,
      S(1) => \reg_out[27]_i_11_n_0\,
      S(0) => \reg_out[27]_i_12_n_0\
    );
\reg_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(28),
      Q => \reg_out_reg_n_0_[28]\,
      R => '0'
    );
\reg_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(29),
      Q => \reg_out_reg_n_0_[29]\,
      R => '0'
    );
\reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(2),
      Q => \reg_out_reg_n_0_[2]\,
      R => '0'
    );
\reg_out_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_out_reg[2]_i_8_n_0\,
      CO(2) => \reg_out_reg[2]_i_8_n_1\,
      CO(1) => \reg_out_reg[2]_i_8_n_2\,
      CO(0) => \reg_out_reg[2]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[4]\,
      DI(2) => \reg_pc_reg_n_0_[3]\,
      DI(1) => \reg_pc_reg_n_0_[2]\,
      DI(0) => \reg_pc_reg_n_0_[1]\,
      O(3) => \reg_out_reg[2]_i_8_n_4\,
      O(2) => \reg_out_reg[2]_i_8_n_5\,
      O(1) => \reg_out_reg[2]_i_8_n_6\,
      O(0) => \reg_out_reg[2]_i_8_n_7\,
      S(3) => \reg_out[2]_i_11_n_0\,
      S(2) => \reg_out[2]_i_12_n_0\,
      S(1) => \reg_out[2]_i_13_n_0\,
      S(0) => \reg_out[2]_i_14_n_0\
    );
\reg_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(30),
      Q => \reg_out_reg_n_0_[30]\,
      R => '0'
    );
\reg_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(31),
      Q => \reg_out_reg_n_0_[31]\,
      R => '0'
    );
\reg_out_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[27]_i_7_n_0\,
      CO(3 downto 2) => \NLW_reg_out_reg[31]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_out_reg[31]_i_9_n_2\,
      CO(0) => \reg_out_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \reg_pc_reg_n_0_[30]\,
      DI(0) => \reg_pc_reg_n_0_[29]\,
      O(3) => \NLW_reg_out_reg[31]_i_9_O_UNCONNECTED\(3),
      O(2) => \reg_out_reg[31]_i_9_n_5\,
      O(1) => \reg_out_reg[31]_i_9_n_6\,
      O(0) => \reg_out_reg[31]_i_9_n_7\,
      S(3) => '0',
      S(2) => \reg_out[31]_i_10_n_0\,
      S(1) => \reg_out[31]_i_11_n_0\,
      S(0) => \reg_out[31]_i_12_n_0\
    );
\reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(3),
      Q => \reg_out_reg_n_0_[3]\,
      R => '0'
    );
\reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(4),
      Q => \reg_out_reg_n_0_[4]\,
      R => '0'
    );
\reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(5),
      Q => \reg_out_reg_n_0_[5]\,
      R => '0'
    );
\reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(6),
      Q => \reg_out_reg_n_0_[6]\,
      R => '0'
    );
\reg_out_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[2]_i_8_n_0\,
      CO(3) => \reg_out_reg[6]_i_9_n_0\,
      CO(2) => \reg_out_reg[6]_i_9_n_1\,
      CO(1) => \reg_out_reg[6]_i_9_n_2\,
      CO(0) => \reg_out_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[8]\,
      DI(2) => \reg_pc_reg_n_0_[7]\,
      DI(1) => \reg_pc_reg_n_0_[6]\,
      DI(0) => \reg_pc_reg_n_0_[5]\,
      O(3) => \reg_out_reg[6]_i_9_n_4\,
      O(2) => \reg_out_reg[6]_i_9_n_5\,
      O(1) => \reg_out_reg[6]_i_9_n_6\,
      O(0) => \reg_out_reg[6]_i_9_n_7\,
      S(3) => \reg_out[6]_i_12_n_0\,
      S(2) => \reg_out[6]_i_13_n_0\,
      S(1) => \reg_out[6]_i_14_n_0\,
      S(0) => \reg_out[6]_i_15_n_0\
    );
\reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(7),
      Q => \reg_out_reg_n_0_[7]\,
      R => '0'
    );
\reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(8),
      Q => \reg_out_reg_n_0_[8]\,
      R => '0'
    );
\reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(9),
      Q => \reg_out_reg_n_0_[9]\,
      R => '0'
    );
\reg_pc[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[10]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[10]\,
      O => current_pc(10)
    );
\reg_pc[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(10),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[10]\,
      O => \reg_pc[10]_i_2_n_0\
    );
\reg_pc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[11]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[11]\,
      O => current_pc(11)
    );
\reg_pc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(11),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[11]\,
      O => \reg_pc[11]_i_2_n_0\
    );
\reg_pc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[12]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[12]\,
      O => current_pc(12)
    );
\reg_pc[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(12),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[12]\,
      O => \reg_pc[12]_i_2_n_0\
    );
\reg_pc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[13]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[13]\,
      O => current_pc(13)
    );
\reg_pc[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(13),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[13]\,
      O => \reg_pc[13]_i_2_n_0\
    );
\reg_pc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[14]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[14]\,
      O => current_pc(14)
    );
\reg_pc[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(14),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[14]\,
      O => \reg_pc[14]_i_2_n_0\
    );
\reg_pc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[15]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[15]\,
      O => current_pc(15)
    );
\reg_pc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(15),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[15]\,
      O => \reg_pc[15]_i_2_n_0\
    );
\reg_pc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[16]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[16]\,
      O => current_pc(16)
    );
\reg_pc[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(16),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[16]\,
      O => \reg_pc[16]_i_2_n_0\
    );
\reg_pc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[17]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[17]\,
      O => current_pc(17)
    );
\reg_pc[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(17),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[17]\,
      O => \reg_pc[17]_i_2_n_0\
    );
\reg_pc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[18]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[18]\,
      O => current_pc(18)
    );
\reg_pc[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(18),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[18]\,
      O => \reg_pc[18]_i_2_n_0\
    );
\reg_pc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[19]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[19]\,
      O => current_pc(19)
    );
\reg_pc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(19),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[19]\,
      O => \reg_pc[19]_i_2_n_0\
    );
\reg_pc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[1]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[1]\,
      O => current_pc(1)
    );
\reg_pc[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(1),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[1]\,
      O => \reg_pc[1]_i_2_n_0\
    );
\reg_pc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[20]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[20]\,
      O => current_pc(20)
    );
\reg_pc[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(20),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[20]\,
      O => \reg_pc[20]_i_2_n_0\
    );
\reg_pc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[21]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[21]\,
      O => current_pc(21)
    );
\reg_pc[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(21),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[21]\,
      O => \reg_pc[21]_i_2_n_0\
    );
\reg_pc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[22]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[22]\,
      O => current_pc(22)
    );
\reg_pc[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(22),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[22]\,
      O => \reg_pc[22]_i_2_n_0\
    );
\reg_pc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[23]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[23]\,
      O => current_pc(23)
    );
\reg_pc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(23),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[23]\,
      O => \reg_pc[23]_i_2_n_0\
    );
\reg_pc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[24]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[24]\,
      O => current_pc(24)
    );
\reg_pc[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(24),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[24]\,
      O => \reg_pc[24]_i_2_n_0\
    );
\reg_pc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[25]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[25]\,
      O => current_pc(25)
    );
\reg_pc[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(25),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[25]\,
      O => \reg_pc[25]_i_2_n_0\
    );
\reg_pc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[26]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[26]\,
      O => current_pc(26)
    );
\reg_pc[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(26),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[26]\,
      O => \reg_pc[26]_i_2_n_0\
    );
\reg_pc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[27]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[27]\,
      O => current_pc(27)
    );
\reg_pc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(27),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[27]\,
      O => \reg_pc[27]_i_2_n_0\
    );
\reg_pc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[28]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[28]\,
      O => current_pc(28)
    );
\reg_pc[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(28),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[28]\,
      O => \reg_pc[28]_i_2_n_0\
    );
\reg_pc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[29]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[29]\,
      O => current_pc(29)
    );
\reg_pc[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(29),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[29]\,
      O => \reg_pc[29]_i_2_n_0\
    );
\reg_pc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[2]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[2]\,
      O => current_pc(2)
    );
\reg_pc[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(2),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[2]\,
      O => \reg_pc[2]_i_2_n_0\
    );
\reg_pc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[30]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[30]\,
      O => current_pc(30)
    );
\reg_pc[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(30),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[30]\,
      O => \reg_pc[30]_i_2_n_0\
    );
\reg_pc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[31]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[31]\,
      O => current_pc(31)
    );
\reg_pc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(31),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[31]\,
      O => \reg_pc[31]_i_2_n_0\
    );
\reg_pc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[3]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[3]\,
      O => current_pc(3)
    );
\reg_pc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(3),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[3]\,
      O => \reg_pc[3]_i_2_n_0\
    );
\reg_pc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCC8CCC"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \reg_next_pc_reg_n_0_[4]\,
      I2 => \^latched_store_reg_0\,
      I3 => \^latched_branch_reg_0\,
      I4 => \reg_pc[4]_i_2_n_0\,
      I5 => \^irq_state_reg[0]_0\,
      O => current_pc(4)
    );
\reg_pc[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(4),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[4]\,
      O => \reg_pc[4]_i_2_n_0\
    );
\reg_pc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[5]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[5]\,
      O => current_pc(5)
    );
\reg_pc[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(5),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[5]\,
      O => \reg_pc[5]_i_2_n_0\
    );
\reg_pc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[6]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[6]\,
      O => current_pc(6)
    );
\reg_pc[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(6),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[6]\,
      O => \reg_pc[6]_i_2_n_0\
    );
\reg_pc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[7]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[7]\,
      O => current_pc(7)
    );
\reg_pc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(7),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[7]\,
      O => \reg_pc[7]_i_2_n_0\
    );
\reg_pc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[8]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[8]\,
      O => current_pc(8)
    );
\reg_pc[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(8),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[8]\,
      O => \reg_pc[8]_i_2_n_0\
    );
\reg_pc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFDFDF0000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_pc[9]_i_2_n_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \reg_next_pc_reg_n_0_[9]\,
      O => current_pc(9)
    );
\reg_pc[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => alu_out_q(9),
      I1 => \^latched_stalu_reg_0\,
      I2 => \reg_out_reg_n_0_[9]\,
      O => \reg_pc[9]_i_2_n_0\
    );
\reg_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(10),
      Q => \reg_pc_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(11),
      Q => \reg_pc_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(12),
      Q => \reg_pc_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(13),
      Q => \reg_pc_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(14),
      Q => \reg_pc_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(15),
      Q => \reg_pc_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(16),
      Q => \reg_pc_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(17),
      Q => \reg_pc_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(18),
      Q => \reg_pc_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(19),
      Q => \reg_pc_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(1),
      Q => \reg_pc_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(20),
      Q => \reg_pc_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(21),
      Q => \reg_pc_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(22),
      Q => \reg_pc_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(23),
      Q => \reg_pc_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(24),
      Q => \reg_pc_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(25),
      Q => \reg_pc_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(26),
      Q => \reg_pc_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(27),
      Q => \reg_pc_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(28),
      Q => \reg_pc_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(29),
      Q => \reg_pc_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(2),
      Q => \reg_pc_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(30),
      Q => \reg_pc_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(31),
      Q => \reg_pc_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(3),
      Q => \reg_pc_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(4),
      Q => \reg_pc_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(5),
      Q => \reg_pc_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(6),
      Q => \reg_pc_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(7),
      Q => \reg_pc_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(8),
      Q => \reg_pc_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^q\(3),
      D => current_pc(9),
      Q => \reg_pc_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
\reg_sh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888882AAAAAAAA"
    )
        port map (
      I0 => \reg_sh[0]_i_2_n_0\,
      I1 => \reg_sh_reg_n_0_[0]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh_reg_n_0_[2]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => reg_sh(0)
    );
\reg_sh[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFA00D0"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      I2 => reg_sh1(0),
      I3 => \reg_op2[31]_i_3_n_0\,
      I4 => \decoded_rs2_reg_n_0_[0]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[0]_i_2_n_0\
    );
\reg_sh[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[1]\,
      I1 => \reg_sh_reg_n_0_[0]\,
      I2 => \reg_sh[2]_i_2_n_0\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_sh[1]_i_2_n_0\,
      O => reg_sh(1)
    );
\reg_sh[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0FDA0"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      I2 => \decoded_rs2_reg_n_0_[1]\,
      I3 => reg_sh1(1),
      I4 => \reg_op2[31]_i_3_n_0\,
      O => \reg_sh[1]_i_2_n_0\
    );
\reg_sh[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F1F1FDF"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[2]\,
      I1 => \reg_sh[2]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[1]\,
      I4 => \reg_sh_reg_n_0_[0]\,
      I5 => \reg_sh[2]_i_3_n_0\,
      O => reg_sh(2)
    );
\reg_sh[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[2]\,
      I1 => \reg_sh_reg_n_0_[3]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      O => \reg_sh[2]_i_2_n_0\
    );
\reg_sh[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005505FF2F"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      I2 => reg_sh1(2),
      I3 => \reg_op2[31]_i_3_n_0\,
      I4 => \decoded_rs2_reg_n_0_[2]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[2]_i_3_n_0\
    );
\reg_sh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C2FF"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[4]\,
      I1 => \reg_sh_reg_n_0_[2]\,
      I2 => \reg_sh_reg_n_0_[3]\,
      I3 => \reg_sh[4]_i_3_n_0\,
      I4 => \reg_sh[3]_i_2_n_0\,
      O => reg_sh(3)
    );
\reg_sh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005505FF2F"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      I2 => reg_sh1(3),
      I3 => \reg_op2[31]_i_3_n_0\,
      I4 => \decoded_rs2_reg_n_0_[3]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[3]_i_2_n_0\
    );
\reg_sh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => \reg_sh[4]_i_2_n_0\,
      I1 => \reg_sh_reg_n_0_[4]\,
      I2 => \reg_sh_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh[4]_i_3_n_0\,
      O => reg_sh(4)
    );
\reg_sh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFA00D0"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[7]_i_7_n_0\,
      I2 => reg_sh1(4),
      I3 => \reg_op2[31]_i_3_n_0\,
      I4 => \decoded_rs2_reg_n_0_[4]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[4]_i_2_n_0\
    );
\reg_sh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_sh_reg_n_0_[1]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh_reg_n_0_[2]\,
      I5 => \reg_sh_reg_n_0_[0]\,
      O => \reg_sh[4]_i_3_n_0\
    );
\reg_sh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(0),
      Q => \reg_sh_reg_n_0_[0]\,
      R => '0'
    );
\reg_sh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(1),
      Q => \reg_sh_reg_n_0_[1]\,
      R => '0'
    );
\reg_sh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(2),
      Q => \reg_sh_reg_n_0_[2]\,
      R => '0'
    );
\reg_sh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(3),
      Q => \reg_sh_reg_n_0_[3]\,
      R => '0'
    );
\reg_sh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(4),
      Q => \reg_sh_reg_n_0_[4]\,
      R => '0'
    );
\timer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F008F8F0F00"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg_n_0_[0]\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(0),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[0]_i_1_n_0\
    );
\timer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[12]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(10),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[10]_i_1_n_0\
    );
\timer[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[12]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(11),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[11]_i_1_n_0\
    );
\timer[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[12]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(12),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[12]_i_1_n_0\
    );
\timer[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      O => \timer[12]_i_3_n_0\
    );
\timer[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      O => \timer[12]_i_4_n_0\
    );
\timer[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[10]\,
      O => \timer[12]_i_5_n_0\
    );
\timer[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      O => \timer[12]_i_6_n_0\
    );
\timer[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[16]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(13),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[13]_i_1_n_0\
    );
\timer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[16]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(14),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[14]_i_1_n_0\
    );
\timer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[16]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(15),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[15]_i_1_n_0\
    );
\timer[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[16]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(16),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[16]_i_1_n_0\
    );
\timer[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[16]\,
      O => \timer[16]_i_3_n_0\
    );
\timer[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[15]\,
      O => \timer[16]_i_4_n_0\
    );
\timer[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[14]\,
      O => \timer[16]_i_5_n_0\
    );
\timer[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[13]\,
      O => \timer[16]_i_6_n_0\
    );
\timer[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[20]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(17),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[17]_i_1_n_0\
    );
\timer[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[20]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(18),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[18]_i_1_n_0\
    );
\timer[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[20]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(19),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[19]_i_1_n_0\
    );
\timer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[4]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(1),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[1]_i_1_n_0\
    );
\timer[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[20]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(20),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[20]_i_1_n_0\
    );
\timer[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      O => \timer[20]_i_3_n_0\
    );
\timer[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      O => \timer[20]_i_4_n_0\
    );
\timer[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      O => \timer[20]_i_5_n_0\
    );
\timer[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      O => \timer[20]_i_6_n_0\
    );
\timer[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[24]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(21),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[21]_i_1_n_0\
    );
\timer[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[24]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(22),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[22]_i_1_n_0\
    );
\timer[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[24]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(23),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[23]_i_1_n_0\
    );
\timer[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[24]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(24),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[24]_i_1_n_0\
    );
\timer[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      O => \timer[24]_i_3_n_0\
    );
\timer[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      O => \timer[24]_i_4_n_0\
    );
\timer[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      O => \timer[24]_i_5_n_0\
    );
\timer[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      O => \timer[24]_i_6_n_0\
    );
\timer[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[28]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(25),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[25]_i_1_n_0\
    );
\timer[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[28]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(26),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[26]_i_1_n_0\
    );
\timer[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[28]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(27),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[27]_i_1_n_0\
    );
\timer[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[28]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(28),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[28]_i_1_n_0\
    );
\timer[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      O => \timer[28]_i_3_n_0\
    );
\timer[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      O => \timer[28]_i_4_n_0\
    );
\timer[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      O => \timer[28]_i_5_n_0\
    );
\timer[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      O => \timer[28]_i_6_n_0\
    );
\timer[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[31]_i_4_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(29),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[29]_i_1_n_0\
    );
\timer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[4]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(2),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[2]_i_1_n_0\
    );
\timer[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000F00080"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => reg_out1(30),
      I3 => \timer[31]_i_6_n_0\,
      I4 => \timer_reg[31]_i_4_n_6\,
      I5 => \timer[31]_i_5_n_0\,
      O => \timer[30]_i_1_n_0\
    );
\timer[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => instr_timer,
      I1 => \^q\(2),
      I2 => \timer[31]_i_3_n_0\,
      O => timer
    );
\timer[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      O => \timer[31]_i_10_n_0\
    );
\timer[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \^instr_retirq\,
      I2 => is_slli_srli_srai,
      I3 => \^q\(2),
      I4 => is_lui_auipc_jal,
      I5 => instr_timer,
      O => \timer[31]_i_11_n_0\
    );
\timer[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[31]_i_4_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(31),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[31]_i_2_n_0\
    );
\timer[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \irq_pending[0]_i_3_n_0\,
      I1 => \irq_pending[0]_i_6_n_0\,
      I2 => \timer_reg_n_0_[0]\,
      I3 => \timer_reg_n_0_[1]\,
      I4 => \timer[31]_i_7_n_0\,
      I5 => \irq_pending[0]_i_5_n_0\,
      O => \timer[31]_i_3_n_0\
    );
\timer[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cpu_state[3]_i_3_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => \timer[31]_i_11_n_0\,
      I3 => \cpu_state[6]_i_5_n_0\,
      O => \timer[31]_i_5_n_0\
    );
\timer[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[1]\,
      I1 => \decoded_rs1_reg_n_0_[2]\,
      I2 => \decoded_rs1_reg_n_0_[5]\,
      I3 => \decoded_rs1_reg_n_0_[0]\,
      I4 => \decoded_rs1_reg_n_0_[4]\,
      I5 => \decoded_rs1_reg_n_0_[3]\,
      O => \timer[31]_i_6_n_0\
    );
\timer[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      I1 => \timer_reg_n_0_[3]\,
      O => \timer[31]_i_7_n_0\
    );
\timer[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[31]\,
      O => \timer[31]_i_8_n_0\
    );
\timer[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      O => \timer[31]_i_9_n_0\
    );
\timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[4]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(3),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[3]_i_1_n_0\
    );
\timer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[4]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(4),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[4]_i_1_n_0\
    );
\timer[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[4]\,
      O => \timer[4]_i_3_n_0\
    );
\timer[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      O => \timer[4]_i_4_n_0\
    );
\timer[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      O => \timer[4]_i_5_n_0\
    );
\timer[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[1]\,
      O => \timer[4]_i_6_n_0\
    );
\timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[8]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(5),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[5]_i_1_n_0\
    );
\timer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[8]_i_2_n_6\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(6),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[6]_i_1_n_0\
    );
\timer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[8]_i_2_n_5\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(7),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[7]_i_1_n_0\
    );
\timer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[8]_i_2_n_4\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(8),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[8]_i_1_n_0\
    );
\timer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[8]\,
      O => \timer[8]_i_3_n_0\
    );
\timer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      O => \timer[8]_i_4_n_0\
    );
\timer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      O => \timer[8]_i_5_n_0\
    );
\timer[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[5]\,
      O => \timer[8]_i_6_n_0\
    );
\timer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F8F8F000"
    )
        port map (
      I0 => \^q\(2),
      I1 => instr_timer,
      I2 => \timer_reg[12]_i_2_n_7\,
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(9),
      I5 => \timer[31]_i_6_n_0\,
      O => \timer[9]_i_1_n_0\
    );
\timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[0]_i_1_n_0\,
      Q => \timer_reg_n_0_[0]\,
      R => trap_i_1_n_0
    );
\timer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[10]_i_1_n_0\,
      Q => \timer_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\timer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[11]_i_1_n_0\,
      Q => \timer_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\timer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[12]_i_1_n_0\,
      Q => \timer_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\timer_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[8]_i_2_n_0\,
      CO(3) => \timer_reg[12]_i_2_n_0\,
      CO(2) => \timer_reg[12]_i_2_n_1\,
      CO(1) => \timer_reg[12]_i_2_n_2\,
      CO(0) => \timer_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[12]\,
      DI(2) => \timer_reg_n_0_[11]\,
      DI(1) => \timer_reg_n_0_[10]\,
      DI(0) => \timer_reg_n_0_[9]\,
      O(3) => \timer_reg[12]_i_2_n_4\,
      O(2) => \timer_reg[12]_i_2_n_5\,
      O(1) => \timer_reg[12]_i_2_n_6\,
      O(0) => \timer_reg[12]_i_2_n_7\,
      S(3) => \timer[12]_i_3_n_0\,
      S(2) => \timer[12]_i_4_n_0\,
      S(1) => \timer[12]_i_5_n_0\,
      S(0) => \timer[12]_i_6_n_0\
    );
\timer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[13]_i_1_n_0\,
      Q => \timer_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\timer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[14]_i_1_n_0\,
      Q => \timer_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\timer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[15]_i_1_n_0\,
      Q => \timer_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\timer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[16]_i_1_n_0\,
      Q => \timer_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\timer_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[12]_i_2_n_0\,
      CO(3) => \timer_reg[16]_i_2_n_0\,
      CO(2) => \timer_reg[16]_i_2_n_1\,
      CO(1) => \timer_reg[16]_i_2_n_2\,
      CO(0) => \timer_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[16]\,
      DI(2) => \timer_reg_n_0_[15]\,
      DI(1) => \timer_reg_n_0_[14]\,
      DI(0) => \timer_reg_n_0_[13]\,
      O(3) => \timer_reg[16]_i_2_n_4\,
      O(2) => \timer_reg[16]_i_2_n_5\,
      O(1) => \timer_reg[16]_i_2_n_6\,
      O(0) => \timer_reg[16]_i_2_n_7\,
      S(3) => \timer[16]_i_3_n_0\,
      S(2) => \timer[16]_i_4_n_0\,
      S(1) => \timer[16]_i_5_n_0\,
      S(0) => \timer[16]_i_6_n_0\
    );
\timer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[17]_i_1_n_0\,
      Q => \timer_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\timer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[18]_i_1_n_0\,
      Q => \timer_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\timer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[19]_i_1_n_0\,
      Q => \timer_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[1]_i_1_n_0\,
      Q => \timer_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\timer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[20]_i_1_n_0\,
      Q => \timer_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\timer_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[16]_i_2_n_0\,
      CO(3) => \timer_reg[20]_i_2_n_0\,
      CO(2) => \timer_reg[20]_i_2_n_1\,
      CO(1) => \timer_reg[20]_i_2_n_2\,
      CO(0) => \timer_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[20]\,
      DI(2) => \timer_reg_n_0_[19]\,
      DI(1) => \timer_reg_n_0_[18]\,
      DI(0) => \timer_reg_n_0_[17]\,
      O(3) => \timer_reg[20]_i_2_n_4\,
      O(2) => \timer_reg[20]_i_2_n_5\,
      O(1) => \timer_reg[20]_i_2_n_6\,
      O(0) => \timer_reg[20]_i_2_n_7\,
      S(3) => \timer[20]_i_3_n_0\,
      S(2) => \timer[20]_i_4_n_0\,
      S(1) => \timer[20]_i_5_n_0\,
      S(0) => \timer[20]_i_6_n_0\
    );
\timer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[21]_i_1_n_0\,
      Q => \timer_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\timer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[22]_i_1_n_0\,
      Q => \timer_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\timer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[23]_i_1_n_0\,
      Q => \timer_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\timer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[24]_i_1_n_0\,
      Q => \timer_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\timer_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[20]_i_2_n_0\,
      CO(3) => \timer_reg[24]_i_2_n_0\,
      CO(2) => \timer_reg[24]_i_2_n_1\,
      CO(1) => \timer_reg[24]_i_2_n_2\,
      CO(0) => \timer_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[24]\,
      DI(2) => \timer_reg_n_0_[23]\,
      DI(1) => \timer_reg_n_0_[22]\,
      DI(0) => \timer_reg_n_0_[21]\,
      O(3) => \timer_reg[24]_i_2_n_4\,
      O(2) => \timer_reg[24]_i_2_n_5\,
      O(1) => \timer_reg[24]_i_2_n_6\,
      O(0) => \timer_reg[24]_i_2_n_7\,
      S(3) => \timer[24]_i_3_n_0\,
      S(2) => \timer[24]_i_4_n_0\,
      S(1) => \timer[24]_i_5_n_0\,
      S(0) => \timer[24]_i_6_n_0\
    );
\timer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[25]_i_1_n_0\,
      Q => \timer_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\timer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[26]_i_1_n_0\,
      Q => \timer_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\timer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[27]_i_1_n_0\,
      Q => \timer_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\timer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[28]_i_1_n_0\,
      Q => \timer_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\timer_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[24]_i_2_n_0\,
      CO(3) => \timer_reg[28]_i_2_n_0\,
      CO(2) => \timer_reg[28]_i_2_n_1\,
      CO(1) => \timer_reg[28]_i_2_n_2\,
      CO(0) => \timer_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[28]\,
      DI(2) => \timer_reg_n_0_[27]\,
      DI(1) => \timer_reg_n_0_[26]\,
      DI(0) => \timer_reg_n_0_[25]\,
      O(3) => \timer_reg[28]_i_2_n_4\,
      O(2) => \timer_reg[28]_i_2_n_5\,
      O(1) => \timer_reg[28]_i_2_n_6\,
      O(0) => \timer_reg[28]_i_2_n_7\,
      S(3) => \timer[28]_i_3_n_0\,
      S(2) => \timer[28]_i_4_n_0\,
      S(1) => \timer[28]_i_5_n_0\,
      S(0) => \timer[28]_i_6_n_0\
    );
\timer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[29]_i_1_n_0\,
      Q => \timer_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\timer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[2]_i_1_n_0\,
      Q => \timer_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\timer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[30]_i_1_n_0\,
      Q => \timer_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\timer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[31]_i_2_n_0\,
      Q => \timer_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\timer_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_timer_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \timer_reg[31]_i_4_n_2\,
      CO(0) => \timer_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \timer_reg_n_0_[30]\,
      DI(0) => \timer_reg_n_0_[29]\,
      O(3) => \NLW_timer_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \timer_reg[31]_i_4_n_5\,
      O(1) => \timer_reg[31]_i_4_n_6\,
      O(0) => \timer_reg[31]_i_4_n_7\,
      S(3) => '0',
      S(2) => \timer[31]_i_8_n_0\,
      S(1) => \timer[31]_i_9_n_0\,
      S(0) => \timer[31]_i_10_n_0\
    );
\timer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[3]_i_1_n_0\,
      Q => \timer_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\timer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[4]_i_1_n_0\,
      Q => \timer_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\timer_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \timer_reg[4]_i_2_n_0\,
      CO(2) => \timer_reg[4]_i_2_n_1\,
      CO(1) => \timer_reg[4]_i_2_n_2\,
      CO(0) => \timer_reg[4]_i_2_n_3\,
      CYINIT => \timer_reg_n_0_[0]\,
      DI(3) => \timer_reg_n_0_[4]\,
      DI(2) => \timer_reg_n_0_[3]\,
      DI(1) => \timer_reg_n_0_[2]\,
      DI(0) => \timer_reg_n_0_[1]\,
      O(3) => \timer_reg[4]_i_2_n_4\,
      O(2) => \timer_reg[4]_i_2_n_5\,
      O(1) => \timer_reg[4]_i_2_n_6\,
      O(0) => \timer_reg[4]_i_2_n_7\,
      S(3) => \timer[4]_i_3_n_0\,
      S(2) => \timer[4]_i_4_n_0\,
      S(1) => \timer[4]_i_5_n_0\,
      S(0) => \timer[4]_i_6_n_0\
    );
\timer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[5]_i_1_n_0\,
      Q => \timer_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\timer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[6]_i_1_n_0\,
      Q => \timer_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\timer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[7]_i_1_n_0\,
      Q => \timer_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\timer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[8]_i_1_n_0\,
      Q => \timer_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\timer_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[4]_i_2_n_0\,
      CO(3) => \timer_reg[8]_i_2_n_0\,
      CO(2) => \timer_reg[8]_i_2_n_1\,
      CO(1) => \timer_reg[8]_i_2_n_2\,
      CO(0) => \timer_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[8]\,
      DI(2) => \timer_reg_n_0_[7]\,
      DI(1) => \timer_reg_n_0_[6]\,
      DI(0) => \timer_reg_n_0_[5]\,
      O(3) => \timer_reg[8]_i_2_n_4\,
      O(2) => \timer_reg[8]_i_2_n_5\,
      O(1) => \timer_reg[8]_i_2_n_6\,
      O(0) => \timer_reg[8]_i_2_n_7\,
      S(3) => \timer[8]_i_3_n_0\,
      S(2) => \timer[8]_i_4_n_0\,
      S(1) => \timer[8]_i_5_n_0\,
      S(0) => \timer[8]_i_6_n_0\
    );
\timer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[9]_i_1_n_0\,
      Q => \timer_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
trap_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => trap_i_1_n_0
    );
trap_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cpu_state_reg_n_0_[7]\,
      Q => \^trap_reg_0\,
      R => trap_i_1_n_0
    );
xfer_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      O => xfer_done0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_axi is
  port (
    trap : out STD_LOGIC;
    mem_axi_rready : out STD_LOGIC;
    \mem_wstrb_reg[2]\ : out STD_LOGIC;
    \mem_wstrb_reg[3]\ : out STD_LOGIC;
    \mem_wstrb_reg[0]\ : out STD_LOGIC;
    \mem_wstrb_reg[1]\ : out STD_LOGIC;
    mem_axi_bready : out STD_LOGIC;
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetn : in STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    mem_axi_awready : in STD_LOGIC;
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_bvalid : in STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_wready : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_axi : entity is "picorv32_axi";
end icyradio_picorv32_0_0_picorv32_axi;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_axi is
  signal ack_awvalid : STD_LOGIC;
  signal axi_adapter_n_1 : STD_LOGIC;
  signal axi_adapter_n_2 : STD_LOGIC;
  signal clear_prefetched_high_word : STD_LOGIC;
  signal compressed_instr : STD_LOGIC;
  signal instr_add : STD_LOGIC;
  signal instr_addi : STD_LOGIC;
  signal instr_ecall_ebreak : STD_LOGIC;
  signal instr_lb : STD_LOGIC;
  signal instr_lh : STD_LOGIC;
  signal instr_lui0 : STD_LOGIC;
  signal instr_retirq : STD_LOGIC;
  signal instr_sub : STD_LOGIC;
  signal irq_active_i_1_n_0 : STD_LOGIC;
  signal irq_delay : STD_LOGIC;
  signal irq_delay_i_1_n_0 : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0 : STD_LOGIC;
  signal is_lbu_lhu_lw : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0 : STD_LOGIC;
  signal latched_branch_i_1_n_0 : STD_LOGIC;
  signal latched_compr_i_1_n_0 : STD_LOGIC;
  signal latched_is_lb_i_1_n_0 : STD_LOGIC;
  signal latched_is_lh_i_1_n_0 : STD_LOGIC;
  signal latched_is_lu : STD_LOGIC;
  signal latched_is_lu_i_1_n_0 : STD_LOGIC;
  signal latched_stalu_i_1_n_0 : STD_LOGIC;
  signal latched_store_i_1_n_0 : STD_LOGIC;
  signal \^mem_axi_arprot\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_axi_arvalid\ : STD_LOGIC;
  signal \^mem_axi_bready\ : STD_LOGIC;
  signal mem_do_rdata : STD_LOGIC;
  signal mem_do_rdata_i_1_n_0 : STD_LOGIC;
  signal mem_do_wdata : STD_LOGIC;
  signal mem_do_wdata_i_1_n_0 : STD_LOGIC;
  signal mem_instr_i_1_n_0 : STD_LOGIC;
  signal mem_valid : STD_LOGIC;
  signal p_13_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal pcpi_div_ready : STD_LOGIC;
  signal pcpi_mul_ready : STD_LOGIC;
  signal pcpi_timeout : STD_LOGIC;
  signal pcpi_valid_i_1_n_0 : STD_LOGIC;
  signal picorv32_core_n_12 : STD_LOGIC;
  signal picorv32_core_n_153 : STD_LOGIC;
  signal picorv32_core_n_154 : STD_LOGIC;
  signal picorv32_core_n_156 : STD_LOGIC;
  signal picorv32_core_n_157 : STD_LOGIC;
  signal picorv32_core_n_158 : STD_LOGIC;
  signal picorv32_core_n_159 : STD_LOGIC;
  signal picorv32_core_n_16 : STD_LOGIC;
  signal picorv32_core_n_160 : STD_LOGIC;
  signal picorv32_core_n_161 : STD_LOGIC;
  signal picorv32_core_n_162 : STD_LOGIC;
  signal picorv32_core_n_17 : STD_LOGIC;
  signal picorv32_core_n_18 : STD_LOGIC;
  signal picorv32_core_n_19 : STD_LOGIC;
  signal picorv32_core_n_20 : STD_LOGIC;
  signal picorv32_core_n_21 : STD_LOGIC;
  signal picorv32_core_n_22 : STD_LOGIC;
  signal picorv32_core_n_25 : STD_LOGIC;
  signal picorv32_core_n_26 : STD_LOGIC;
  signal picorv32_core_n_28 : STD_LOGIC;
  signal picorv32_core_n_29 : STD_LOGIC;
  signal picorv32_core_n_30 : STD_LOGIC;
  signal picorv32_core_n_33 : STD_LOGIC;
  signal picorv32_core_n_34 : STD_LOGIC;
  signal picorv32_core_n_35 : STD_LOGIC;
  signal picorv32_core_n_36 : STD_LOGIC;
  signal picorv32_core_n_37 : STD_LOGIC;
  signal picorv32_core_n_44 : STD_LOGIC;
  signal picorv32_core_n_45 : STD_LOGIC;
  signal picorv32_core_n_46 : STD_LOGIC;
  signal picorv32_core_n_47 : STD_LOGIC;
  signal picorv32_core_n_49 : STD_LOGIC;
  signal picorv32_core_n_55 : STD_LOGIC;
  signal picorv32_core_n_56 : STD_LOGIC;
  signal picorv32_core_n_7 : STD_LOGIC;
  signal prefetched_high_word_i_1_n_0 : STD_LOGIC;
  signal reg_pc : STD_LOGIC;
  signal \^trap\ : STD_LOGIC;
  signal xfer_done0 : STD_LOGIC;
begin
  mem_axi_arprot(0) <= \^mem_axi_arprot\(0);
  mem_axi_arvalid <= \^mem_axi_arvalid\;
  mem_axi_bready <= \^mem_axi_bready\;
  trap <= \^trap\;
axi_adapter: entity work.icyradio_picorv32_0_0_picorv32_axi_adapter
     port map (
      ack_arvalid_reg_0 => axi_adapter_n_2,
      ack_awvalid => ack_awvalid,
      ack_wvalid_reg_0 => axi_adapter_n_1,
      clk => clk,
      mem_axi_arready => mem_axi_arready,
      mem_axi_arvalid => \^mem_axi_arvalid\,
      mem_axi_awready => mem_axi_awready,
      mem_axi_bready => \^mem_axi_bready\,
      mem_axi_wready => mem_axi_wready,
      mem_valid => mem_valid,
      resetn => resetn,
      xfer_done0 => xfer_done0
    );
irq_active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F800"
    )
        port map (
      I0 => instr_retirq,
      I1 => picorv32_core_n_33,
      I2 => picorv32_core_n_49,
      I3 => reg_pc,
      I4 => picorv32_core_n_25,
      O => irq_active_i_1_n_0
    );
irq_delay_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => picorv32_core_n_25,
      I1 => irq_delay,
      I2 => picorv32_core_n_29,
      O => irq_delay_i_1_n_0
    );
is_beq_bne_blt_bge_bltu_bgeu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => picorv32_core_n_156,
      I1 => picorv32_core_n_154,
      I2 => picorv32_core_n_153,
      I3 => p_13_in(1),
      I4 => instr_lui0,
      I5 => is_beq_bne_blt_bge_bltu_bgeu,
      O => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0
    );
is_lui_auipc_jal_jalr_addi_add_sub_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => instr_add,
      I1 => instr_addi,
      I2 => instr_sub,
      I3 => picorv32_core_n_162,
      I4 => picorv32_core_n_12,
      I5 => picorv32_core_n_7,
      O => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0
    );
latched_branch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABFAAAAAA80"
    )
        port map (
      I0 => picorv32_core_n_158,
      I1 => instr_retirq,
      I2 => picorv32_core_n_33,
      I3 => picorv32_core_n_34,
      I4 => reg_pc,
      I5 => picorv32_core_n_16,
      O => latched_branch_i_1_n_0
    );
latched_compr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => compressed_instr,
      I1 => reg_pc,
      I2 => resetn,
      I3 => picorv32_core_n_44,
      I4 => picorv32_core_n_22,
      O => latched_compr_i_1_n_0
    );
latched_is_lb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => instr_lb,
      I1 => reg_pc,
      I2 => latched_is_lu,
      I3 => picorv32_core_n_18,
      O => latched_is_lb_i_1_n_0
    );
latched_is_lh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => instr_lh,
      I1 => reg_pc,
      I2 => latched_is_lu,
      I3 => picorv32_core_n_19,
      O => latched_is_lh_i_1_n_0
    );
latched_is_lu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => is_lbu_lhu_lw,
      I1 => reg_pc,
      I2 => latched_is_lu,
      I3 => picorv32_core_n_20,
      O => latched_is_lu_i_1_n_0
    );
latched_stalu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => reg_pc,
      I1 => is_beq_bne_blt_bge_bltu_bgeu,
      I2 => picorv32_core_n_34,
      I3 => picorv32_core_n_17,
      O => latched_stalu_i_1_n_0
    );
latched_store_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE000E"
    )
        port map (
      I0 => picorv32_core_n_157,
      I1 => picorv32_core_n_161,
      I2 => picorv32_core_n_35,
      I3 => picorv32_core_n_159,
      I4 => picorv32_core_n_21,
      O => latched_store_i_1_n_0
    );
mem_do_rdata_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0B5A000000000"
    )
        port map (
      I0 => mem_do_rdata,
      I1 => picorv32_core_n_28,
      I2 => picorv32_core_n_36,
      I3 => picorv32_core_n_160,
      I4 => picorv32_core_n_35,
      I5 => resetn,
      O => mem_do_rdata_i_1_n_0
    );
mem_do_wdata_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8820A820"
    )
        port map (
      I0 => resetn,
      I1 => mem_do_wdata,
      I2 => picorv32_core_n_35,
      I3 => picorv32_core_n_36,
      I4 => picorv32_core_n_28,
      O => mem_do_wdata_i_1_n_0
    );
mem_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13FFFFFF11000000"
    )
        port map (
      I0 => picorv32_core_n_45,
      I1 => mem_do_wdata,
      I2 => mem_do_rdata,
      I3 => picorv32_core_n_37,
      I4 => picorv32_core_n_55,
      I5 => \^mem_axi_arprot\(0),
      O => mem_instr_i_1_n_0
    );
pcpi_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => pcpi_mul_ready,
      I1 => pcpi_div_ready,
      I2 => pcpi_timeout,
      I3 => instr_ecall_ebreak,
      I4 => picorv32_core_n_47,
      I5 => picorv32_core_n_26,
      O => pcpi_valid_i_1_n_0
    );
picorv32_core: entity work.icyradio_picorv32_0_0_picorv32
     port map (
      Q(3) => reg_pc,
      Q(2) => picorv32_core_n_33,
      Q(1) => picorv32_core_n_34,
      Q(0) => picorv32_core_n_35,
      ack_awvalid => ack_awvalid,
      clear_prefetched_high_word => clear_prefetched_high_word,
      clk => clk,
      compressed_instr => compressed_instr,
      \cpu_state_reg[2]_0\ => picorv32_core_n_160,
      \cpu_state_reg[3]_0\ => picorv32_core_n_161,
      \cpu_state_reg[5]_0\ => picorv32_core_n_47,
      \cpu_state_reg[5]_1\ => picorv32_core_n_159,
      \cpu_state_reg[6]_0\ => picorv32_core_n_157,
      decoder_pseudo_trigger_reg_0 => picorv32_core_n_12,
      decoder_trigger_reg_0 => picorv32_core_n_7,
      decoder_trigger_reg_1 => picorv32_core_n_44,
      eoi(31 downto 0) => eoi(31 downto 0),
      instr_add => instr_add,
      instr_addi => instr_addi,
      instr_ecall_ebreak => instr_ecall_ebreak,
      instr_jalr_reg_0 => picorv32_core_n_162,
      instr_lb => instr_lb,
      instr_lh => instr_lh,
      instr_lui0 => instr_lui0,
      instr_retirq => instr_retirq,
      instr_sub => instr_sub,
      irq(31 downto 0) => irq(31 downto 0),
      irq_active_reg_0 => picorv32_core_n_25,
      irq_active_reg_1 => irq_active_i_1_n_0,
      irq_delay => irq_delay,
      irq_delay_reg_0 => picorv32_core_n_29,
      irq_delay_reg_1 => irq_delay_i_1_n_0,
      \irq_state_reg[0]_0\ => picorv32_core_n_49,
      is_beq_bne_blt_bge_bltu_bgeu => is_beq_bne_blt_bge_bltu_bgeu,
      is_beq_bne_blt_bge_bltu_bgeu_reg_0 => picorv32_core_n_158,
      is_beq_bne_blt_bge_bltu_bgeu_reg_1 => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0,
      is_lbu_lhu_lw => is_lbu_lhu_lw,
      is_lui_auipc_jal_jalr_addi_add_sub_reg_0 => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0,
      latched_branch_reg_0 => picorv32_core_n_16,
      latched_branch_reg_1 => latched_branch_i_1_n_0,
      latched_compr_reg_0 => picorv32_core_n_22,
      latched_compr_reg_1 => latched_compr_i_1_n_0,
      latched_is_lb_reg_0 => picorv32_core_n_18,
      latched_is_lb_reg_1 => latched_is_lb_i_1_n_0,
      latched_is_lh_reg_0 => picorv32_core_n_19,
      latched_is_lh_reg_1 => latched_is_lh_i_1_n_0,
      latched_is_lu => latched_is_lu,
      latched_is_lu_reg_0 => picorv32_core_n_20,
      latched_is_lu_reg_1 => latched_is_lu_i_1_n_0,
      latched_stalu_reg_0 => picorv32_core_n_17,
      latched_stalu_reg_1 => latched_stalu_i_1_n_0,
      latched_store_reg_0 => picorv32_core_n_21,
      latched_store_reg_1 => latched_store_i_1_n_0,
      \mem_16bit_buffer_reg[1]_0\ => picorv32_core_n_156,
      \mem_16bit_buffer_reg[3]_0\ => picorv32_core_n_154,
      \mem_16bit_buffer_reg[4]_0\(0) => p_13_in(1),
      \mem_16bit_buffer_reg[5]_0\ => picorv32_core_n_153,
      mem_axi_arprot(0) => \^mem_axi_arprot\(0),
      mem_axi_arvalid => \^mem_axi_arvalid\,
      mem_axi_arvalid_0 => axi_adapter_n_2,
      mem_axi_awaddr(29 downto 0) => mem_axi_awaddr(29 downto 0),
      mem_axi_awvalid => mem_axi_awvalid,
      mem_axi_bready => \^mem_axi_bready\,
      mem_axi_bvalid => mem_axi_bvalid,
      mem_axi_rdata(31 downto 0) => mem_axi_rdata(31 downto 0),
      mem_axi_rready => mem_axi_rready,
      mem_axi_rvalid => mem_axi_rvalid,
      mem_axi_wdata(31 downto 0) => mem_axi_wdata(31 downto 0),
      mem_axi_wvalid => mem_axi_wvalid,
      mem_axi_wvalid_0 => axi_adapter_n_1,
      mem_do_prefetch_reg_0 => picorv32_core_n_28,
      mem_do_rdata => mem_do_rdata,
      mem_do_rdata_reg_0 => mem_do_rdata_i_1_n_0,
      mem_do_rinst_reg_0 => picorv32_core_n_45,
      mem_do_wdata => mem_do_wdata,
      mem_do_wdata_reg_0 => mem_do_wdata_i_1_n_0,
      mem_instr_reg_0 => mem_instr_i_1_n_0,
      mem_la_secondword_reg_0 => picorv32_core_n_46,
      \mem_state_reg[1]_0\ => picorv32_core_n_37,
      \mem_state_reg[1]_1\ => picorv32_core_n_56,
      mem_valid => mem_valid,
      \mem_wstrb_reg[0]_0\ => \mem_wstrb_reg[0]\,
      \mem_wstrb_reg[1]_0\ => \mem_wstrb_reg[1]\,
      \mem_wstrb_reg[2]_0\ => \mem_wstrb_reg[2]\,
      \mem_wstrb_reg[3]_0\ => \mem_wstrb_reg[3]\,
      pcpi_div_ready => pcpi_div_ready,
      pcpi_ready => pcpi_mul_ready,
      pcpi_timeout => pcpi_timeout,
      pcpi_valid_reg_0 => picorv32_core_n_26,
      pcpi_valid_reg_1 => pcpi_valid_i_1_n_0,
      prefetched_high_word_reg_0 => picorv32_core_n_30,
      prefetched_high_word_reg_1 => prefetched_high_word_i_1_n_0,
      resetn => resetn,
      resetn_0 => picorv32_core_n_36,
      resetn_1 => picorv32_core_n_55,
      trap_reg_0 => \^trap\,
      xfer_done0 => xfer_done0
    );
prefetched_high_word_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DF00000010"
    )
        port map (
      I0 => picorv32_core_n_46,
      I1 => mem_do_rdata,
      I2 => picorv32_core_n_56,
      I3 => clear_prefetched_high_word,
      I4 => \^trap\,
      I5 => picorv32_core_n_30,
      O => prefetched_high_word_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    trap : out STD_LOGIC;
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_awready : in STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_wready : in STD_LOGIC;
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_axi_bvalid : in STD_LOGIC;
    mem_axi_bready : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_rready : out STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of icyradio_picorv32_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of icyradio_picorv32_0_0 : entity is "icyradio_picorv32_0_0,picorv32_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of icyradio_picorv32_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of icyradio_picorv32_0_0 : entity is "picorv32_axi,Vivado 2021.1";
end icyradio_picorv32_0_0;

architecture STRUCTURE of icyradio_picorv32_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^mem_axi_arprot\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mem_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 M_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME M_AXI_CLK, ASSOCIATED_BUSIF M_AXI, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN icyradio_axi_pcie_0_0_axi_aclk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mem_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of mem_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of mem_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of mem_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of mem_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of mem_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of mem_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_INFO of mem_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of mem_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of mem_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 M_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME M_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 32";
  attribute X_INTERFACE_INFO of mem_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of mem_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of mem_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of mem_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of mem_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_PARAMETER of mem_axi_rdata : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 0, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN icyradio_axi_pcie_0_0_axi_aclk_out, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mem_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of mem_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
begin
  mem_axi_araddr(31 downto 2) <= \^mem_axi_awaddr\(31 downto 2);
  mem_axi_araddr(1) <= \<const0>\;
  mem_axi_araddr(0) <= \<const0>\;
  mem_axi_arprot(2) <= \^mem_axi_arprot\(2);
  mem_axi_arprot(1) <= \<const0>\;
  mem_axi_arprot(0) <= \<const0>\;
  mem_axi_awaddr(31 downto 2) <= \^mem_axi_awaddr\(31 downto 2);
  mem_axi_awaddr(1) <= \<const0>\;
  mem_axi_awaddr(0) <= \<const0>\;
  mem_axi_awprot(2) <= \<const0>\;
  mem_axi_awprot(1) <= \<const0>\;
  mem_axi_awprot(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.icyradio_picorv32_0_0_picorv32_axi
     port map (
      clk => clk,
      eoi(31 downto 0) => eoi(31 downto 0),
      irq(31 downto 0) => irq(31 downto 0),
      mem_axi_arprot(0) => \^mem_axi_arprot\(2),
      mem_axi_arready => mem_axi_arready,
      mem_axi_arvalid => mem_axi_arvalid,
      mem_axi_awaddr(29 downto 0) => \^mem_axi_awaddr\(31 downto 2),
      mem_axi_awready => mem_axi_awready,
      mem_axi_awvalid => mem_axi_awvalid,
      mem_axi_bready => mem_axi_bready,
      mem_axi_bvalid => mem_axi_bvalid,
      mem_axi_rdata(31 downto 0) => mem_axi_rdata(31 downto 0),
      mem_axi_rready => mem_axi_rready,
      mem_axi_rvalid => mem_axi_rvalid,
      mem_axi_wdata(31 downto 0) => mem_axi_wdata(31 downto 0),
      mem_axi_wready => mem_axi_wready,
      mem_axi_wvalid => mem_axi_wvalid,
      \mem_wstrb_reg[0]\ => mem_axi_wstrb(0),
      \mem_wstrb_reg[1]\ => mem_axi_wstrb(1),
      \mem_wstrb_reg[2]\ => mem_axi_wstrb(2),
      \mem_wstrb_reg[3]\ => mem_axi_wstrb(3),
      resetn => resetn,
      trap => trap
    );
end STRUCTURE;
