platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

# カーネルへのインスタンス数とSLR（Super Logic Region）の配置調整
[connectivity]
# カーネルのインスタンス数指定
# カーネルに指定した数のCUがインスタンシエートされる
nk=table_serch:6:table_serch_1.table_serch_2.table_serch_3.table_serch_4.table_serch_5.table_serch_6

slr=table_serch_1:SLR1
slr=table_serch_2:SLR1
slr=table_serch_3:SLR1
slr=table_serch_4:SLR0
slr=table_serch_5:SLR0
slr=table_serch_6:SLR0

# 各インスタンスのDRAM接続を指定
# カーネルインターフェースのプラットフォーム内のシステムポートへの割り当て
# カーネルポートを特定のメモリリソースにマップする
sp=table_serch_1.query:PLRAM[1]
sp=table_serch_1.FP_DB:DDR[2]
sp=table_serch_1.hash_table:DDR[2]
sp=table_serch_1.hash_table_pointer:DDR[0]
sp=table_serch_1.judge_temp:DDR[1]

sp=table_serch_2.query:PLRAM[1]
sp=table_serch_2.FP_DB:DDR[2]
sp=table_serch_2.hash_table:DDR[2]
sp=table_serch_2.hash_table_pointer:DDR[0]
sp=table_serch_2.judge_temp:DDR[1]

sp=table_serch_3.query:PLRAM[1]
sp=table_serch_3.FP_DB:DDR[2]
sp=table_serch_3.hash_table:DDR[2]
sp=table_serch_3.hash_table_pointer:DDR[0]
sp=table_serch_3.judge_temp:DDR[1]

sp=table_serch_4.query:PLRAM[1]
sp=table_serch_4.FP_DB:DDR[2]
sp=table_serch_4.hash_table:DDR[2]
sp=table_serch_4.hash_table_pointer:DDR[0]
sp=table_serch_4.judge_temp:DDR[1]

sp=table_serch_5.query:PLRAM[1]
sp=table_serch_5.FP_DB:DDR[2]
sp=table_serch_5.hash_table:DDR[2]
sp=table_serch_5.hash_table_pointer:DDR[0]
sp=table_serch_5.judge_temp:DDR[1]

sp=table_serch_6.query:PLRAM[1]
sp=table_serch_6.FP_DB:DDR[2]
sp=table_serch_6.hash_table:DDR[2]
sp=table_serch_6.hash_table_pointer:DDR[0]
sp=table_serch_6.judge_temp:DDR[1]

# table_serch1
stream_connect=table_serch_1.stream_out1:table_serch_2.stream_in1
stream_connect=table_serch_1.stream_out2:table_serch_3.stream_in1
stream_connect=table_serch_1.stream_out3:table_serch_4.stream_in1
stream_connect=table_serch_1.stream_out4:table_serch_5.stream_in1
stream_connect=table_serch_1.stream_out5:table_serch_6.stream_in1
# table_serch2
stream_connect=table_serch_2.stream_out1:table_serch_1.stream_in2
stream_connect=table_serch_2.stream_out2:table_serch_3.stream_in2
stream_connect=table_serch_2.stream_out3:table_serch_4.stream_in2
stream_connect=table_serch_2.stream_out4:table_serch_5.stream_in2
stream_connect=table_serch_2.stream_out5:table_serch_6.stream_in2
# table_serch3
stream_connect=table_serch_3.stream_out1:table_serch_1.stream_in3
stream_connect=table_serch_3.stream_out2:table_serch_2.stream_in3
stream_connect=table_serch_3.stream_out3:table_serch_4.stream_in3
stream_connect=table_serch_3.stream_out4:table_serch_5.stream_in3
stream_connect=table_serch_3.stream_out5:table_serch_6.stream_in3
# table_serch4
stream_connect=table_serch_4.stream_out1:table_serch_1.stream_in4
stream_connect=table_serch_4.stream_out2:table_serch_2.stream_in4
stream_connect=table_serch_4.stream_out3:table_serch_3.stream_in4
stream_connect=table_serch_4.stream_out4:table_serch_5.stream_in4
stream_connect=table_serch_4.stream_out5:table_serch_6.stream_in4
# table_serch5
stream_connect=table_serch_5.stream_out1:table_serch_1.stream_in5
stream_connect=table_serch_5.stream_out2:table_serch_2.stream_in5
stream_connect=table_serch_5.stream_out3:table_serch_3.stream_in5
stream_connect=table_serch_5.stream_out4:table_serch_4.stream_in5
stream_connect=table_serch_5.stream_out5:table_serch_6.stream_in5
# table_serch6
stream_connect=table_serch_6.stream_out1:table_serch_1.stream_in1
stream_connect=table_serch_6.stream_out2:table_serch_2.stream_in2
stream_connect=table_serch_6.stream_out3:table_serch_3.stream_in3
stream_connect=table_serch_6.stream_out4:table_serch_4.stream_in4
stream_connect=table_serch_6.stream_out5:table_serch_5.stream_in5


[profile]
data=all:all:all# Monitor data on all kernels and CUs
#stall=all:all   # Monitor stalls for all CUs of all kernels
#exec=all:all    # Monitor execution times for all CUs
#aie=all         # Monitor all AIE streams
