05/11/30 13:58:36 ########################################################################
05/11/30 13:58:36 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
05/11/30 13:58:37 
#######################################################################
##### mix_0.pl (Revision: 1.42 )
#####
##### MIX  
#####   MixUtils    1.98 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.71 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.16 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/30 13:58:39 Reading worksheet C_20051121a of H:/work/eclipse/MIX/test/xls_input/bugver/20051121a/../../bugver.xls
05/11/30 13:58:39 Reading worksheet H_20051121a of H:/work/eclipse/MIX/test/xls_input/bugver/20051121a/../../bugver.xls
05/11/30 13:58:40 WARNING: WARNING: Found signal of type std_ulogic_vector with undefined bounds!
05/11/30 13:58:40 Adding port to hierachy module inst_b for signal sc_sig_2!
05/11/30 13:58:40 Adding port to hierachy module inst_b for signal sc_sig_2!
05/11/30 13:58:40 Adding port to hierachy module inst_ab for signal sc_sig_2!
05/11/30 13:58:40 Adding port to hierachy module inst_a for signal sc_sig_2!
05/11/30 13:58:40 Adding port to hierachy module inst_aa for signal sc_sig_2!
05/11/30 13:58:40 Adding port to hierachy module inst_a for signal sc_sig_2!
05/11/30 13:58:40 Add_port: signal sc_sig_2 adds port p_mix_sc_sig_2_go to instance inst_ab
05/11/30 13:58:40 Add_port: signal sc_sig_2 adds port p_mix_sc_sig_2_go to instance inst_aa
05/11/30 13:58:40 Add_port: signal sc_sig_2 adds port p_mix_sc_sig_2_gi to instance inst_b
05/11/30 13:58:40 Add_port: signal sc_sig_2 adds port p_mix_sc_sig_2_go to instance inst_a
05/11/30 13:58:40 Adding port to hierachy module inst_b for signal sc_sig_4!
05/11/30 13:58:40 Adding port to hierachy module inst_aa for signal sc_sig_4!
05/11/30 13:58:40 Adding port to hierachy module inst_a for signal sc_sig_4!
05/11/30 13:58:40 Add_port: signal sc_sig_4 adds port p_mix_sc_sig_4_go to instance inst_aa
05/11/30 13:58:40 Add_port: signal sc_sig_4 adds port p_mix_sc_sig_4_gi to instance inst_b
05/11/30 13:58:40 Add_port: signal sc_sig_4 adds port p_mix_sc_sig_4_go to instance inst_a
05/11/30 13:58:40 Adding port to hierachy module inst_ab for signal sc_sig_1!
05/11/30 13:58:40 Adding port to hierachy module inst_a for signal sc_sig_1!
05/11/30 13:58:40 Adding port to hierachy module inst_b for signal sc_sig_1!
05/11/30 13:58:40 Add_port: signal sc_sig_1 adds port p_mix_sc_sig_1_go to instance inst_ab
05/11/30 13:58:40 Add_port: signal sc_sig_1 adds port p_mix_sc_sig_1_go to instance inst_a
05/11/30 13:58:40 Add_port: signal sc_sig_1 adds port p_mix_sc_sig_1_gi to instance inst_b
05/11/30 13:58:40 WARNING: WARNING: Found signal of type std_ulogic_vector with undefined bounds!
05/11/30 13:58:40 Autoreducing port type for signal sc_sig_1 to std_ulogic
05/11/30 13:58:40 Autoreducing port type for signal sc_sig_1 to std_ulogic
05/11/30 13:58:40 WARNING: WARNING: Missing port p_mix_sc_sig_4_go in entity ent_a (inst_t) redeclaration, ignoreing!
05/11/30 13:58:40 WARNING: WARNING: Missing port p_mix_sc_sig_1_go in entity ent_a (inst_t) redeclaration, ignoreing!
05/11/30 13:58:40 WARNING: WARNING: Missing port p_mix_sc_sig_2_go in entity ent_a (inst_t) redeclaration, ignoreing!
05/11/30 13:58:40 Autoreducing port type for signal sc_sig_1 to std_ulogic
05/11/30 13:58:40 Autoreducing port type for signal sc_sig_1 to std_ulogic
05/11/30 13:58:40 Autoreducing port type for signal sc_sig_1 to std_ulogic
05/11/30 13:58:41 WARNING: File bugver-mixed.xls already exists! Contents will be changed
05/11/30 13:58:41 WARNING: Rotating 3 old sheets of CONF!
05/11/30 13:58:42 WARNING: Rotating 3 old sheets of CONN!
05/11/30 13:58:42 WARNING: Rotating 3 old sheets of HIER!
05/11/30 13:58:42 WARNING: Removing old and and diff sheets in file: bugver-mixed.xls
05/11/30 13:58:42 WARNING: ERROR: workbook with different path already opened!
05/11/30 13:58:44 WARNING: ============= SUMMARY =================
05/11/30 13:58:44 WARNING: SUM: Summary of checks and created items:
05/11/30 13:58:44 WARNING: SUM: checkforce 0
05/11/30 13:58:44 WARNING: SUM: checkunique 0
05/11/30 13:58:44 WARNING: SUM: checkwarn 0
05/11/30 13:58:44 WARNING: SUM: cmacros 0
05/11/30 13:58:44 WARNING: SUM: conn 3
05/11/30 13:58:44 WARNING: SUM: errors 1
05/11/30 13:58:44 WARNING: SUM: genport 10
05/11/30 13:58:44 WARNING: SUM: hdlfiles 9
05/11/30 13:58:44 WARNING: SUM: inst 15
05/11/30 13:58:44 WARNING: SUM: multdriver 1
05/11/30 13:58:44 WARNING: SUM: nodriver 0
05/11/30 13:58:44 WARNING: SUM: noload 0
05/11/30 13:58:44 WARNING: SUM: openports 0
05/11/30 13:58:44 WARNING: SUM: warnings 5
05/11/30 13:58:44 WARNING: SUM: === Number of parsed input tables: ===
05/11/30 13:58:44 WARNING: SUM: conf 0
05/11/30 13:58:44 WARNING: SUM: hier 1
05/11/30 13:58:44 WARNING: SUM: conn 1
05/11/30 13:58:44 WARNING: SUM: io 0
05/11/30 13:58:44 WARNING: SUM: i2c 0
