$date
	Tue Sep 26 19:03:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module f0_tb $end
$var wire 1 ! g $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module stg0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 4 & m0 [0:3] $end
$var wire 2 ' m1 [1:0] $end
$var wire 1 ( w $end
$var wire 1 ) s $end
$var wire 1 ! g $end
$scope module mux1 $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz +
bz *
0)
0(
bz '
bz &
0%
0$
0#
0"
z!
$end
#20
1%
#40
0%
1$
#60
1%
#80
1)
0%
0$
1#
#100
1%
#120
0%
1$
#140
1%
#160
0)
0%
0$
0#
1"
#180
1%
#200
0%
1$
#220
1%
#240
1)
0%
0$
1#
#260
1%
#280
0%
1$
#300
1%
#320
