

================================================================
== Vivado HLS Report for 'fft5'
================================================================
* Date:           Tue May 26 00:34:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_re_addr_1 = getelementptr [100 x i32]* %in_re, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 7 'getelementptr' 'in_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.66ns)   --->   "%in_re_load = load i32* %in_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 8 'load' 'in_re_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_re_addr_2 = getelementptr [100 x i32]* %in_re, i64 0, i64 12" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 9 'getelementptr' 'in_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%in_re_load_1 = load i32* %in_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 10 'load' 'in_re_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_im_addr_1 = getelementptr [100 x i32]* %in_im, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 11 'getelementptr' 'in_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.66ns)   --->   "%in_im_load = load i32* %in_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 12 'load' 'in_im_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_im_addr_2 = getelementptr [100 x i32]* %in_im, i64 0, i64 12" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 13 'getelementptr' 'in_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.66ns)   --->   "%in_im_load_1 = load i32* %in_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 14 'load' 'in_im_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%exptab_im_addr = getelementptr [2 x i32]* %exptab_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 15 'getelementptr' 'exptab_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%exptab_re_addr = getelementptr [2 x i32]* %exptab_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 16 'getelementptr' 'exptab_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (2.66ns)   --->   "%in_re_load = load i32* %in_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 17 'load' 'in_re_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 18 [1/2] (2.66ns)   --->   "%in_re_load_1 = load i32* %in_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 18 'load' 'in_re_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 19 [1/2] (2.66ns)   --->   "%in_im_load = load i32* %in_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 19 'load' 'in_im_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 20 [1/2] (2.66ns)   --->   "%in_im_load_1 = load i32* %in_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 20 'load' 'in_im_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_re_addr_3 = getelementptr [100 x i32]* %in_re, i64 0, i64 6" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 21 'getelementptr' 'in_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.66ns)   --->   "%in_re_load_2 = load i32* %in_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 22 'load' 'in_re_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_re_addr_4 = getelementptr [100 x i32]* %in_re, i64 0, i64 9" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 23 'getelementptr' 'in_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.66ns)   --->   "%in_re_load_3 = load i32* %in_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 24 'load' 'in_re_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_im_addr_3 = getelementptr [100 x i32]* %in_im, i64 0, i64 6" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 25 'getelementptr' 'in_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.66ns)   --->   "%in_im_load_2 = load i32* %in_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 26 'load' 'in_im_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_im_addr_4 = getelementptr [100 x i32]* %in_im, i64 0, i64 9" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 27 'getelementptr' 'in_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.66ns)   --->   "%in_im_load_3 = load i32* %in_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 28 'load' 'in_im_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%exptab_re_load = load i32* %exptab_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 29 'load' 'exptab_re_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%exptab_re_addr_1 = getelementptr [2 x i32]* %exptab_re, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 30 'getelementptr' 'exptab_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.42ns)   --->   "%exptab_re_load_1 = load i32* %exptab_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 31 'load' 'exptab_re_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [2/2] (1.42ns)   --->   "%exptab_im_load = load i32* %exptab_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 32 'load' 'exptab_im_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%exptab_im_addr_1 = getelementptr [2 x i32]* %exptab_im, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 33 'getelementptr' 'exptab_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.42ns)   --->   "%exptab_im_load_1 = load i32* %exptab_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 34 'load' 'exptab_im_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 5.44>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%in_im_addr = getelementptr [100 x i32]* %in_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 35 'getelementptr' 'in_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_re_addr = getelementptr [100 x i32]* %in_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 36 'getelementptr' 'in_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln22 = add nsw i32 %in_re_load_1, %in_re_load" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 37 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln23 = add nsw i32 %in_im_load_1, %in_im_load" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 38 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%sub_ln24 = sub nsw i32 %in_re_load, %in_re_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:24]   --->   Operation 39 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%sub_ln25 = sub nsw i32 %in_im_load, %in_im_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:25]   --->   Operation 40 'sub' 'sub_ln25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%in_re_load_2 = load i32* %in_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 41 'load' 'in_re_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/2] (2.66ns)   --->   "%in_re_load_3 = load i32* %in_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 42 'load' 'in_re_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln26 = add nsw i32 %in_re_load_3, %in_re_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 43 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (2.66ns)   --->   "%in_im_load_2 = load i32* %in_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 44 'load' 'in_im_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 45 [1/2] (2.66ns)   --->   "%in_im_load_3 = load i32* %in_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 45 'load' 'in_im_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln27 = add nsw i32 %in_im_load_3, %in_im_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%sub_ln28 = sub nsw i32 %in_re_load_2, %in_re_load_3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:28]   --->   Operation 47 'sub' 'sub_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%sub_ln29 = sub nsw i32 %in_im_load_2, %in_im_load_3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:29]   --->   Operation 48 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (2.66ns)   --->   "%in_re_load_4 = load i32* %in_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 49 'load' 'in_re_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 50 [2/2] (2.66ns)   --->   "%in_im_load_4 = load i32* %in_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 50 'load' 'in_im_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_1 = add i32 %in_im_load_3, %in_im_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 51 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln32_2 = add i32 %add_ln32_1, %in_im_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 52 'add' 'add_ln32_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/2] (1.42ns)   --->   "%exptab_re_load = load i32* %exptab_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 53 'load' 'exptab_re_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [1/2] (1.42ns)   --->   "%exptab_re_load_1 = load i32* %exptab_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 54 'load' 'exptab_re_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 55 [1/2] (1.42ns)   --->   "%exptab_im_load = load i32* %exptab_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 55 'load' 'exptab_im_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 56 [1/2] (1.42ns)   --->   "%exptab_im_load_1 = load i32* %exptab_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 56 'load' 'exptab_im_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%out_im_addr = getelementptr [100 x i32]* %out_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 57 'getelementptr' 'out_im_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%out_re_addr = getelementptr [100 x i32]* %out_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 58 'getelementptr' 'out_re_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (2.66ns)   --->   "%in_re_load_4 = load i32* %in_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 59 'load' 'in_re_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %in_re_load_4, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 60 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln31_1 = add i32 %add_ln31, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 61 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (2.66ns)   --->   "store i32 %add_ln31_1, i32* %out_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 63 [1/2] (2.66ns)   --->   "%in_im_load_4 = load i32* %in_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 63 'load' 'in_im_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i32 %in_im_load, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 64 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i32 %add_ln32_2, %add_ln32" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 65 'add' 'add_ln32_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (2.66ns)   --->   "store i32 %add_ln32_3, i32* %out_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 67 [1/1] (6.58ns)   --->   "%mul_ln34 = mul nsw i32 %exptab_re_load, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 67 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (6.58ns)   --->   "%mul_ln34_1 = mul nsw i32 %exptab_re_load_1, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 68 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.78ns)   --->   "%sub_ln34 = sub nsw i32 %mul_ln34, %mul_ln34_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 69 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (6.58ns)   --->   "%mul_ln35 = mul nsw i32 %exptab_re_load, %add_ln27" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 70 'mul' 'mul_ln35' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (6.58ns)   --->   "%mul_ln35_1 = mul nsw i32 %exptab_re_load_1, %add_ln23" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 71 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.78ns)   --->   "%sub_ln35 = sub nsw i32 %mul_ln35, %mul_ln35_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 72 'sub' 'sub_ln35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (6.58ns)   --->   "%mul_ln36 = mul nsw i32 %exptab_re_load, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 73 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (6.58ns)   --->   "%mul_ln36_1 = mul nsw i32 %exptab_re_load_1, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 74 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.78ns)   --->   "%sub_ln36 = sub nsw i32 %mul_ln36, %mul_ln36_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 75 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (6.58ns)   --->   "%mul_ln37 = mul nsw i32 %exptab_re_load, %add_ln23" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 76 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (6.58ns)   --->   "%mul_ln37_1 = mul nsw i32 %exptab_re_load_1, %add_ln27" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 77 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.78ns)   --->   "%sub_ln37 = sub nsw i32 %mul_ln37, %mul_ln37_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 78 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (6.58ns)   --->   "%mul_ln38 = mul nsw i32 %exptab_im_load, %sub_ln29" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 79 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (6.58ns)   --->   "%mul_ln38_1 = mul nsw i32 %exptab_im_load_1, %sub_ln25" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 80 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.78ns)   --->   "%sub_ln38 = sub nsw i32 %mul_ln38, %mul_ln38_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 81 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (6.58ns)   --->   "%mul_ln39 = mul nsw i32 %exptab_im_load, %sub_ln28" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 82 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (6.58ns)   --->   "%mul_ln39_1 = mul nsw i32 %exptab_im_load_1, %sub_ln24" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 83 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.78ns)   --->   "%sub_ln39 = sub nsw i32 %mul_ln39, %mul_ln39_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 84 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (6.58ns)   --->   "%mul_ln40 = mul nsw i32 %exptab_im_load, %sub_ln25" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 85 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (6.58ns)   --->   "%mul_ln40_1 = mul nsw i32 %exptab_im_load_1, %sub_ln29" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 86 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln40 = add nsw i32 %mul_ln40_1, %mul_ln40" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 87 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (6.58ns)   --->   "%mul_ln41 = mul nsw i32 %exptab_im_load, %sub_ln24" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 88 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (6.58ns)   --->   "%mul_ln41_1 = mul nsw i32 %exptab_im_load_1, %sub_ln28" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 89 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln41 = add nsw i32 %mul_ln41_1, %mul_ln41" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 90 'add' 'add_ln41' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln43 = sub nsw i32 %sub_ln36, %add_ln40" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:43]   --->   Operation 91 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln44 = sub nsw i32 %sub_ln37, %add_ln41" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:44]   --->   Operation 92 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48 = sub nsw i32 %sub_ln34, %sub_ln38" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:48]   --->   Operation 93 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub nsw i32 %sub_ln35, %sub_ln39" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:49]   --->   Operation 94 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1 = add i32 %add_ln40, %sub_ln36" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 95 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln53 = add nsw i32 %add_ln53_1, %in_re_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 96 'add' 'add_ln53' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%out_re_addr_1 = getelementptr [100 x i32]* %out_re, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 97 'getelementptr' 'out_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.66ns)   --->   "store i32 %add_ln53, i32* %out_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 99 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln54 = add nsw i32 %in_im_load_4, %sub_ln44" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 99 'add' 'add_ln54' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%out_im_addr_1 = getelementptr [100 x i32]* %out_im, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 100 'getelementptr' 'out_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.66ns)   --->   "store i32 %add_ln54, i32* %out_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 102 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln55 = add nsw i32 %in_re_load_4, %sub_ln48" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 102 'add' 'add_ln55' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%out_re_addr_2 = getelementptr [100 x i32]* %out_re, i64 0, i64 2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 103 'getelementptr' 'out_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.66ns)   --->   "store i32 %add_ln55, i32* %out_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_1 = add i32 %sub_ln39, %sub_ln35" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 105 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln56 = add nsw i32 %add_ln56_1, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 106 'add' 'add_ln56' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%out_im_addr_2 = getelementptr [100 x i32]* %out_im, i64 0, i64 2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 107 'getelementptr' 'out_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.66ns)   --->   "store i32 %add_ln56, i32* %out_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %sub_ln38, %sub_ln34" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 109 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln57 = add nsw i32 %add_ln57_1, %in_re_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 110 'add' 'add_ln57' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln58 = add nsw i32 %in_im_load_4, %sub_ln49" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 111 'add' 'add_ln58' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln59 = add nsw i32 %in_re_load_4, %sub_ln43" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 112 'add' 'add_ln59' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i32 %add_ln41, %sub_ln37" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 113 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln60 = add nsw i32 %add_ln60_1, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 114 'add' 'add_ln60' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_re), !map !13"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_im), !map !19"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in_re), !map !23"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in_im), !map !27"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %exptab_re), !map !31"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %exptab_im), !map !37"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fft5_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%out_re_addr_3 = getelementptr [100 x i32]* %out_re, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 122 'getelementptr' 'out_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.66ns)   --->   "store i32 %add_ln57, i32* %out_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%out_im_addr_3 = getelementptr [100 x i32]* %out_im, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 124 'getelementptr' 'out_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.66ns)   --->   "store i32 %add_ln58, i32* %out_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%out_re_addr_4 = getelementptr [100 x i32]* %out_re, i64 0, i64 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 126 'getelementptr' 'out_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (2.66ns)   --->   "store i32 %add_ln59, i32* %out_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%out_im_addr_4 = getelementptr [100 x i32]* %out_im, i64 0, i64 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 128 'getelementptr' 'out_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.66ns)   --->   "store i32 %add_ln60, i32* %out_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:61]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('in_re_addr_1', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22) [20]  (0 ns)
	'load' operation ('in_re_load', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22) on array 'in_re' [21]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('in_re_load', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22) on array 'in_re' [21]  (2.66 ns)

 <State 3>: 5.44ns
The critical path consists of the following:
	'load' operation ('in_im_load_2', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27) on array 'in_im' [38]  (2.66 ns)
	'add' operation ('add_ln32_2', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32) [51]  (2.78 ns)

 <State 4>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34) [55]  (6.58 ns)
	'sub' operation ('sub_ln34', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34) [59]  (1.78 ns)

 <State 5>: 5.44ns
The critical path consists of the following:
	'sub' operation ('sub_ln44', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:44) [85]  (0 ns)
	'add' operation ('add_ln54', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54) [92]  (2.78 ns)
	'store' operation ('store_ln54', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54) of variable 'add_ln54', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54 on array 'out_im' [94]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('out_re_addr_3', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57) [104]  (0 ns)
	'store' operation ('store_ln57', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57) of variable 'add_ln57', extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57 on array 'out_re' [105]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
