5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd finish1.vcd -o finish1.cdd -v finish1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" finish1.v 10 28 1
2 1 14 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 2
4 1 1 0 0
3 1 main.$u0 "main.$u0" finish1.v 0 19 1
2 2 15 50008 1 0 1004 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 1 37 6 2 3
2 5 16 20003 1 0 1008 0 0 32 96 10 1 0 0 0 0 0 0
2 6 16 10003 2 2c 900a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 0 0 1 5a 1002 0 0 1 34 2
2 8 18 50008 0 0 1010 0 0 1 36 1
2 9 18 10001 0 1 400 0 0 a
2 10 18 10008 0 37 22 8 9
4 10 0 0 0
4 7 0 10 10
4 6 0 7 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" finish1.v 0 26 1
