Fitter report for spw_fifo_ulight
Tue Jan 23 17:45:29 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Fitter Summary                                                                         ;
+---------------------------------+------------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jan 23 17:45:28 2018                ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                   ; spw_fifo_ulight                                      ;
; Top-level Entity Name           ; SPW_ULIGHT_FIFO                                      ;
; Family                          ; Cyclone V                                            ;
; Device                          ; 5CSEMA4U23C6                                         ;
; Timing Models                   ; Final                                                ;
; Logic utilization (in ALMs)     ; 3,380 / 15,880 ( 21 % )                              ;
; Total registers                 ; 4664                                                 ;
; Total pins                      ; 19 / 314 ( 6 % )                                     ;
; Total virtual pins              ; 0                                                    ;
; Total block memory bits         ; 0 / 2,764,800 ( 0 % )                                ;
; Total RAM Blocks                ; 0 / 270 ( 0 % )                                      ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                       ;
; Total HSSI RX PCSs              ; 0                                                    ;
; Total HSSI PMA RX Deserializers ; 0                                                    ;
; Total HSSI TX PCSs              ; 0                                                    ;
; Total HSSI PMA TX Serializers   ; 0                                                    ;
; Total PLLs                      ; 1 / 5 ( 20 % )                                       ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                        ;
+---------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Auto RAM to MLAB Conversion                                                ; Off                                   ; On                                    ;
; Power Optimization During Fitting                                          ; Extra effort                          ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                 ; Pack All IO Registers                 ; Normal                                ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Off                                   ; Auto                                  ;
; Auto Register Duplication                                                  ; Off                                   ; Auto                                  ;
; Optimize Design for Metastability                                          ; Off                                   ; On                                    ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                               ; Action          ; Operation          ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                              ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+
; ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                      ; Created         ; Placement          ; Fitter Periphery Placement ;           ;                ;                                                                               ;                  ;                       ;
; ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                  ; Created         ; Placement          ; Fitter Periphery Placement ;           ;                ;                                                                               ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                          ; Created         ; Placement          ; Fitter Periphery Placement ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Add0~41                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Add0~42                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Add1~10                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Equal2~0                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Equal2~1                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|Equal2~1_RESYN146_BDD147                                                                                                                                                               ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|LessThan16~0                                                                                                                                                                           ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|LessThan16~1                                                                                                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|LessThan16~1_RESYN100_BDD101                                                                                                                                                           ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~1                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~4                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~4_RESYN136_BDD137                                                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~5                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~5_RESYN138_BDD139                                                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~7                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i~7_RESYN140_BDD141                                                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter_100~0                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter_100~0_RESYN104_BDD105                                                                                                                                                          ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter_100~0_RESYN106_BDD107                                                                                                                                                          ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter_100~3                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~21                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~23                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~53                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~54                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~55                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~56                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~66                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~97                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~97_RESYN152_BDD153                                                                                                                                                             ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~98                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~98_RESYN154_BDD155                                                                                                                                                             ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~99                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~100                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|counter~100_RESYN156_BDD157                                                                                                                                                            ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; debounce_db:db_system_spwulight_b|Add0~62                                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; debounce_db:db_system_spwulight_b|counter~15                                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector0~0                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector0~1                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector0~2                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector0~2_RESYN38_BDD39                                                                                                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector3~0                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector3~0_RESYN36_BDD37                                                                                                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector5~0                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector5~1                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|Selector5~1_RESYN158_BDD159                                                                                                                                                                                    ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|always10~1                                                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|always10~1_RESYN148_BDD149                                                                                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; detector_tokens:m_x|always10~2                                                                                                                                                                                                     ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|Add0~42                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|Add9~10                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|Selector18~1                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|rd_ptr~2                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Add0~2                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Add1~6                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Add2~26                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us~2                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us~1                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after850ns~7                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector3~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector3~0_RESYN34_BDD35                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector5~0                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector5~1                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector5~1_RESYN82_BDD83                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|Selector5~2                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_control_data_rdy:control_data_rdy|always0~1                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_control_data_rdy:control_data_rdy|always0~1_RESYN150_BDD151                                                                                                    ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always0~1                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always0~1_RESYN142_BDD143                                                                                                          ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always1~0                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always1~0_RESYN144_BDD145                                                                                                          ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~0                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN116_BDD117                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN118_BDD119                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN120_BDD121                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN124_BDD125                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN126_BDD127                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux1~2_RESYN128_BDD129                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~0                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~1                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~1_RESYN108_BDD109                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~1_RESYN110_BDD111                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~1_RESYN112_BDD113                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux2~1_RESYN114_BDD115                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux3~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux3~0_RESYN4_BDD5                                                                                                                       ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux3~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux4~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux4~0_RESYN10_BDD11                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux4~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux5~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux5~0_RESYN12_BDD13                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux5~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux6~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux6~0_RESYN20_BDD21                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux6~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux7~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux7~0_RESYN18_BDD19                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux7~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux8~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux8~0_RESYN16_BDD17                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux8~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux9~0                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux9~0_RESYN14_BDD15                                                                                                                     ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux9~1                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux10~0                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux10~0_RESYN6_BDD7                                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux10~1                                                                                                                                  ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux11~0                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux11~0_RESYN8_BDD9                                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Mux11~1                                                                                                                                  ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Selector1~0                                                                                                                              ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Selector1~1                                                                                                                              ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|process_data~0                                                                                                                           ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|tcode_rdy_trnsp~0                                                                                                                        ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Equal11~0                                                                                                                                         ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux0~1                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux0~1_RESYN160_BDD161                                                                                                                            ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux0~1_RESYN162_BDD163                                                                                                                            ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux21~2                                                                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux21~2_RESYN164_BDD165                                                                                                                           ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~0                                                                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~0_RESYN50_BDD51                                                                                                                             ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~0_RESYN52_BDD53                                                                                                                             ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~0_RESYN54_BDD55                                                                                                                             ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~1                                                                                                                                           ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux22~2                                                                                                                                           ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux23~0                                                                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux23~0_RESYN2_BDD3                                                                                                                               ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|Mux23~1                                                                                                                                           ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_time_in_control_flag_tx~0                                                                                                                    ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_time_in_control_flag_tx~1                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_time_in_control_flag_tx~1_RESYN22_BDD23                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~11                                                                                                                                      ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~13                                                                                                                                      ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~14                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~14_RESYN24_BDD25                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~14_RESYN26_BDD27                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~15                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~15_RESYN102_BDD103                                                                                                                      ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_type~22                                                                                                                                      ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~0                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~4                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~4_RESYN130_BDD131                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~7                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~7_RESYN132_BDD133                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~8                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|next_state_tx~8_RESYN134_BDD135                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|result_shift[0]~5                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|result_shift[0]~5_RESYN92_BDD93                                                                                                                   ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last~0                                                                                                                        ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last~1                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last~1_RESYN30_BDD31                                                                                                          ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~7                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~7_RESYN94_BDD95                                                                                                                           ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~8                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~8_RESYN96_BDD97                                                                                                                           ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~9                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~9_RESYN98_BDD99                                                                                                                           ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~13                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~13_RESYN166_BDD167                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_dout~13_RESYN168_BDD169                                                                                                                        ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector10~0                                                                                                            ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector10~1                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector10~1_RESYN62_BDD63                                                                                              ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector11~0                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector11~0_RESYN64_BDD65                                                                                              ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector14~0                                                                                                            ; Deleted         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|Selector14~1                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|state_fct_p~12                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|state_fct_p~12_RESYN78_BDD79                                                                                            ; Created         ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14                   ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2      ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14              ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2 ; Modified        ; Physical Synthesis ; Timing optimization        ;           ;                ;                                                                               ;                  ;                       ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c|bit_c_1                                                                                                                             ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; din_a~input                                                                   ; O                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[0]                                                                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization        ; Q         ;                ; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[0]~_Duplicate_1 ; Q                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[0]                                                                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; LED[0]~output                                                                 ; I                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[1]                                                                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization        ; Q         ;                ; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[1]~_Duplicate_1 ; Q                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[1]                                                                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; LED[1]~output                                                                 ; I                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[2]                                                                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization        ; Q         ;                ; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[2]~_Duplicate_1 ; Q                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[2]                                                                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; LED[2]~output                                                                 ; I                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[3]                                                                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization        ; Q         ;                ; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[3]~_Duplicate_1 ; Q                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[3]                                                                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; LED[3]~output                                                                 ; I                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[4]                                                                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization        ; Q         ;                ; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[4]~_Duplicate_1 ; Q                ;                       ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|data_out[4]                                                                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization        ; Q         ;                ; LED[4]~output                                                                 ; I                ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+--------------+-----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity  ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+-----------------+--------------+------------+---------------+----------------+
; I/O Standard ; SPW_ULIGHT_FIFO ;              ; KEY        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; SPW_ULIGHT_FIFO ;              ; LED        ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+-----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10149 ) ; 0.00 % ( 0 / 10149 )       ; 0.00 % ( 0 / 10149 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10149 ) ; 0.00 % ( 0 / 10149 )       ; 0.00 % ( 0 / 10149 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10131 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/output_files/spw_fifo_ulight.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,380 / 15,880        ; 21 %  ;
; ALMs needed [=A-B+C]                                        ; 3,380                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,818 / 15,880        ; 24 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,671                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,501                 ;       ;
;         [c] ALMs used for registers                         ; 646                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 444 / 15,880          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 15,880            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 5                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 459 / 1,588           ; 29 %  ;
;     -- Logic LABs                                           ; 459                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,541                 ;       ;
;     -- 7 input functions                                    ; 72                    ;       ;
;     -- 6 input functions                                    ; 1,348                 ;       ;
;     -- 5 input functions                                    ; 887                   ;       ;
;     -- 4 input functions                                    ; 1,496                 ;       ;
;     -- <=3 input functions                                  ; 1,738                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 344                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,658                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,633 / 31,760        ; 15 %  ;
;         -- Secondary logic registers                        ; 25 / 31,760           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,658                 ;       ;
;         -- Routing optimization registers                   ; 0                     ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 19 / 314              ; 6 %   ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 6                     ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 270               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 2,764,800         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 2,764,800         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.5% / 5.7% / 4.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.8% / 17.9% / 17.8% ;       ;
; Maximum fan-out                                             ; 3073                  ;       ;
; Highest non-global fan-out                                  ; 2974                  ;       ;
; Total fan-out                                               ; 40576                 ;       ;
; Average fan-out                                             ; 3.83                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; ulight_fifo_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3380 / 15880 ( 21 % ) ; 0 / 15880 ( 0 % )                      ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3380                  ; 0                                      ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3818 / 15880 ( 24 % ) ; 0 / 15880 ( 0 % )                      ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1671                  ; 0                                      ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1501                  ; 0                                      ; 0                              ;
;         [c] ALMs used for registers                         ; 646                   ; 0                                      ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 444 / 15880 ( 3 % )   ; 0 / 15880 ( 0 % )                      ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )                      ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 5                     ; 0                                      ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                    ; Low                            ;
;                                                             ;                       ;                                        ;                                ;
; Total LABs:  partially or completely used                   ; 459 / 1588 ( 29 % )   ; 0 / 1588 ( 0 % )                       ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 459                   ; 0                                      ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Combinational ALUT usage for logic                          ; 5541                  ; 0                                      ; 0                              ;
;     -- 7 input functions                                    ; 72                    ; 0                                      ; 0                              ;
;     -- 6 input functions                                    ; 1348                  ; 0                                      ; 0                              ;
;     -- 5 input functions                                    ; 887                   ; 0                                      ; 0                              ;
;     -- 4 input functions                                    ; 1496                  ; 0                                      ; 0                              ;
;     -- <=3 input functions                                  ; 1738                  ; 0                                      ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 344                   ; 0                                      ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                      ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                      ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                      ; 0                              ;
;     -- By type:                                             ;                       ;                                        ;                                ;
;         -- Primary logic registers                          ; 4633 / 31760 ( 15 % ) ; 0 / 31760 ( 0 % )                      ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 25 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )                      ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                        ;                                ;
;         -- Design implementation registers                  ; 4658                  ; 0                                      ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
;                                                             ;                       ;                                        ;                                ;
; Virtual pins                                                ; 0                     ; 0                                      ; 0                              ;
; I/O pins                                                    ; 17                    ; 0                                      ; 2                              ;
; I/O registers                                               ; 6                     ; 0                                      ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                      ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                      ; 0                              ;
; Clock enable block                                          ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                        ; 3 / 110 ( 2 % )                ;
; Double data rate I/O input circuitry                        ; 1 / 304 ( < 1 % )     ; 0 / 304 ( 0 % )                        ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 5 / 304 ( 1 % )       ; 0 / 304 ( 0 % )                        ; 0 / 304 ( 0 % )                ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                          ; 1 / 5 ( 20 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                         ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                          ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                          ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                                        ;                                ;
; Connections                                                 ;                       ;                                        ;                                ;
;     -- Input Connections                                    ; 4351                  ; 0                                      ; 40                             ;
;     -- Registered Input Connections                         ; 3099                  ; 0                                      ; 0                              ;
;     -- Output Connections                                   ; 40                    ; 0                                      ; 4351                           ;
;     -- Registered Output Connections                        ; 1                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Internal Connections                                        ;                       ;                                        ;                                ;
;     -- Total Connections                                    ; 41010                 ; 0                                      ; 4428                           ;
;     -- Registered Connections                               ; 25215                 ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; External Connections                                        ;                       ;                                        ;                                ;
;     -- Top                                                  ; 0                     ; 0                                      ; 4391                           ;
;     -- ulight_fifo_hps_0_hps_io_border:border               ; 0                     ; 0                                      ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 4391                  ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Partition Interface                                         ;                       ;                                        ;                                ;
;     -- Input Ports                                          ; 5                     ; 0                                      ; 41                             ;
;     -- Output Ports                                         ; 10                    ; 0                                      ; 106                            ;
;     -- Bidir Ports                                          ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Registered Ports                                            ;                       ;                                        ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                      ; 0                              ;
;                                                             ;                       ;                                        ;                                ;
; Port Connectivity                                           ;                       ;                                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                      ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                      ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; Y13   ; 4A       ; 38           ; 0            ; 0            ; 3074                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 18                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; din_a        ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 8                     ; 2                  ; no     ; yes            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; din_a(n)     ; AA15  ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a        ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a(n)     ; AD20  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]    ; W15   ; 5A       ; 68           ; 12           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]    ; AA24  ; 5A       ; 68           ; 13           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]    ; V16   ; 5A       ; 68           ; 13           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]    ; V15   ; 5A       ; 68           ; 13           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]    ; AF26  ; 5A       ; 68           ; 10           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]    ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]    ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]    ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a    ; AG28  ; 4A       ; 65           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a(n) ; AH27  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a    ; AF20  ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a(n) ; AG20  ; 4A       ; 53           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off         ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 11 / 68 ( 16 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; din_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; sin_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; sin_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; sout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; sout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; dout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; dout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; din_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED[5]   ; Missing drive strength and slew rate ;
; LED[7]   ; Missing drive strength and slew rate ;
; LED[0]   ; Missing drive strength and slew rate ;
; LED[1]   ; Missing drive strength and slew rate ;
; LED[2]   ; Missing drive strength and slew rate ;
; LED[3]   ; Missing drive strength and slew rate ;
; LED[4]   ; Missing drive strength and slew rate ;
; LED[6]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                      ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                                  ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                       ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                       ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                             ; 400.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                            ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                             ; 37.500000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                             ; 100.000000 MHz             ;
;     -- PLL Enable                                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                                     ; 16                         ;
;     -- N Counter                                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                                            ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                    ; clk_1                      ;
;             -- ADJPLLIN source                                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                                       ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                                            ;                            ;
;         -- ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                ; 400.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X68_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 1                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;                                                                                                                                      ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                     ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |SPW_ULIGHT_FIFO                                                                              ; 3379.5 (0.5)         ; 3817.5 (0.5)                     ; 443.0 (0.0)                                       ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 5541 (1)            ; 4658 (0)                  ; 6 (6)         ; 0                 ; 0     ; 0          ; 19   ; 0            ; |SPW_ULIGHT_FIFO                                                                                                                                                                                                                                                                        ; SPW_ULIGHT_FIFO                         ; work         ;
;    |clock_reduce:R_400_to_2_5_10_100_200_300MHZ|                                              ; 109.9 (109.9)        ; 113.5 (113.5)                    ; 5.0 (5.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 184 (184)           ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|clock_reduce:R_400_to_2_5_10_100_200_300MHZ                                                                                                                                                                                                                            ; clock_reduce                            ; work         ;
;    |debounce_db:db_system_spwulight_b|                                                        ; 18.5 (18.5)          ; 20.0 (20.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|debounce_db:db_system_spwulight_b                                                                                                                                                                                                                                      ; debounce_db                             ; work         ;
;    |detector_tokens:m_x|                                                                      ; 18.0 (18.0)          ; 20.5 (20.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|detector_tokens:m_x                                                                                                                                                                                                                                                    ; detector_tokens                         ; work         ;
;    |spw_ulight_con_top_x:A_SPW_TOP|                                                           ; 855.5 (0.0)          ; 1122.9 (0.0)                     ; 269.9 (0.0)                                       ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1082 (0)            ; 1530 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP                                                                                                                                                                                                                                         ; spw_ulight_con_top_x                    ; work         ;
;       |fifo_rx:rx_data|                                                                       ; 296.0 (56.1)         ; 430.3 (56.7)                     ; 134.7 (0.7)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 352 (99)            ; 657 (72)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data                                                                                                                                                                                                                         ; fifo_rx                                 ; work         ;
;          |mem_data:mem_dta_fifo_tx|                                                           ; 239.9 (239.9)        ; 373.6 (373.6)                    ; 134.1 (134.1)                                     ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 253 (253)           ; 585 (585)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx                                                                                                                                                                                                ; mem_data                                ; work         ;
;       |fifo_tx:tx_data|                                                                       ; 292.4 (30.5)         ; 397.3 (30.5)                     ; 105.9 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 299 (46)            ; 627 (42)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data                                                                                                                                                                                                                         ; fifo_tx                                 ; work         ;
;          |mem_data:mem_dta_fifo_tx|                                                           ; 261.2 (261.2)        ; 366.8 (366.8)                    ; 106.7 (106.7)                                     ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 253 (253)           ; 585 (585)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx                                                                                                                                                                                                ; mem_data                                ; work         ;
;       |top_spw_ultra_light:SPW|                                                               ; 267.1 (0.0)          ; 295.3 (0.0)                      ; 29.2 (0.0)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 431 (0)             ; 246 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW                                                                                                                                                                                                                 ; top_spw_ultra_light                     ; work         ;
;          |FSM_SPW:FSM|                                                                        ; 61.9 (61.9)          ; 67.0 (67.0)                      ; 5.4 (5.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 117 (117)           ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM                                                                                                                                                                                                     ; FSM_SPW                                 ; work         ;
;          |RX_SPW:RX|                                                                          ; 41.6 (1.0)           ; 49.5 (1.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (3)              ; 74 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX                                                                                                                                                                                                       ; RX_SPW                                  ; work         ;
;             |bit_capture_control:capture_c|                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c                                                                                                                                                                         ; bit_capture_control                     ; work         ;
;             |bit_capture_data:capture_d|                                                      ; 1.1 (1.1)            ; 2.8 (2.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_data:capture_d                                                                                                                                                                            ; bit_capture_data                        ; work         ;
;             |counter_neg:cnt_neg|                                                             ; 9.2 (9.2)            ; 10.0 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg                                                                                                                                                                                   ; counter_neg                             ; work         ;
;             |rx_buffer_fsm:buffer_fsm|                                                        ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_buffer_fsm:buffer_fsm                                                                                                                                                                              ; rx_buffer_fsm                           ; work         ;
;             |rx_control_data_rdy:control_data_rdy|                                            ; 3.6 (3.6)            ; 4.0 (4.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_control_data_rdy:control_data_rdy                                                                                                                                                                  ; rx_control_data_rdy                     ; work         ;
;             |rx_data_buffer_data_w:buffer_data_flag|                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_buffer_data_w:buffer_data_flag                                                                                                                                                                ; rx_data_buffer_data_w                   ; work         ;
;             |rx_data_control_p:data_control|                                                  ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control                                                                                                                                                                        ; rx_data_control_p                       ; work         ;
;             |rx_data_receive:rx_dtarcv|                                                       ; 12.6 (12.6)          ; 17.3 (17.3)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_receive:rx_dtarcv                                                                                                                                                                             ; rx_data_receive                         ; work         ;
;          |TX_SPW:TX|                                                                          ; 163.7 (0.0)          ; 178.8 (0.0)                      ; 15.9 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 248 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX                                                                                                                                                                                                       ; TX_SPW                                  ; work         ;
;             |tx_data_send:tx_data_snd|                                                        ; 32.5 (32.5)          ; 35.4 (35.4)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd                                                                                                                                                                              ; tx_data_send                            ; work         ;
;             |tx_fsm_m:tx_fsm|                                                                 ; 129.4 (96.6)         ; 141.3 (109.1)                    ; 12.7 (13.3)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 196 (152)           ; 82 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm                                                                                                                                                                                       ; tx_fsm_m                                ; work         ;
;                |tx_fct_counter:tx_fct_cnt|                                                    ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt                                                                                                                                                             ; tx_fct_counter                          ; work         ;
;                |tx_fct_send:tx_fct_snd|                                                       ; 12.1 (12.1)          ; 12.2 (12.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd                                                                                                                                                                ; tx_fct_send                             ; work         ;
;             |tx_transport:trasnport_layer|                                                    ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer                                                                                                                                                                          ; tx_transport                            ; work         ;
;    |ulight_fifo:u0|                                                                           ; 2377.1 (0.0)         ; 2540.1 (0.0)                     ; 164.1 (0.0)                                       ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 4210 (0)            ; 3049 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0                                                                                                                                                                                                                                                         ; ulight_fifo                             ; ulight_fifo  ;
;       |altera_reset_controller:rst_controller|                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; altera_reset_controller                 ; ulight_fifo  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                       ; altera_reset_synchronizer               ; ulight_fifo  ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; altera_reset_controller                 ; ulight_fifo  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                   ; altera_reset_synchronizer               ; ulight_fifo  ;
;       |ulight_fifo_auto_start:auto_start|                                                     ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:auto_start                                                                                                                                                                                                                       ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_auto_start:data_read_en_rx|                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:data_read_en_rx                                                                                                                                                                                                                  ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_auto_start:link_disable|                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:link_disable                                                                                                                                                                                                                     ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_auto_start:link_start|                                                     ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:link_start                                                                                                                                                                                                                       ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_auto_start:timecode_tx_enable|                                             ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:timecode_tx_enable                                                                                                                                                                                                               ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_auto_start:write_en_tx|                                                    ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_auto_start:write_en_tx                                                                                                                                                                                                                      ; ulight_fifo_auto_start                  ; ulight_fifo  ;
;       |ulight_fifo_clock_sel:clock_sel|                                                       ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_clock_sel:clock_sel                                                                                                                                                                                                                         ; ulight_fifo_clock_sel                   ; ulight_fifo  ;
;       |ulight_fifo_counter_rx_fifo:counter_rx_fifo|                                           ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo                                                                                                                                                                                                             ; ulight_fifo_counter_rx_fifo             ; ulight_fifo  ;
;       |ulight_fifo_counter_rx_fifo:counter_tx_fifo|                                           ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo                                                                                                                                                                                                             ; ulight_fifo_counter_rx_fifo             ; ulight_fifo  ;
;       |ulight_fifo_counter_rx_fifo:fsm_info|                                                  ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info                                                                                                                                                                                                                    ; ulight_fifo_counter_rx_fifo             ; ulight_fifo  ;
;       |ulight_fifo_data_flag_rx:data_flag_rx|                                                 ; 4.5 (4.5)            ; 5.1 (5.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx                                                                                                                                                                                                                   ; ulight_fifo_data_flag_rx                ; ulight_fifo  ;
;       |ulight_fifo_data_info:data_info|                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_data_info:data_info                                                                                                                                                                                                                         ; ulight_fifo_data_info                   ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:fifo_empty_rx_status|                                 ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_empty_rx_status                                                                                                                                                                                                   ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:fifo_empty_tx_status|                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_empty_tx_status                                                                                                                                                                                                   ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:fifo_full_rx_status|                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_full_rx_status                                                                                                                                                                                                    ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:fifo_full_tx_status|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_full_tx_status                                                                                                                                                                                                    ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:timecode_ready_rx|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:timecode_ready_rx                                                                                                                                                                                                      ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_fifo_empty_rx_status:timecode_tx_ready|                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:timecode_tx_ready                                                                                                                                                                                                      ; ulight_fifo_fifo_empty_rx_status        ; ulight_fifo  ;
;       |ulight_fifo_hps_0:hps_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_hps_0:hps_0                                                                                                                                                                                                                                 ; ulight_fifo_hps_0                       ; ulight_fifo  ;
;          |ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                               ; ulight_fifo_hps_0_fpga_interfaces       ; ulight_fifo  ;
;       |ulight_fifo_led_pio_test:led_pio_test|                                                 ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test                                                                                                                                                                                                                   ; ulight_fifo_led_pio_test                ; ulight_fifo  ;
;       |ulight_fifo_mm_interconnect_0:mm_interconnect_0|                                       ; 2336.3 (0.0)         ; 2489.6 (0.0)                     ; 154.2 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 4124 (0)            ; 2969 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                         ; ulight_fifo_mm_interconnect_0           ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|                               ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|                                 ; 19.3 (19.3)          ; 20.2 (20.2)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|                                ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|                                  ; 19.7 (19.7)          ; 20.4 (20.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rdata_fifo|                          ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rsp_fifo|                            ; 16.1 (16.1)          ; 17.4 (17.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rdata_fifo|                          ; 6.5 (6.5)            ; 6.9 (6.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rsp_fifo|                            ; 17.7 (17.7)          ; 19.0 (19.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_flag_rx_s1_agent_rdata_fifo|                             ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_flag_rx_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_flag_rx_s1_agent_rsp_fifo|                               ; 18.3 (18.3)          ; 19.5 (19.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_flag_rx_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_info_s1_agent_rdata_fifo|                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_info_s1_agent_rdata_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_info_s1_agent_rsp_fifo|                                  ; 15.5 (15.5)          ; 21.2 (21.2)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_info_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rdata_fifo|                          ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rsp_fifo|                            ; 20.2 (20.2)          ; 21.2 (21.2)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rdata_fifo|                     ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rsp_fifo|                       ; 16.8 (16.8)          ; 17.5 (17.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rdata_fifo|                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rsp_fifo|                       ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rdata_fifo|                      ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rdata_fifo                                                                                                                                           ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rsp_fifo|                        ; 18.0 (18.0)          ; 18.3 (18.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rdata_fifo|                      ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rdata_fifo                                                                                                                                           ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rsp_fifo|                        ; 16.3 (16.3)          ; 19.2 (19.2)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|                                 ; 5.5 (5.5)            ; 5.7 (5.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|                                   ; 17.6 (17.6)          ; 18.4 (18.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo                                                                                                                                                        ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:led_pio_test_s1_agent_rdata_fifo|                             ; 6.2 (6.2)            ; 6.3 (6.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_test_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:led_pio_test_s1_agent_rsp_fifo|                               ; 20.2 (20.2)          ; 22.7 (22.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_test_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|                             ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|                               ; 20.0 (20.0)          ; 20.3 (20.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|                               ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|                                 ; 19.1 (19.1)          ; 22.6 (22.6)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rdata_fifo|                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rsp_fifo|                          ; 16.9 (16.9)          ; 18.3 (18.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_rx_s1_agent_rdata_fifo|                              ; 7.9 (7.9)            ; 8.3 (8.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_rx_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_rx_s1_agent_rsp_fifo|                                ; 18.4 (18.4)          ; 18.6 (18.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_rx_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rdata_fifo|                         ; 8.1 (8.1)            ; 9.1 (9.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rsp_fifo|                           ; 20.7 (20.7)          ; 20.7 (20.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rdata_fifo|                       ; 2.9 (2.9)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rsp_fifo|                         ; 19.7 (19.7)          ; 20.5 (20.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rdata_fifo|                        ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rsp_fifo|                          ; 17.3 (17.3)          ; 18.7 (18.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rdata_fifo|                       ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rsp_fifo|                         ; 20.2 (20.2)          ; 21.8 (21.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:write_en_tx_s1_agent_rdata_fifo|                              ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_tx_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_avalon_sc_fifo:write_en_tx_s1_agent_rsp_fifo|                                ; 19.8 (19.8)          ; 21.0 (21.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_tx_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                   ; ulight_fifo  ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 62.8 (31.3)          ; 62.8 (31.5)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (57)            ; 26 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                  ; altera_merlin_axi_master_ni             ; ulight_fifo  ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 31.3 (31.3)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                            ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:auto_start_s1_burst_adapter|                            ; 44.4 (0.0)           ; 49.2 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.4 (44.2)          ; 49.2 (48.9)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                 ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size           ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|                             ; 45.6 (0.0)           ; 49.5 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.6 (45.3)          ; 49.5 (49.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter|                       ; 40.2 (0.0)           ; 41.2 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.2 (39.9)          ; 41.2 (41.2)                      ; 1.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|                       ; 40.2 (0.0)           ; 41.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.2 (39.8)          ; 41.4 (41.2)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|                          ; 39.0 (0.0)           ; 41.1 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.0 (38.7)          ; 41.1 (40.7)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:data_info_s1_burst_adapter|                             ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_info_s1_burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.8 (39.4)          ; 41.5 (41.2)                      ; 1.7 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                  ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size            ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter|                       ; 45.2 (0.0)           ; 48.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.2 (44.9)          ; 48.8 (48.6)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter|                  ; 40.0 (0.0)           ; 41.6 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.0 (39.7)          ; 41.6 (41.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter|                  ; 40.0 (0.0)           ; 43.8 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.0 (39.7)          ; 43.8 (43.8)                      ; 3.8 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter|                   ; 39.3 (0.0)           ; 41.2 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.3 (39.0)          ; 41.2 (41.2)                      ; 1.8 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                        ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size  ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter|                   ; 39.2 (0.0)           ; 40.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.2 (38.9)          ; 40.3 (39.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                        ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size  ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|                              ; 39.7 (0.0)           ; 41.9 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.7 (39.3)          ; 41.9 (41.6)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                   ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size             ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter|                          ; 46.7 (0.0)           ; 49.9 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.7 (46.4)          ; 49.9 (49.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:link_disable_s1_burst_adapter|                          ; 45.8 (0.0)           ; 50.0 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.8 (45.6)          ; 50.0 (49.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:link_start_s1_burst_adapter|                            ; 45.3 (0.0)           ; 48.3 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.3 (45.1)          ; 48.3 (48.1)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                 ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size           ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|                     ; 39.3 (0.0)           ; 42.2 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.3 (39.0)          ; 42.2 (41.9)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter|                           ; 39.7 (0.0)           ; 41.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.7 (39.3)          ; 41.0 (40.5)                      ; 1.3 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter|                      ; 47.8 (0.0)           ; 50.6 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.8 (47.6)          ; 50.6 (50.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter|                    ; 46.5 (0.0)           ; 52.7 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.5 (46.2)          ; 52.7 (52.4)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter|                     ; 40.7 (0.0)           ; 42.7 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.7 (40.4)          ; 42.7 (42.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter|                    ; 47.0 (0.0)           ; 51.6 (0.0)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.0 (46.7)          ; 51.6 (51.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter|                           ; 44.2 (0.0)           ; 48.4 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter             ; ulight_fifo  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.2 (43.9)          ; 48.4 (48.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1        ; ulight_fifo  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment         ; ulight_fifo  ;
;          |altera_merlin_slave_agent:auto_start_s1_agent|                                      ; 15.4 (5.6)           ; 15.4 (6.2)                       ; 0.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent                                                                                                                                                           ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:clock_sel_s1_agent|                                       ; 15.3 (5.7)           ; 15.3 (5.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:counter_rx_fifo_s1_agent|                                 ; 12.0 (2.5)           ; 12.0 (2.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_rx_fifo_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_rx_fifo_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:counter_tx_fifo_s1_agent|                                 ; 11.9 (2.4)           ; 12.4 (2.4)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_tx_fifo_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_tx_fifo_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:data_flag_rx_s1_agent|                                    ; 12.3 (2.4)           ; 12.3 (2.5)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_flag_rx_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_flag_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:data_info_s1_agent|                                       ; 11.2 (2.2)           ; 12.2 (2.5)                       ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_info_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.0 (9.0)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:data_read_en_rx_s1_agent|                                 ; 15.8 (5.5)           ; 15.8 (6.2)                       ; 0.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_read_en_rx_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_read_en_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:fifo_empty_rx_status_s1_agent|                            ; 12.3 (2.3)           ; 12.3 (2.4)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_rx_status_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_rx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:fifo_empty_tx_status_s1_agent|                            ; 12.7 (2.8)           ; 13.0 (3.0)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_tx_status_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_tx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:fifo_full_rx_status_s1_agent|                             ; 12.0 (2.2)           ; 12.0 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_rx_status_s1_agent                                                                                                                                                  ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_rx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                    ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:fifo_full_tx_status_s1_agent|                             ; 11.6 (2.1)           ; 11.8 (2.2)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_tx_status_s1_agent                                                                                                                                                  ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.7 (9.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_tx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                    ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:fsm_info_s1_agent|                                        ; 11.7 (2.3)           ; 11.7 (2.3)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent                                                                                                                                                             ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                               ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:led_pio_test_s1_agent|                                    ; 15.3 (4.9)           ; 17.4 (5.2)                       ; 2.1 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_test_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.4 (10.4)          ; 12.2 (12.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_test_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:link_disable_s1_agent|                                    ; 15.2 (5.7)           ; 15.8 (5.7)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 10.2 (10.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:link_start_s1_agent|                                      ; 14.9 (5.2)           ; 15.3 (5.8)                       ; 0.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent                                                                                                                                                           ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:timecode_ready_rx_s1_agent|                               ; 12.5 (2.3)           ; 12.6 (2.8)                       ; 0.1 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_ready_rx_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_ready_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:timecode_rx_s1_agent|                                     ; 12.3 (2.2)           ; 12.3 (2.7)                       ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_rx_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:timecode_tx_data_s1_agent|                                ; 15.3 (5.0)           ; 15.5 (5.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_data_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:timecode_tx_enable_s1_agent|                              ; 15.4 (4.8)           ; 16.1 (6.1)                       ; 0.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_enable_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:timecode_tx_ready_s1_agent|                               ; 12.5 (2.5)           ; 12.5 (2.7)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_ready_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:write_data_fifo_tx_s1_agent|                              ; 15.7 (5.2)           ; 16.2 (5.9)                       ; 0.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_data_fifo_tx_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_data_fifo_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_agent:write_en_tx_s1_agent|                                     ; 16.4 (5.8)           ; 16.7 (5.8)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_tx_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent               ; ulight_fifo  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor        ; ulight_fifo  ;
;          |altera_merlin_slave_translator:auto_start_s1_translator|                            ; 2.4 (2.4)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_s1_translator                                                                                                                                                 ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:clock_sel_s1_translator|                             ; 3.1 (3.1)            ; 4.6 (4.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_sel_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:counter_rx_fifo_s1_translator|                       ; 2.8 (2.8)            ; 4.0 (4.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_rx_fifo_s1_translator                                                                                                                                            ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:counter_tx_fifo_s1_translator|                       ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_tx_fifo_s1_translator                                                                                                                                            ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:data_flag_rx_s1_translator|                          ; 3.6 (3.6)            ; 4.6 (4.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_flag_rx_s1_translator                                                                                                                                               ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:data_info_s1_translator|                             ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_info_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:data_read_en_rx_s1_translator|                       ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_read_en_rx_s1_translator                                                                                                                                            ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:fifo_empty_rx_status_s1_translator|                  ; 1.3 (1.3)            ; 1.9 (1.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_empty_rx_status_s1_translator                                                                                                                                       ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:fifo_empty_tx_status_s1_translator|                  ; 1.4 (1.4)            ; 2.0 (2.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_empty_tx_status_s1_translator                                                                                                                                       ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:fifo_full_rx_status_s1_translator|                   ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_full_rx_status_s1_translator                                                                                                                                        ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:fifo_full_tx_status_s1_translator|                   ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_full_tx_status_s1_translator                                                                                                                                        ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:fsm_info_s1_translator|                              ; 2.3 (2.3)            ; 3.1 (3.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_s1_translator                                                                                                                                                   ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:led_pio_test_s1_translator|                          ; 3.9 (3.9)            ; 4.7 (4.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_test_s1_translator                                                                                                                                               ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:link_disable_s1_translator|                          ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator                                                                                                                                               ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:link_start_s1_translator|                            ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator                                                                                                                                                 ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:timecode_ready_rx_s1_translator|                     ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timecode_ready_rx_s1_translator                                                                                                                                          ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:timecode_rx_s1_translator|                           ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timecode_rx_s1_translator                                                                                                                                                ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:timecode_tx_data_s1_translator|                      ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timecode_tx_data_s1_translator                                                                                                                                           ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:timecode_tx_enable_s1_translator|                    ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timecode_tx_enable_s1_translator                                                                                                                                         ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:timecode_tx_ready_s1_translator|                     ; 1.0 (1.0)            ; 1.6 (1.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timecode_tx_ready_s1_translator                                                                                                                                          ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:write_data_fifo_tx_s1_translator|                    ; 3.9 (3.9)            ; 4.9 (4.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_data_fifo_tx_s1_translator                                                                                                                                         ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_slave_translator:write_en_tx_s1_translator|                           ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_tx_s1_translator                                                                                                                                                ; altera_merlin_slave_translator          ; ulight_fifo  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                      ; 15.2 (15.2)          ; 15.2 (15.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                           ; altera_merlin_traffic_limiter           ; ulight_fifo  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                      ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                           ; altera_merlin_traffic_limiter           ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_demux:cmd_demux|                                  ; 16.8 (16.8)          ; 17.9 (17.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_demux:cmd_demux_001|                              ; 29.3 (29.3)          ; 33.3 (33.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_cmd_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux|                                      ; 11.9 (10.1)          ; 12.8 (11.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                              ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_001|                                  ; 6.8 (6.8)            ; 8.4 (8.4)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_002|                                  ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_003|                                  ; 6.8 (6.8)            ; 8.1 (8.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_004|                                  ; 11.2 (9.5)           ; 13.3 (10.8)                      ; 2.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_005|                                  ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_006|                                  ; 6.8 (6.8)            ; 7.6 (7.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_007|                                  ; 11.9 (9.8)           ; 12.7 (10.7)                      ; 0.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_008|                                  ; 11.6 (9.7)           ; 12.1 (10.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_009|                                  ; 11.7 (9.7)           ; 12.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_010|                                  ; 14.2 (12.2)          ; 14.3 (12.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (37)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_011|                                  ; 12.1 (10.1)          ; 12.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_012|                                  ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_013|                                  ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_014|                                  ; 12.4 (10.6)          ; 13.2 (11.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_015|                                  ; 10.3 (8.3)           ; 11.3 (9.3)                       ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_016|                                  ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_017|                                  ; 6.2 (6.2)            ; 7.2 (7.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_018|                                  ; 10.8 (8.9)           ; 12.3 (10.2)                      ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_019|                                  ; 6.5 (6.5)            ; 7.4 (7.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_020|                                  ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_021|                                  ; 6.6 (6.6)            ; 6.6 (6.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_cmd_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_router:router|                                        ; 11.4 (11.4)          ; 16.2 (16.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_router:router                                                                                                                                                             ; ulight_fifo_mm_interconnect_0_router    ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_router:router_001|                                    ; 17.8 (17.8)          ; 17.8 (17.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_router:router_001                                                                                                                                                         ; ulight_fifo_mm_interconnect_0_router    ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux|                                  ; 1.6 (1.6)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_004|                              ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_007|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_008|                              ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_009|                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_010|                              ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_011|                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_014|                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_015|                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_018|                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                   ; ulight_fifo_mm_interconnect_0_rsp_demux ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 35.6 (35.6)          ; 36.9 (36.9)                      ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 88 (88)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; ulight_fifo_mm_interconnect_0_rsp_mux   ; ulight_fifo  ;
;          |ulight_fifo_mm_interconnect_0_rsp_mux:rsp_mux_001|                                  ; 119.8 (119.8)        ; 133.4 (133.4)                    ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 293 (293)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                       ; ulight_fifo_mm_interconnect_0_rsp_mux   ; ulight_fifo  ;
;       |ulight_fifo_pll_0:pll_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_pll_0:pll_0                                                                                                                                                                                                                                 ; ulight_fifo_pll_0                       ; ulight_fifo  ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                         ; altera_pll                              ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                        ; altera_cyclonev_pll                     ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                        ; altera_cyclonev_pll_base                ; work         ;
;       |ulight_fifo_timecode_rx:timecode_rx|                                                   ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_timecode_rx:timecode_rx                                                                                                                                                                                                                     ; ulight_fifo_timecode_rx                 ; ulight_fifo  ;
;       |ulight_fifo_timecode_tx_data:timecode_tx_data|                                         ; 3.3 (3.3)            ; 5.0 (5.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_timecode_tx_data:timecode_tx_data                                                                                                                                                                                                           ; ulight_fifo_timecode_tx_data            ; ulight_fifo  ;
;       |ulight_fifo_write_data_fifo_tx:write_data_fifo_tx|                                     ; 5.1 (5.1)            ; 5.6 (5.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_ULIGHT_FIFO|ulight_fifo:u0|ulight_fifo_write_data_fifo_tx:write_data_fifo_tx                                                                                                                                                                                                       ; ulight_fifo_write_data_fifo_tx          ; ulight_fifo  ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+--------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; dout_a       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sout_a       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; din_a        ; Input    ; (0)  ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dout_a(n)    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sout_a(n)    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; din_a(n)     ; Input    ; (0)  ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a(n)     ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                            ;                   ;         ;
; FPGA_CLK1_50                                                                                                      ;                   ;         ;
; KEY[1]                                                                                                            ;                   ;         ;
;      - debounce_db:db_system_spwulight_b|PB_down~0                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|aux_pb~0                                                                 ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~0                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~1                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~2                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~3                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~4                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~5                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~6                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~7                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~8                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~9                                                                ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~10                                                               ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~11                                                               ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~12                                                               ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~13                                                               ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~14                                                               ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight_b|counter~15                                                               ; 0                 ; 0       ;
; din_a                                                                                                             ;                   ;         ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm~20                            ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Selector4~1                             ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c|bit_c_1     ; 0                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c|bit_c_0     ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|comb                                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_data:capture_d|bit_d_0        ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|got_bit_internal~0                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|control_bit_found     ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_data:capture_d|bit_d_1~feeder ; 1                 ; 0       ;
; sin_a                                                                                                             ;                   ;         ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm~20                            ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Selector4~1                             ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|comb                                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|got_bit_internal~0                      ; 1                 ; 0       ;
; din_a(n)                                                                                                          ;                   ;         ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm~20                            ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Selector4~1                             ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c|bit_c_1     ; 0                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_control:capture_c|bit_c_0     ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|comb                                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_data:capture_d|bit_d_0        ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|got_bit_internal~0                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|control_bit_found     ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|bit_capture_data:capture_d|bit_d_1~feeder ; 1                 ; 0       ;
; sin_a(n)                                                                                                          ;                   ;         ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm~20                            ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|Selector4~1                             ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|comb                                      ; 1                 ; 0       ;
;      - spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|got_bit_internal~0                      ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                ; Location                              ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                        ; PIN_Y13                               ; 3073    ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i                                                                                                                                                                                       ; FF_X43_Y8_N41                         ; 1343    ; Clock        ; no     ; --                   ; --               ; --                        ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i                                                                                                                                                                                           ; FF_X48_Y7_N35                         ; 113     ; Clock        ; no     ; --                   ; --               ; --                        ;
; debounce_db:db_system_spwulight_b|aux_pb                                                                                                                                                                                                            ; FF_X59_Y6_N32                         ; 1354    ; Async. clear ; no     ; --                   ; --               ; --                        ;
; detector_tokens:m_x|WideOr7~0                                                                                                                                                                                                                       ; LABCELL_X46_Y16_N42                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; detector_tokens:m_x|always10~1                                                                                                                                                                                                                      ; LABCELL_X46_Y16_N6                    ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; detector_tokens:m_x|always2~0                                                                                                                                                                                                                       ; LABCELL_X46_Y16_N0                    ; 37      ; Clock        ; no     ; --                   ; --               ; --                        ;
; detector_tokens:m_x|state_data_process.01                                                                                                                                                                                                           ; FF_X46_Y16_N35                        ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|always5~0                                                                                                                                                                                            ; LABCELL_X38_Y11_N12                   ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~0                                                                                                                                                                  ; MLABCELL_X32_Y9_N36                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~1                                                                                                                                                                  ; LABCELL_X36_Y9_N30                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~10                                                                                                                                                                 ; LABCELL_X33_Y8_N24                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~11                                                                                                                                                                 ; LABCELL_X35_Y8_N45                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~12                                                                                                                                                                 ; LABCELL_X36_Y9_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~13                                                                                                                                                                 ; MLABCELL_X32_Y9_N12                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~14                                                                                                                                                                 ; LABCELL_X36_Y9_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~15                                                                                                                                                                 ; MLABCELL_X32_Y9_N6                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~16                                                                                                                                                                 ; MLABCELL_X37_Y8_N0                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~17                                                                                                                                                                 ; LABCELL_X38_Y8_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~18                                                                                                                                                                 ; MLABCELL_X32_Y7_N27                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~19                                                                                                                                                                 ; LABCELL_X33_Y7_N27                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~2                                                                                                                                                                  ; LABCELL_X38_Y8_N21                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~20                                                                                                                                                                 ; LABCELL_X38_Y8_N24                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~21                                                                                                                                                                 ; LABCELL_X36_Y7_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~22                                                                                                                                                                 ; LABCELL_X33_Y7_N57                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~23                                                                                                                                                                 ; LABCELL_X40_Y8_N30                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~24                                                                                                                                                                 ; LABCELL_X38_Y8_N6                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~25                                                                                                                                                                 ; LABCELL_X36_Y7_N57                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~26                                                                                                                                                                 ; MLABCELL_X32_Y8_N42                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~27                                                                                                                                                                 ; LABCELL_X33_Y7_N9                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~28                                                                                                                                                                 ; LABCELL_X40_Y8_N36                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~29                                                                                                                                                                 ; LABCELL_X36_Y7_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~3                                                                                                                                                                  ; LABCELL_X38_Y8_N36                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~30                                                                                                                                                                 ; MLABCELL_X32_Y7_N3                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~31                                                                                                                                                                 ; LABCELL_X33_Y7_N3                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~32                                                                                                                                                                 ; LABCELL_X40_Y8_N45                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~33                                                                                                                                                                 ; LABCELL_X40_Y8_N54                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~34                                                                                                                                                                 ; LABCELL_X35_Y8_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~35                                                                                                                                                                 ; MLABCELL_X37_Y8_N30                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~36                                                                                                                                                                 ; LABCELL_X36_Y7_N27                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~37                                                                                                                                                                 ; LABCELL_X40_Y8_N18                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~38                                                                                                                                                                 ; MLABCELL_X37_Y8_N36                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~39                                                                                                                                                                 ; LABCELL_X35_Y8_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~4                                                                                                                                                                  ; MLABCELL_X37_Y8_N21                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~40                                                                                                                                                                 ; MLABCELL_X32_Y7_N51                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~41                                                                                                                                                                 ; MLABCELL_X32_Y7_N42                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~42                                                                                                                                                                 ; MLABCELL_X32_Y8_N33                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~43                                                                                                                                                                 ; MLABCELL_X32_Y7_N36                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~44                                                                                                                                                                 ; MLABCELL_X32_Y9_N45                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~45                                                                                                                                                                 ; LABCELL_X36_Y7_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~46                                                                                                                                                                 ; LABCELL_X36_Y9_N57                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~47                                                                                                                                                                 ; MLABCELL_X32_Y9_N54                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~48                                                                                                                                                                 ; LABCELL_X35_Y8_N24                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~49                                                                                                                                                                 ; MLABCELL_X32_Y7_N12                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~5                                                                                                                                                                  ; LABCELL_X36_Y9_N6                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~50                                                                                                                                                                 ; LABCELL_X33_Y7_N54                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~51                                                                                                                                                                 ; LABCELL_X35_Y8_N18                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~52                                                                                                                                                                 ; LABCELL_X40_Y8_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~53                                                                                                                                                                 ; MLABCELL_X37_Y8_N51                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~54                                                                                                                                                                 ; LABCELL_X36_Y7_N3                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~55                                                                                                                                                                 ; LABCELL_X40_Y8_N6                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~56                                                                                                                                                                 ; MLABCELL_X32_Y7_N9                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~57                                                                                                                                                                 ; LABCELL_X33_Y7_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~58                                                                                                                                                                 ; LABCELL_X33_Y8_N3                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~59                                                                                                                                                                 ; LABCELL_X33_Y7_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~6                                                                                                                                                                  ; LABCELL_X36_Y7_N45                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~60                                                                                                                                                                 ; LABCELL_X38_Y8_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~61                                                                                                                                                                 ; MLABCELL_X37_Y8_N42                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~62                                                                                                                                                                 ; MLABCELL_X32_Y7_N33                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~63                                                                                                                                                                 ; LABCELL_X33_Y7_N51                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~7                                                                                                                                                                  ; LABCELL_X33_Y7_N39                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~8                                                                                                                                                                  ; LABCELL_X35_Y8_N9                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|Decoder0~9                                                                                                                                                                  ; MLABCELL_X32_Y9_N30                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|state_data_write.10                                                                                                                                                                                  ; FF_X36_Y8_N26                         ; 21      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~0                                                                                                                                                                  ; LABCELL_X46_Y9_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~1                                                                                                                                                                  ; MLABCELL_X47_Y10_N21                  ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~10                                                                                                                                                                 ; LABCELL_X46_Y8_N12                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~11                                                                                                                                                                 ; LABCELL_X46_Y8_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~12                                                                                                                                                                 ; LABCELL_X49_Y7_N12                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~13                                                                                                                                                                 ; LABCELL_X48_Y8_N27                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~14                                                                                                                                                                 ; LABCELL_X51_Y7_N30                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~15                                                                                                                                                                 ; LABCELL_X51_Y7_N27                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~16                                                                                                                                                                 ; MLABCELL_X50_Y9_N48                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~17                                                                                                                                                                 ; LABCELL_X49_Y9_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~18                                                                                                                                                                 ; LABCELL_X46_Y9_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~19                                                                                                                                                                 ; MLABCELL_X50_Y9_N57                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~2                                                                                                                                                                  ; LABCELL_X49_Y9_N30                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~20                                                                                                                                                                 ; LABCELL_X49_Y7_N51                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~21                                                                                                                                                                 ; LABCELL_X48_Y7_N39                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~22                                                                                                                                                                 ; MLABCELL_X50_Y9_N30                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~23                                                                                                                                                                 ; LABCELL_X51_Y9_N24                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~24                                                                                                                                                                 ; LABCELL_X49_Y9_N54                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~25                                                                                                                                                                 ; LABCELL_X45_Y7_N9                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~26                                                                                                                                                                 ; LABCELL_X45_Y7_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~27                                                                                                                                                                 ; LABCELL_X46_Y7_N0                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~28                                                                                                                                                                 ; LABCELL_X48_Y7_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~29                                                                                                                                                                 ; LABCELL_X46_Y7_N6                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~3                                                                                                                                                                  ; LABCELL_X46_Y9_N3                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~30                                                                                                                                                                 ; LABCELL_X51_Y7_N54                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~31                                                                                                                                                                 ; LABCELL_X48_Y7_N21                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~32                                                                                                                                                                 ; LABCELL_X49_Y10_N0                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~33                                                                                                                                                                 ; MLABCELL_X47_Y10_N0                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~34                                                                                                                                                                 ; MLABCELL_X50_Y9_N6                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~35                                                                                                                                                                 ; MLABCELL_X47_Y10_N6                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~36                                                                                                                                                                 ; LABCELL_X49_Y7_N6                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~37                                                                                                                                                                 ; MLABCELL_X47_Y8_N36                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~38                                                                                                                                                                 ; LABCELL_X51_Y9_N39                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~39                                                                                                                                                                 ; MLABCELL_X47_Y8_N15                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~4                                                                                                                                                                  ; LABCELL_X49_Y7_N27                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~40                                                                                                                                                                 ; LABCELL_X49_Y10_N48                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~41                                                                                                                                                                 ; LABCELL_X46_Y8_N21                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~42                                                                                                                                                                 ; MLABCELL_X47_Y10_N15                  ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~43                                                                                                                                                                 ; MLABCELL_X47_Y8_N27                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~44                                                                                                                                                                 ; LABCELL_X49_Y10_N42                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~45                                                                                                                                                                 ; LABCELL_X48_Y8_N18                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~46                                                                                                                                                                 ; LABCELL_X51_Y7_N9                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~47                                                                                                                                                                 ; LABCELL_X46_Y8_N39                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~48                                                                                                                                                                 ; LABCELL_X49_Y10_N27                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~49                                                                                                                                                                 ; LABCELL_X49_Y10_N9                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~5                                                                                                                                                                  ; LABCELL_X45_Y8_N39                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~50                                                                                                                                                                 ; MLABCELL_X47_Y10_N42                  ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~51                                                                                                                                                                 ; LABCELL_X51_Y9_N18                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~52                                                                                                                                                                 ; MLABCELL_X50_Y9_N36                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~53                                                                                                                                                                 ; LABCELL_X48_Y8_N48                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~54                                                                                                                                                                 ; LABCELL_X49_Y10_N18                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~55                                                                                                                                                                 ; MLABCELL_X50_Y9_N12                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~56                                                                                                                                                                 ; MLABCELL_X47_Y10_N24                  ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~57                                                                                                                                                                 ; LABCELL_X45_Y7_N51                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~58                                                                                                                                                                 ; LABCELL_X45_Y8_N24                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~59                                                                                                                                                                 ; LABCELL_X46_Y9_N15                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~6                                                                                                                                                                  ; MLABCELL_X50_Y9_N21                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~60                                                                                                                                                                 ; LABCELL_X45_Y8_N21                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~61                                                                                                                                                                 ; LABCELL_X46_Y8_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~62                                                                                                                                                                 ; LABCELL_X49_Y7_N33                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~63                                                                                                                                                                 ; LABCELL_X51_Y9_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~7                                                                                                                                                                  ; LABCELL_X51_Y9_N9                     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~8                                                                                                                                                                  ; LABCELL_X45_Y8_N42                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|Decoder0~9                                                                                                                                                                  ; MLABCELL_X47_Y8_N45                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|next_state_data_read.11~0                                                                                                                                                                            ; MLABCELL_X42_Y11_N36                  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_write.10                                                                                                                                                                                  ; FF_X41_Y11_N11                        ; 15      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|enable_tx                                                                                                                                                                        ; FF_X46_Y12_N8                         ; 114     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|rx_resetn                                                                                                                                                                        ; FF_X42_Y10_N8                         ; 75      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|send_null_tx                                                                                                                                                                     ; FF_X43_Y12_N41                        ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|comb                                                                                                                                                                               ; LABCELL_X36_Y10_N18                   ; 60      ; Clock        ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|counter_neg:cnt_neg|WideOr8~0                                                                                                                                                      ; LABCELL_X35_Y10_N6                    ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|negedge_clk                                                                                                                                                                        ; LABCELL_X35_Y10_N39                   ; 17      ; Clock        ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_control_data_rdy:control_data_rdy|always0~1                                                                                                                                     ; LABCELL_X38_Y10_N24                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always0~1                                                                                                                                           ; LABCELL_X33_Y10_N12                   ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_control_p:data_control|always1~0                                                                                                                                           ; LABCELL_X33_Y10_N24                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|RX_SPW:RX|rx_data_receive:rx_dtarcv|state_data_process[0]                                                                                                                                    ; FF_X38_Y10_N2                         ; 26      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Decoder1~0                                                                                                                                                ; MLABCELL_X42_Y13_N54                  ; 23      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|Decoder1~1                                                                                                                                                ; LABCELL_X48_Y13_N3                    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_data_send:tx_data_snd|WideOr2~0                                                                                                                                                 ; MLABCELL_X42_Y13_N18                  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|state_fct_send.001                                                                                                                          ; FF_X46_Y14_N52                        ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                        ; FF_X18_Y28_N29                        ; 74      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; FF_X40_Y14_N38                        ; 2974    ; Async. clear ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:auto_start|always0~0                                                                                                                                                                                          ; LABCELL_X11_Y26_N9                    ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:data_read_en_rx|always0~0                                                                                                                                                                                     ; LABCELL_X13_Y21_N27                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:link_disable|always0~0                                                                                                                                                                                        ; LABCELL_X18_Y22_N45                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:link_start|always0~0                                                                                                                                                                                          ; MLABCELL_X14_Y27_N48                  ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:timecode_tx_enable|always0~0                                                                                                                                                                                  ; LABCELL_X13_Y29_N42                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_auto_start:write_en_tx|always0~0                                                                                                                                                                                         ; LABCELL_X17_Y32_N30                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_clock_sel:clock_sel|always0~0                                                                                                                                                                                            ; LABCELL_X23_Y30_N27                   ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                               ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Async. clear ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; ulight_fifo:u0|ulight_fifo_led_pio_test:led_pio_test|always0~0                                                                                                                                                                                      ; LABCELL_X28_Y20_N21                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|always0~0                                                                                                                       ; LABCELL_X11_Y24_N36                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|always0~0                                                                                                                         ; LABCELL_X11_Y24_N51                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|always0~0                                                                                                                        ; LABCELL_X28_Y26_N27                   ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X27_Y26_N39                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X38_Y13_N48                   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_rx_fifo_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X33_Y15_N39                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X36_Y15_N27                   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_tx_fifo_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X36_Y15_N15                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_flag_rx_s1_agent_rdata_fifo|always0~0                                                                                                                     ; MLABCELL_X37_Y16_N51                  ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_flag_rx_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X23_Y13_N15                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_info_s1_agent_rdata_fifo|always0~0                                                                                                                        ; LABCELL_X30_Y12_N27                   ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_info_s1_agent_rsp_fifo|always0~0                                                                                                                          ; LABCELL_X27_Y11_N27                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rdata_fifo|always0~0                                                                                                                  ; MLABCELL_X14_Y21_N3                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_read_en_rx_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X15_Y21_N21                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rdata_fifo|always0~0                                                                                                             ; LABCELL_X15_Y13_N36                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_rx_status_s1_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X13_Y13_N39                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rdata_fifo|always0~0                                                                                                             ; MLABCELL_X19_Y11_N45                  ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_empty_tx_status_s1_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X18_Y11_N15                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rdata_fifo|always0~0                                                                                                              ; LABCELL_X15_Y10_N51                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_rx_status_s1_agent_rsp_fifo|always0~0                                                                                                                ; LABCELL_X21_Y10_N3                    ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rdata_fifo|always0~0                                                                                                              ; MLABCELL_X19_Y15_N36                  ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_full_tx_status_s1_agent_rsp_fifo|always0~0                                                                                                                ; MLABCELL_X19_Y15_N39                  ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|always0~0                                                                                                                         ; LABCELL_X33_Y13_N36                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|always0~0                                                                                                                           ; LABCELL_X36_Y14_N21                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_test_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X28_Y20_N27                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_test_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X27_Y20_N18                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X17_Y22_N45                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X17_Y22_N3                    ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|always0~0                                                                                                                       ; LABCELL_X18_Y25_N36                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|always0~0                                                                                                                         ; LABCELL_X18_Y25_N3                    ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X22_Y15_N42                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_ready_rx_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X23_Y15_N12                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_rx_s1_agent_rdata_fifo|always0~0                                                                                                                      ; LABCELL_X36_Y16_N3                    ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_rx_s1_agent_rsp_fifo|always0~0                                                                                                                        ; MLABCELL_X25_Y16_N30                  ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X27_Y25_N27                   ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_data_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X30_Y26_N48                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X11_Y29_N36                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_enable_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X11_Y29_N3                    ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X17_Y16_N57                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timecode_tx_ready_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X17_Y16_N42                   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X28_Y20_N57                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_data_fifo_tx_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X28_Y21_N42                   ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_tx_s1_agent_rdata_fifo|always0~0                                                                                                                      ; MLABCELL_X19_Y31_N57                  ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_tx_s1_agent_rsp_fifo|always0~0                                                                                                                        ; MLABCELL_X19_Y31_N15                  ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd           ; LABCELL_X15_Y26_N3                    ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                            ; LABCELL_X10_Y26_N24                   ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X22_Y28_N45                   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; LABCELL_X23_Y30_N0                    ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; MLABCELL_X32_Y15_N15                  ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_rx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; MLABCELL_X32_Y15_N12                  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X31_Y13_N39                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X31_Y13_N24                   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X28_Y13_N36                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X28_Y13_N6                    ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd            ; LABCELL_X27_Y13_N39                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                             ; MLABCELL_X25_Y11_N42                  ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; MLABCELL_X14_Y25_N0                   ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_read_en_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X13_Y21_N12                   ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd ; LABCELL_X17_Y14_N42                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                  ; MLABCELL_X14_Y14_N57                  ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd ; LABCELL_X18_Y10_N57                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_empty_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                  ; LABCELL_X17_Y10_N9                    ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd  ; MLABCELL_X19_Y13_N9                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_rx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                   ; LABCELL_X21_Y11_N54                   ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd  ; LABCELL_X17_Y19_N24                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_full_tx_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                   ; LABCELL_X17_Y15_N48                   ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd             ; MLABCELL_X32_Y14_N9                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                              ; LABCELL_X33_Y14_N30                   ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X22_Y20_N54                   ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_test_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X23_Y20_N54                   ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X15_Y22_N18                   ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X18_Y22_N36                   ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd           ; MLABCELL_X14_Y25_N6                   ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                            ; MLABCELL_X14_Y27_N0                   ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X22_Y18_N3                    ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_ready_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X22_Y18_N30                   ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; LABCELL_X28_Y17_N42                   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X28_Y16_N54                   ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; MLABCELL_X25_Y28_N54                  ; 37      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X30_Y27_N0                    ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; MLABCELL_X14_Y28_N51                  ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X13_Y29_N6                    ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X18_Y16_N9                    ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timecode_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; MLABCELL_X19_Y16_N9                   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; LABCELL_X23_Y24_N27                   ; 38      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_data_fifo_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X28_Y23_N0                    ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; LABCELL_X18_Y30_N48                   ; 30      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_en_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X17_Y32_N18                   ; 35      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                ; LABCELL_X11_Y24_N54                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; LABCELL_X27_Y26_N51                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_rx_fifo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X33_Y15_N57                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_tx_fifo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X33_Y13_N21                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_flag_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; LABCELL_X23_Y13_N48                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                 ; LABCELL_X27_Y11_N0                    ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_read_en_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; MLABCELL_X14_Y21_N6                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_rx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                      ; LABCELL_X15_Y13_N51                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_empty_tx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                      ; LABCELL_X18_Y11_N24                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_rx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                       ; LABCELL_X21_Y10_N57                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_full_tx_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                       ; LABCELL_X21_Y14_N42                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                  ; LABCELL_X36_Y14_N48                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_test_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; LABCELL_X27_Y20_N24                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; LABCELL_X17_Y22_N39                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                ; LABCELL_X18_Y25_N39                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_ready_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X22_Y15_N45                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X33_Y16_N48                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                          ; LABCELL_X30_Y26_N9                    ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X11_Y29_N27                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timecode_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X21_Y16_N15                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_data_fifo_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X28_Y21_N57                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; MLABCELL_X19_Y31_N6                   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|always1~0                                                                                                              ; LABCELL_X21_Y27_N3                    ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|internal_valid~0                                                                                                       ; LABCELL_X23_Y19_N45                   ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|always1~0                                                                                                              ; LABCELL_X21_Y28_N54                   ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                       ; MLABCELL_X19_Y28_N54                  ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                               ; LABCELL_X22_Y28_N12                   ; 26      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                     ; LABCELL_X28_Y17_N24                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                     ; LABCELL_X21_Y18_N27                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                     ; LABCELL_X27_Y13_N54                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                     ; LABCELL_X15_Y23_N57                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                     ; MLABCELL_X19_Y13_N0                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                     ; LABCELL_X17_Y14_N24                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                     ; MLABCELL_X14_Y25_N18                  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                     ; LABCELL_X15_Y26_N24                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                     ; LABCELL_X15_Y22_N6                    ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                     ; LABCELL_X23_Y24_N18                   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                     ; LABCELL_X18_Y30_N30                   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                     ; LABCELL_X17_Y19_N9                    ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                     ; LABCELL_X17_Y20_N51                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                     ; MLABCELL_X25_Y28_N30                  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                     ; LABCELL_X15_Y28_N30                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                     ; LABCELL_X18_Y16_N18                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_017|update_grant~0                                                                                                                     ; LABCELL_X27_Y13_N18                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_018|update_grant~0                                                                                                                     ; LABCELL_X22_Y28_N48                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_019|update_grant~0                                                                                                                     ; MLABCELL_X32_Y14_N0                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_020|update_grant~0                                                                                                                     ; LABCELL_X31_Y13_N48                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux_021|update_grant~0                                                                                                                     ; LABCELL_X27_Y14_N54                   ; 1       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|ulight_fifo_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                         ; LABCELL_X21_Y23_N24                   ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y3_N1            ; 24      ; Clock        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ulight_fifo:u0|ulight_fifo_timecode_tx_data:timecode_tx_data|always0~0                                                                                                                                                                              ; LABCELL_X30_Y27_N42                   ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_write_data_fifo_tx:write_data_fifo_tx|always0~0                                                                                                                                                                          ; LABCELL_X30_Y23_N48                   ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                             ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                     ; PIN_Y13                               ; 3073    ; Global Clock         ; GCLK4            ; --                        ;
; ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                            ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Global Clock         ; GCLK11           ; --                        ;
; ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fboutclk_wire[0] ; FRACTIONALPLL_X68_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                        ; PLLOUTPUTCOUNTER_X68_Y3_N1            ; 24      ; Global Clock         ; GCLK8            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ulight_fifo:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2974    ;
; debounce_db:db_system_spwulight_b|aux_pb                                                                                                 ; 1354    ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i                                                                            ; 1343    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 10,617 / 130,276 ( 8 % ) ;
; C12 interconnects                           ; 86 / 6,848 ( 1 % )       ;
; C2 interconnects                            ; 2,472 / 51,436 ( 5 % )   ;
; C4 interconnects                            ; 1,503 / 25,120 ( 6 % )   ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )           ;
; Direct links                                ; 1,547 / 130,276 ( 1 % )  ;
; Global clocks                               ; 3 / 16 ( 19 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 40 / 165 ( 24 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 101 / 282 ( 36 % )       ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )           ;
; Local interconnects                         ; 3,497 / 31,760 ( 11 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )           ;
; R14 interconnects                           ; 161 / 6,046 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 219 / 8,584 ( 3 % )      ;
; R3 interconnects                            ; 4,021 / 56,712 ( 7 % )   ;
; R6 interconnects                            ; 5,655 / 131,000 ( 4 % )  ;
; Spine clocks                                ; 6 / 150 ( 4 % )          ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )        ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 5            ; 19        ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 19        ; 16           ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 14           ; 0         ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 0         ; 3            ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; dout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]             ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]             ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]             ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]             ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]             ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK1_50       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; din_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; dout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; din_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                           ;
+---------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; Source Clock(s)                                                     ; Destination Clock(s)                                          ; Delay Added in ns ;
+---------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                        ; FPGA_CLK1_50                                                  ; 605.5             ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i       ; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i ; 200.3             ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i           ; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i     ; 137.8             ;
; u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i ; 101.0             ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i       ; FPGA_CLK1_50                                                  ; 62.2              ;
+---------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                             ; Destination Register                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[3]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[3]                                                           ; 2.849             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[4]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[4]                                                           ; 2.812             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[5]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[5]                                                           ; 2.677             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[1]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[1]                                                           ; 2.660             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[2]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[2]                                                           ; 2.594             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[2]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[2]                                                                 ; 2.515             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[0]                                                                 ; 2.500             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.run                                                                                                                                            ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[4]                                                                  ; 2.490             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[4]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[4]                                                           ; 2.385             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.connecting                                                                                                                                     ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[3]                                                                  ; 2.373             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.started                                                                                                                                        ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[2]                                                                  ; 2.373             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.ready                                                                                                                                          ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[1]                                                                  ; 2.373             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[3]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[3]                                                           ; 2.372             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[5]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[5]                                                           ; 2.321             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[2]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[2]                                                           ; 2.310             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[1]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[1]                                                           ; 2.299             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[5]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[5]                                                                 ; 2.222             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[4]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[4]                                                                 ; 2.219             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[1]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[1]                                                                 ; 2.219             ;
; detector_tokens:m_x|info[2]                                                                                                                                                                                                 ; ulight_fifo:u0|ulight_fifo_data_info:data_info|readdata[2]                                                                       ; 2.125             ;
; detector_tokens:m_x|info[5]                                                                                                                                                                                                 ; ulight_fifo:u0|ulight_fifo_data_info:data_info|readdata[5]                                                                       ; 2.123             ;
; detector_tokens:m_x|info[4]                                                                                                                                                                                                 ; ulight_fifo:u0|ulight_fifo_data_info:data_info|readdata[4]                                                                       ; 2.117             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|counter[0]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_rx_fifo|readdata[0]                                                           ; 2.059             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[7]                                                                 ; 1.950             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[6]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[6]                                                                 ; 1.940             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|ready_tx_data                                                                                                                              ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read~5                                                                 ; 1.922             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[8]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[8]                                                                 ; 1.865             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                                                                                                                         ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[3]                                                                 ; 1.781             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|ready_tx_timecode                                                                                                                          ; ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:timecode_tx_ready|readdata[0]                                                    ; 1.651             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|counter[0]                                                                                                                                                                   ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[0]                                                           ; 1.584             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|f_empty                                                                                                                                                                      ; ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_empty_tx_status|readdata[0]                                                 ; 1.550             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|f_full                                                                                                                                                                       ; ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_full_rx_status|readdata[0]                                                  ; 1.515             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|f_empty                                                                                                                                                                      ; ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_empty_rx_status|readdata[0]                                                 ; 1.515             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|f_full                                                                                                                                                                       ; ulight_fifo:u0|ulight_fifo_fifo_empty_rx_status:fifo_full_tx_status|readdata[0]                                                  ; 1.509             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.error_wait                                                                                                                                     ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[0]                                                                  ; 1.373             ;
; clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i                                                                                                                                                               ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[48][0]                                               ; 1.177             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]    ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[3]                                                                 ; 1.123             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_flag_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]    ; ulight_fifo:u0|ulight_fifo_data_flag_rx:data_flag_rx|readdata[3]                                                                 ; 1.123             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_time_in_control_flag_tx                                                                                                               ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_tx_dout                                    ; 1.091             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|timecode_s[12]                                                                                                                             ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_tx_dout                                    ; 1.089             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|global_counter_transfer[1]                                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|last_tx_dout                                    ; 1.085             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|get_rx_got_fct_a                                                                                                                                         ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.connecting                                          ; 1.019             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read.01                                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read~4                                                                 ; 1.014             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read.10                                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read~4                                                                 ; 1.011             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[9]                                                                                                                                             ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[7]                                                  ; 1.010             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|state_tx[2]                                                                                                                                ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|state_tx[0]                                     ; 0.998             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[0][0]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[16][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[8][0]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[24][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|rd_ptr[4]                                                                                                                                                                    ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|rd_ptr[3]                                                                                                                                                                    ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.993             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|credit_counter[3]                                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|overflow_credit_error                                                             ; 0.990             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3] ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[0]                                                           ; 0.989             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:counter_tx_fifo_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2] ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:counter_tx_fifo|readdata[0]                                                           ; 0.989             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|fct_counter_p[3]                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|state_fct_p.000       ; 0.987             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|fct_counter_p[2]                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|state_fct_p.000       ; 0.986             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|fct_flag[2]                                                                                                         ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|clear_reg_fct_flag       ; 0.984             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|txdata_flagctrl_tx_last[3]                                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last                        ; 0.983             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|fct_counter_p[1]                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|fct_counter_p[2]      ; 0.975             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[0][3]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.971             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[16][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.971             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[8][3]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.971             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[24][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.971             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read.00                                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|state_data_read~4                                                                 ; 0.971             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|fct_flag[1]                                                                                                         ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|clear_reg_fct_flag       ; 0.964             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|state_fct_send_p.001                                                                                                ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|state_fct_send_p.000     ; 0.964             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|credit_counter[2]                                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|overflow_credit_error                                                             ; 0.964             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us[0]                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.error_reset                                         ; 0.960             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us[8]                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us[5]                                                 ; 0.954             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|txdata_flagctrl_tx_last[7]                                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last                        ; 0.953             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|mem[17][7]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|mem[19][7]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|mem[21][7]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|mem[23][7]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|rd_ptr[1]                                                                                                                                                                    ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|rd_ptr[2]                                                                                                                                                                    ; spw_ulight_con_top_x:A_SPW_TOP|fifo_tx:tx_data|mem_data:mem_dta_fifo_tx|data_out[7]                                              ; 0.948             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|fct_flag[0]                                                                                                         ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_send:tx_fct_snd|clear_reg_fct_flag       ; 0.943             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us[6]                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.error_reset                                         ; 0.940             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|global_counter_transfer[2]                                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|ready_tx_timecode                               ; 0.933             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[7]                                                                                                                                             ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[0]                                                  ; 0.932             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[1][6]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[6]                                              ; 0.924             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[17][6]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[6]                                              ; 0.924             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[9][6]                                                                                                                                           ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[6]                                              ; 0.924             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[25][6]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[6]                                              ; 0.924             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|credit_counter[5]                                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|overflow_credit_error                                                             ; 0.918             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after128us[7]                                                                                                                                            ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|state_fsm.error_reset                                         ; 0.916             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|clear_reg                                                                                                        ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_fct_counter:tx_fct_cnt|state_fct_receive.011 ; 0.915             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]        ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[0]                                                                  ; 0.910             ;
; ulight_fifo:u0|ulight_fifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]        ; ulight_fifo:u0|ulight_fifo_counter_rx_fifo:fsm_info|readdata[0]                                                                  ; 0.910             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|txdata_flagctrl_tx_last[4]                                                                                                                 ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_fsm_m:tx_fsm|tx_data_flagctrl_tx_last                        ; 0.910             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[33][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.909             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[49][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.909             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[41][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.909             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[57][0]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[0]                                              ; 0.909             ;
; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[8]                                                                                                                                             ; spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|FSM_SPW:FSM|after64us[0]                                                  ; 0.905             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[33][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.901             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[49][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.901             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[41][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.901             ;
; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|mem[57][3]                                                                                                                                          ; spw_ulight_con_top_x:A_SPW_TOP|fifo_rx:rx_data|mem_data:mem_dta_fifo_tx|data_out[3]                                              ; 0.901             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "spw_fifo_ulight"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184025): 4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "dout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "dout_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/top_rtl/spw_fifo_ulight.v Line: 9
    Info (184026): differential I/O pin "sout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sout_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/top_rtl/spw_fifo_ulight.v Line: 10
    Info (184026): differential I/O pin "din_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "din_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/top_rtl/spw_fifo_ulight.v Line: 5
    Info (184026): differential I/O pin "sin_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sin_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/top_rtl/spw_fifo_ulight.v Line: 6
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G11
    Info (11162): ulight_fifo:u0|ulight_fifo_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 24 fanout uses global clock CLKCTRL_G8
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 3068 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'sdc/spw_fifo_ulight.out.sdc'
Info (332104): Reading SDC File: 'ulight_fifo/synthesis/submodules/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: A_SPW_TOP|SPW|RX|comb  from: dataa  to: combout
    Info (332098): Cell: m_x|always2~0  from: dataa  to: combout
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: ulight_fifo:u0|ulight_fifo_hps_0:hps_0|ulight_fifo_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_100_reduced_i
    Info (332111):    2.500 clock_reduce:R_400_to_2_5_10_100_200_300MHZ|clk_reduced_i
    Info (332111):    4.000        din_a
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):    4.000 spw_ulight_con_top_x:A_SPW_TOP|top_spw_ultra_light:SPW|TX_SPW:TX|tx_transport:trasnport_layer|tx_dout_e
    Info (332111):    2.500 u0|pll_0|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.500 u0|pll_0|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
Info (176233): Starting register packing
Info (176221): The fitter is attempting to aggressively pack all registers connected to the input, output, or output enable pins into I/Os.
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 5 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 5 register duplicates
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 305 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Warning (170136): Design uses Placement Effort Multiplier = 4.0.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt.
Info (170189): Fitter placement preparation operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:45
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:06
Info (170193): Fitter routing operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:01:03
Info (11888): Total time spent on timing analysis during the Fitter is 31.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/output_files/spw_fifo_ulight.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 2682 megabytes
    Info: Processing ended: Tue Jan 23 17:45:31 2018
    Info: Elapsed time: 00:05:28
    Info: Total CPU time (on all processors): 00:09:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/output_files/spw_fifo_ulight.fit.smsg.


