{
  "module_name": "icssg_switch_map.h",
  "hash_id": "6564562471ecbed92f1c1caf726cd59249941b59e7add00a3b923fdb1077b1ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/icssg/icssg_switch_map.h",
  "human_readable_source": " \n \n\n#ifndef __NET_TI_ICSSG_SWITCH_MAP_H\n#define __NET_TI_ICSSG_SWITCH_MAP_H\n\n \n\n \n#define NUMBER_OF_FDB_BUCKET_ENTRIES            (4)\n\n \n#define SIZE_OF_FDB                             (2048)\n\n#define FW_LINK_SPEED_1G                           (0x00)\n#define FW_LINK_SPEED_100M                         (0x01)\n#define FW_LINK_SPEED_10M                          (0x02)\n#define FW_LINK_SPEED_HD                           (0x80)\n\n \n#define FDB_AGEING_TIMEOUT_OFFSET                          0x0014\n\n \n#define HOST_PORT_DF_VLAN_OFFSET                           0x001C\n\n \n#define EMAC_ICSSG_SWITCH_PORT0_DEFAULT_VLAN_OFFSET        HOST_PORT_DF_VLAN_OFFSET\n\n \n#define P1_PORT_DF_VLAN_OFFSET                             0x0020\n\n \n#define EMAC_ICSSG_SWITCH_PORT1_DEFAULT_VLAN_OFFSET        P1_PORT_DF_VLAN_OFFSET\n\n \n#define P2_PORT_DF_VLAN_OFFSET                             0x0024\n\n \n#define EMAC_ICSSG_SWITCH_PORT2_DEFAULT_VLAN_OFFSET        P2_PORT_DF_VLAN_OFFSET\n\n \n#define VLAN_STATIC_REG_TABLE_OFFSET                       0x0100\n\n \n#define EMAC_ICSSG_SWITCH_DEFAULT_VLAN_TABLE_OFFSET        VLAN_STATIC_REG_TABLE_OFFSET\n\n \n#define PORT_DESC0_HI                                      0x2104\n\n \n#define PORT_DESC0_LO                                      0x2F6C\n\n \n#define PORT_DESC1_HI                                      0x3DD4\n\n \n#define PORT_DESC1_LO                                      0x4C3C\n\n \n#define HOST_DESC0_HI                                      0x5AA4\n\n \n#define HOST_DESC0_LO                                      0x5F0C\n\n \n#define HOST_DESC1_HI                                      0x6374\n\n \n#define HOST_DESC1_LO                                      0x67DC\n\n \n#define HOST_SPPD0                                         0x7AAC\n\n \n#define HOST_SPPD1                                         0x7EAC\n\n \n#define TIMESYNC_FW_WC_CYCLECOUNT_OFFSET                   0x83EC\n\n \n#define TIMESYNC_FW_WC_HI_ROLLOVER_COUNT_OFFSET            0x83F4\n\n \n#define TIMESYNC_FW_WC_COUNT_HI_SW_OFFSET_OFFSET           0x83F8\n\n \n#define TIMESYNC_FW_WC_SETCLOCK_DESC_OFFSET                0x83FC\n\n \n#define TIMESYNC_FW_WC_SYNCOUT_REDUCTION_FACTOR_OFFSET     0x843C\n\n \n#define TIMESYNC_FW_WC_SYNCOUT_REDUCTION_COUNT_OFFSET      0x8440\n\n \n#define TIMESYNC_FW_WC_SYNCOUT_START_TIME_CYCLECOUNT_OFFSET 0x8444\n\n \n#define TIMESYNC_FW_WC_ISOM_PIN_SIGNAL_EN_OFFSET           0x844C\n\n \n#define TIMESYNC_FW_ST_SYNCOUT_PERIOD_OFFSET               0x8450\n\n \n#define TIMESYNC_FW_WC_PKTTXDELAY_P1_OFFSET                0x8454\n\n \n#define TIMESYNC_FW_WC_PKTTXDELAY_P2_OFFSET                0x8458\n\n \n#define TIMESYNC_FW_SIG_PNFW_OFFSET                        0x845C\n\n \n#define TIMESYNC_FW_SIG_TIMESYNCFW_OFFSET                  0x8460\n\n \n#define TAS_CONFIG_CHANGE_TIME                             0x000C\n\n \n#define TAS_CONFIG_CHANGE_ERROR_COUNTER                    0x0014\n\n \n#define TAS_CONFIG_PENDING                                 0x0018\n\n \n#define TAS_CONFIG_CHANGE                                  0x0019\n\n \n#define TAS_ADMIN_LIST_LENGTH                              0x001A\n\n \n#define TAS_ACTIVE_LIST_INDEX                              0x001B\n\n \n#define TAS_ADMIN_CYCLE_TIME                               0x001C\n\n \n#define TAS_CONFIG_CHANGE_CYCLE_COUNT                      0x0020\n\n \n#define PSI_L_REGULAR_FLOW_ID_BASE_OFFSET                  0x0024\n\n \n#define EMAC_ICSSG_SWITCH_PSI_L_REGULAR_FLOW_ID_BASE_OFFSET PSI_L_REGULAR_FLOW_ID_BASE_OFFSET\n\n \n#define PSI_L_MGMT_FLOW_ID_OFFSET                          0x0026\n\n \n#define EMAC_ICSSG_SWITCH_PSI_L_MGMT_FLOW_ID_BASE_OFFSET   PSI_L_MGMT_FLOW_ID_OFFSET\n\n \n#define SPL_PKT_DEFAULT_PRIORITY                           0x0028\n\n \n#define EXPRESS_PRE_EMPTIVE_Q_MASK                         0x0029\n\n \n#define QUEUE_NUM_UNTAGGED                                 0x002A\n\n \n#define PORT_Q_PRIORITY_REGEN_OFFSET                       0x002C\n\n \n#define EXPRESS_PRE_EMPTIVE_Q_MAP                          0x0034\n\n \n#define PORT_Q_PRIORITY_MAPPING_OFFSET                     0x003C\n\n \n#define PORT_LINK_SPEED_OFFSET                             0x00A8\n\n \n#define TAS_GATE_MASK_LIST0                                0x0100\n\n \n#define TAS_GATE_MASK_LIST1                                0x0350\n\n \n#define PRE_EMPTION_ENABLE_TX                              0x05A0\n\n \n#define PRE_EMPTION_ACTIVE_TX                              0x05A1\n\n \n#define PRE_EMPTION_ENABLE_VERIFY                          0x05A2\n\n \n#define PRE_EMPTION_VERIFY_STATUS                          0x05A3\n\n \n#define PRE_EMPTION_ADD_FRAG_SIZE_REMOTE                   0x05A4\n\n \n#define PRE_EMPTION_ADD_FRAG_SIZE_LOCAL                    0x05A6\n\n \n#define PRE_EMPTION_VERIFY_TIME                            0x05A8\n\n \n#define MGR_R30_CMD_OFFSET                                 0x05AC\n\n \n#define BUFFER_POOL_0_ADDR_OFFSET                          0x05BC\n\n \n#define HOST_RX_Q_PRE_CONTEXT_OFFSET                       0x0684\n\n \n#define FDB_CMD_BUFFER                                     0x0894\n\n \n#define TAS_QUEUE_MAX_SDU_LIST                             0x08FA\n\n \n#define HD_RAND_SEED_OFFSET                                0x0934\n\n \n#define HOST_RX_Q_EXP_CONTEXT_OFFSET                       0x0940\n\n \n#define PA_STAT_32b_START_OFFSET                           0x0080\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}