{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 11:41:36 2021 " "Info: Processing started: Fri Nov 19 11:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsmctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmctrl-RTL " "Info: Found design unit 1: fsmctrl-RTL" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsmctrl " "Info: Found entity 1: fsmctrl" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file idec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idec-rtl " "Info: Found design unit 1: idec-rtl" {  } { { "idec.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/idec.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 idec " "Info: Found entity 1: idec" {  } { { "idec.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/idec.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_io0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_io0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_io0-SYN " "Info: Found design unit 1: lpm_ram_io0-SYN" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_io0 " "Info: Found entity 1: lpm_ram_io0" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structural " "Info: Found design unit 1: datapath-Structural" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-rtl " "Info: Found design unit 1: display-rtl" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_r_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_r_alu-rtl " "Info: Found design unit 1: exp_r_alu-rtl" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(122) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(122): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(131) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(131): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmctrl fsmctrl:U0 " "Info: Elaborating entity \"fsmctrl\" for hierarchy \"fsmctrl:U0\"" {  } { { "datapath.vhd" "U0" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset fsmctrl.vhd(50) " "Warning (10492): VHDL Process Statement warning at fsmctrl.vhd(50): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar sw_pc_ar:U1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"sw_pc_ar:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sw_pc_ar.vhd(23) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcclr sw_pc_ar.vhd(42) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(42): signal \"pcclr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkon sw_pc_ar.vhd(43) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(43): signal \"clkon\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idec idec:U_idec " "Info: Elaborating entity \"idec\" for hierarchy \"idec:U_idec\"" {  } { { "datapath.vhd" "U_idec" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset idec.vhd(26) " "Warning (10492): VHDL Process Statement warning at idec.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idec.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/idec.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk idec.vhd(29) " "Warning (10492): VHDL Process Statement warning at idec.vhd(29): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idec.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/idec.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io0 lpm_ram_io0:U2 " "Info: Elaborating entity \"lpm_ram_io0\" for hierarchy \"lpm_ram_io0:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborating entity \"lpm_ram_io\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "lpm_ram_io_component" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Instantiated megafunction \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX3000A " "Info: Parameter \"intended_device_family\" = \"MAX3000A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file initial_file.mif " "Info: Parameter \"lpm_file\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_IO " "Info: Parameter \"lpm_type\" = \"LPM_RAM_IO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 178 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9a1 " "Info: Found entity 1: altsyncram_v9a1" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9a1 lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated " "Info: Elaborating entity \"altsyncram_v9a1\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:U3 " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset exp_r_alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at exp_r_alu.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U4 " "Info: Elaborating entity \"display\" for hierarchy \"display:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(81) " "Warning (10492): VHDL Process Statement warning at display.vhd(81): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(82) " "Warning (10492): VHDL Process Statement warning at display.vhd(82): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(83) " "Warning (10492): VHDL Process Statement warning at display.vhd(83): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(84) " "Warning (10492): VHDL Process Statement warning at display.vhd(84): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(85) " "Warning (10492): VHDL Process Statement warning at display.vhd(85): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(86) " "Warning (10492): VHDL Process Statement warning at display.vhd(86): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(87) " "Warning (10492): VHDL Process Statement warning at display.vhd(87): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(88) " "Warning (10492): VHDL Process Statement warning at display.vhd(88): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[0\] " "Warning: Bidir \"dout\[0\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[1\] " "Warning: Bidir \"dout\[1\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[2\] " "Warning: Bidir \"dout\[2\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[3\] " "Warning: Bidir \"dout\[3\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[4\] " "Warning: Bidir \"dout\[4\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[5\] " "Warning: Bidir \"dout\[5\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[6\] " "Warning: Bidir \"dout\[6\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[7\] " "Warning: Bidir \"dout\[7\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[4\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[4\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[0\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[0\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[5\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[5\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[1\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[1\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[6\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[6\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[2\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[2\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[7\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[7\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[3\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[3\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 94 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 18 -1 0 } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[0\] GND " "Warning (13410): Pin \"seg\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[0\] " "Info: Register \"exp_r_alu:U3\|r4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[1\] " "Info: Register \"exp_r_alu:U3\|r4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[2\] " "Info: Register \"exp_r_alu:U3\|r4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[3\] " "Info: Register \"exp_r_alu:U3\|r4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[4\] " "Info: Register \"exp_r_alu:U3\|r4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[5\] " "Info: Register \"exp_r_alu:U3\|r4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[6\] " "Info: Register \"exp_r_alu:U3\|r4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[7\] " "Info: Register \"exp_r_alu:U3\|r4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[0\] " "Warning (15610): No output dependent on input pin \"k\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[1\] " "Warning (15610): No output dependent on input pin \"k\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[2\] " "Warning (15610): No output dependent on input pin \"k\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[3\] " "Warning (15610): No output dependent on input pin \"k\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[4\] " "Warning (15610): No output dependent on input pin \"k\[4\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[5\] " "Warning (15610): No output dependent on input pin \"k\[5\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[6\] " "Warning (15610): No output dependent on input pin \"k\[6\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[7\] " "Warning (15610): No output dependent on input pin \"k\[7\]\"" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Info: Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "414 " "Info: Implemented 414 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 11:41:38 2021 " "Info: Processing ended: Fri Nov 19 11:41:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 11:41:39 2021 " "Info: Processing started: Fri Nov 19 11:41:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 34 " "Warning: No exact pin location assignment(s) for 8 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick " "Info: Destination node fsmctrl:U0\|ctick" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh " "Info: Destination node fsmctrl:U0\|clk_fresh" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|ctick  " "Info: Automatically promoted node fsmctrl:U0\|ctick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state " "Info: Destination node fsmctrl:U0\|clk_state" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick~4 " "Info: Destination node fsmctrl:U0\|ctick~4" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_state  " "Info: Automatically promoted node fsmctrl:U0\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state~0 " "Info: Destination node fsmctrl:U0\|clk_state~0" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_fresh  " "Info: Automatically promoted node fsmctrl:U0\|clk_fresh " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh~1 " "Info: Destination node fsmctrl:U0\|clk_fresh~1" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 0 8 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register exp_r_alu:U3\|dr1\[0\] register sw_pc_ar:U1\|pc\[2\] -13.994 ns " "Info: Slack time is -13.994 ns between source register \"exp_r_alu:U3\|dr1\[0\]\" and destination register \"sw_pc_ar:U1\|pc\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.184 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.970 ns) 3.511 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.687 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.000 ns) 5.686 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.175 ns) + CELL(0.000 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.184 ns sw_pc_ar:U1\|pc\[2\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.184 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.66 % ) " "Info: Total cell delay = 2.490 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.694 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.184 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.970 ns) 3.511 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.687 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.000 ns) 5.686 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.175 ns) + CELL(0.000 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.184 ns sw_pc_ar:U1\|pc\[2\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.184 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.66 % ) " "Info: Total cell delay = 2.490 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.694 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.184 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.970 ns) 3.511 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.687 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.000 ns) 5.686 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.175 ns) + CELL(0.000 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.184 ns exp_r_alu:U3\|dr1\[0\] 4 REG Unassigned 21 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.184 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.66 % ) " "Info: Total cell delay = 2.490 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.694 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.184 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.970 ns) 3.511 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.687 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.000 ns) 5.686 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.175 ns) + CELL(0.000 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.184 ns exp_r_alu:U3\|dr1\[0\] 4 REG Unassigned 21 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.184 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.66 % ) " "Info: Total cell delay = 2.490 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.694 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.730 ns - Longest register register " "Info: - Longest register to register delay is 14.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr1\[0\] 1 REG Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns exp_r_alu:U3\|aluout~30 2 COMB Unassigned 2 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|aluout~30 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.596 ns) 2.754 ns exp_r_alu:U3\|Add5~1 3 COMB Unassigned 2 " "Info: 3: + IC(1.277 ns) + CELL(0.596 ns) = 2.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { exp_r_alu:U3|aluout~30 exp_r_alu:U3|Add5~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.260 ns exp_r_alu:U3\|Add5~2 4 COMB Unassigned 3 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.260 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add5~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add5~1 exp_r_alu:U3|Add5~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 5.174 ns exp_r_alu:U3\|Add4~3 5 COMB Unassigned 2 " "Info: 5: + IC(1.293 ns) + CELL(0.621 ns) = 5.174 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add4~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { exp_r_alu:U3|Add5~2 exp_r_alu:U3|Add4~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.680 ns exp_r_alu:U3\|Add4~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.680 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add4~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add4~3 exp_r_alu:U3|Add4~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.491 ns exp_r_alu:U3\|bus_reg~91 7 COMB Unassigned 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 6.491 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~91'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|Add4~4 exp_r_alu:U3|bus_reg~91 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 7.298 ns exp_r_alu:U3\|bus_reg~92 8 COMB Unassigned 3 " "Info: 8: + IC(0.441 ns) + CELL(0.366 ns) = 7.298 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~92'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { exp_r_alu:U3|bus_reg~91 exp_r_alu:U3|bus_reg~92 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 12.482 ns exp_r_alu:U3\|d\[2\]~48 9 COMB LOOP Unassigned 4 " "Info: 9: + IC(0.000 ns) + CELL(5.184 ns) = 12.482 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[2\]~48'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~99 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~99\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~99 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~98 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~98\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~98 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~93 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~93\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~93 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~48 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|d\[2\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~99 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~98 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~93 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~92 exp_r_alu:U3|d[2]~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 13.600 ns sw_pc_ar:U1\|bus_reg~12 10 COMB Unassigned 2 " "Info: 10: + IC(0.494 ns) + CELL(0.624 ns) = 13.600 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { exp_r_alu:U3|d[2]~48 sw_pc_ar:U1|bus_reg~12 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 14.730 ns sw_pc_ar:U1\|pc\[2\] 11 REG Unassigned 4 " "Info: 11: + IC(0.670 ns) + CELL(0.460 ns) = 14.730 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~12 sw_pc_ar:U1|pc[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.138 ns ( 68.83 % ) " "Info: Total cell delay = 10.138 ns ( 68.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 31.17 % ) " "Info: Total interconnect delay = 4.592 ns ( 31.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.730 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|aluout~30 exp_r_alu:U3|Add5~1 exp_r_alu:U3|Add5~2 exp_r_alu:U3|Add4~3 exp_r_alu:U3|Add4~4 exp_r_alu:U3|bus_reg~91 exp_r_alu:U3|bus_reg~92 exp_r_alu:U3|d[2]~48 sw_pc_ar:U1|bus_reg~12 sw_pc_ar:U1|pc[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.730 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|aluout~30 exp_r_alu:U3|Add5~1 exp_r_alu:U3|Add5~2 exp_r_alu:U3|Add4~3 exp_r_alu:U3|Add4~4 exp_r_alu:U3|bus_reg~91 exp_r_alu:U3|bus_reg~92 exp_r_alu:U3|d[2]~48 sw_pc_ar:U1|bus_reg~12 sw_pc_ar:U1|pc[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.730 ns register register " "Info: Estimated most critical path is register to register delay of 14.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr1\[0\] 1 REG LAB_X25_Y5 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y5; Fanout = 21; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns exp_r_alu:U3\|aluout~30 2 COMB LAB_X25_Y5 2 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|aluout~30 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.596 ns) 2.754 ns exp_r_alu:U3\|Add5~1 3 COMB LAB_X27_Y5 2 " "Info: 3: + IC(1.277 ns) + CELL(0.596 ns) = 2.754 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { exp_r_alu:U3|aluout~30 exp_r_alu:U3|Add5~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.260 ns exp_r_alu:U3\|Add5~2 4 COMB LAB_X27_Y5 3 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.260 ns; Loc. = LAB_X27_Y5; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add5~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add5~1 exp_r_alu:U3|Add5~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 5.174 ns exp_r_alu:U3\|Add4~3 5 COMB LAB_X27_Y6 2 " "Info: 5: + IC(1.293 ns) + CELL(0.621 ns) = 5.174 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add4~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { exp_r_alu:U3|Add5~2 exp_r_alu:U3|Add4~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.680 ns exp_r_alu:U3\|Add4~4 6 COMB LAB_X27_Y6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.680 ns; Loc. = LAB_X27_Y6; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add4~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add4~3 exp_r_alu:U3|Add4~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.491 ns exp_r_alu:U3\|bus_reg~91 7 COMB LAB_X27_Y6 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 6.491 ns; Loc. = LAB_X27_Y6; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~91'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|Add4~4 exp_r_alu:U3|bus_reg~91 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 7.298 ns exp_r_alu:U3\|bus_reg~92 8 COMB LAB_X27_Y6 3 " "Info: 8: + IC(0.441 ns) + CELL(0.366 ns) = 7.298 ns; Loc. = LAB_X27_Y6; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~92'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { exp_r_alu:U3|bus_reg~91 exp_r_alu:U3|bus_reg~92 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 12.482 ns exp_r_alu:U3\|d\[2\]~48 9 COMB LOOP LAB_X26_Y9 4 " "Info: 9: + IC(0.000 ns) + CELL(5.184 ns) = 12.482 ns; Loc. = LAB_X26_Y9; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[2\]~48'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~99 LAB_X26_Y9 " "Info: Loc. = LAB_X26_Y9; Node \"exp_r_alu:U3\|bus_reg~99\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~99 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~98 LAB_X25_Y5 " "Info: Loc. = LAB_X25_Y5; Node \"exp_r_alu:U3\|bus_reg~98\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~98 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~93 LAB_X27_Y6 " "Info: Loc. = LAB_X27_Y6; Node \"exp_r_alu:U3\|bus_reg~93\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~93 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~48 LAB_X26_Y9 " "Info: Loc. = LAB_X26_Y9; Node \"exp_r_alu:U3\|d\[2\]~48\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~48 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~99 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~98 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~93 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~48 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~92 exp_r_alu:U3|d[2]~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 13.600 ns sw_pc_ar:U1\|bus_reg~12 10 COMB LAB_X25_Y9 2 " "Info: 10: + IC(0.494 ns) + CELL(0.624 ns) = 13.600 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { exp_r_alu:U3|d[2]~48 sw_pc_ar:U1|bus_reg~12 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 14.730 ns sw_pc_ar:U1\|pc\[2\] 11 REG LAB_X24_Y9 4 " "Info: 11: + IC(0.670 ns) + CELL(0.460 ns) = 14.730 ns; Loc. = LAB_X24_Y9; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~12 sw_pc_ar:U1|pc[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.138 ns ( 68.83 % ) " "Info: Total cell delay = 10.138 ns ( 68.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 31.17 % ) " "Info: Total interconnect delay = 4.592 ns ( 31.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.730 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|aluout~30 exp_r_alu:U3|Add5~1 exp_r_alu:U3|Add5~2 exp_r_alu:U3|Add4~3 exp_r_alu:U3|Add4~4 exp_r_alu:U3|bus_reg~91 exp_r_alu:U3|bus_reg~92 exp_r_alu:U3|d[2]~48 sw_pc_ar:U1|bus_reg~12 sw_pc_ar:U1|pc[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Info: Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[7\] 0 " "Info: Pin \"y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[0\] a permanently disabled " "Info: Pin dout\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[1\] a permanently disabled " "Info: Pin dout\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[2\] a permanently disabled " "Info: Pin dout\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[3\] a permanently disabled " "Info: Pin dout\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[4\] a permanently disabled " "Info: Pin dout\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[5\] a permanently disabled " "Info: Pin dout\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[6\] a permanently disabled " "Info: Pin dout\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[7\] a permanently disabled " "Info: Pin dout\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[0\] VCC " "Info: Pin dout\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[1\] VCC " "Info: Pin dout\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[2\] VCC " "Info: Pin dout\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[3\] VCC " "Info: Pin dout\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[4\] VCC " "Info: Pin dout\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[5\] VCC " "Info: Pin dout\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[6\] VCC " "Info: Pin dout\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[7\] VCC " "Info: Pin dout\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg\[0\] GND " "Info: Pin seg\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 11:41:40 2021 " "Info: Processing ended: Fri Nov 19 11:41:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 11:41:41 2021 " "Info: Processing started: Fri Nov 19 11:41:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 11:41:41 2021 " "Info: Processing ended: Fri Nov 19 11:41:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 11:41:42 2021 " "Info: Processing started: Fri Nov 19 11:41:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~50 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~106 " "Warning: Node \"exp_r_alu:U3\|bus_reg~106\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~112 " "Warning: Node \"exp_r_alu:U3\|bus_reg~112\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~113 " "Warning: Node \"exp_r_alu:U3\|bus_reg~113\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~46 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~82 " "Warning: Node \"exp_r_alu:U3\|bus_reg~82\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~87 " "Warning: Node \"exp_r_alu:U3\|bus_reg~87\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~88 " "Warning: Node \"exp_r_alu:U3\|bus_reg~88\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~42 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~42\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~60 " "Warning: Node \"exp_r_alu:U3\|bus_reg~60\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~65 " "Warning: Node \"exp_r_alu:U3\|bus_reg~65\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~66 " "Warning: Node \"exp_r_alu:U3\|bus_reg~66\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~44 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~71 " "Warning: Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~76 " "Warning: Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~77 " "Warning: Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~40 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~54 " "Warning: Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~55 " "Warning: Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~48 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~48\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~93 " "Warning: Node \"exp_r_alu:U3\|bus_reg~93\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~98 " "Warning: Node \"exp_r_alu:U3\|bus_reg~98\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~99 " "Warning: Node \"exp_r_alu:U3\|bus_reg~99\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~52 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~52\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~118 " "Warning: Node \"exp_r_alu:U3\|bus_reg~118\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~123 " "Warning: Node \"exp_r_alu:U3\|bus_reg~123\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~124 " "Warning: Node \"exp_r_alu:U3\|bus_reg~124\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~38 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~38\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~46 " "Warning: Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~53 " "Warning: Node \"exp_r_alu:U3\|bus_reg~53\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~37 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_fresh " "Info: Detected ripple clock \"fsmctrl:U0\|clk_fresh\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_state " "Info: Detected ripple clock \"fsmctrl:U0\|clk_state\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|ctick " "Info: Detected ripple clock \"fsmctrl:U0\|ctick\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register exp_r_alu:U3\|dr2\[0\] memory lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 33.15 MHz 30.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.15 MHz between source register \"exp_r_alu:U3\|dr2\[0\]\" and destination memory \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 30.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.836 ns + Longest register memory " "Info: + Longest register to memory delay is 14.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[0\] 1 REG LCFF_X25_Y5_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.624 ns) 1.094 ns exp_r_alu:U3\|aluout~62 2 COMB LCCOMB_X25_Y5_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 2.083 ns exp_r_alu:U3\|Add18~0 3 COMB LCCOMB_X25_Y5_N6 3 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.596 ns) 3.784 ns exp_r_alu:U3\|Add17~1 4 COMB LCCOMB_X26_Y7_N10 2 " "Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.290 ns exp_r_alu:U3\|Add17~2 5 COMB LCCOMB_X26_Y7_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 5.780 ns exp_r_alu:U3\|bus_reg~72 6 COMB LCCOMB_X26_Y4_N24 1 " "Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~72'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 6.522 ns exp_r_alu:U3\|bus_reg~73 7 COMB LCCOMB_X26_Y4_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~73'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.096 ns exp_r_alu:U3\|bus_reg~74 8 COMB LCCOMB_X26_Y4_N22 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.669 ns exp_r_alu:U3\|bus_reg~75 9 COMB LCCOMB_X26_Y4_N0 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~75'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.824 ns) 13.493 ns exp_r_alu:U3\|d\[1\]~44 10 COMB LOOP LCCOMB_X26_Y9_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~44'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~44 LCCOMB_X26_Y9_N24 " "Info: Loc. = LCCOMB_X26_Y9_N24; Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~77 LCCOMB_X24_Y5_N0 " "Info: Loc. = LCCOMB_X24_Y5_N0; Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~76 LCCOMB_X25_Y5_N30 " "Info: Loc. = LCCOMB_X25_Y5_N30; Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~71 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.128 ns) 14.836 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 11 MEM M4K_X23_Y9 1 " "Info: 11: + IC(1.215 ns) + CELL(0.128 ns) = 14.836 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.454 ns ( 63.72 % ) " "Info: Total cell delay = 9.454 ns ( 63.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.382 ns ( 36.28 % ) " "Info: Total interconnect delay = 5.382 ns ( 36.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.215ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.105 ns - Smallest " "Info: - Smallest clock skew is 0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.925 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 7.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.834 ns) 7.925 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X23_Y9 1 " "Info: 4: + IC(0.781 ns) + CELL(0.834 ns) = 7.925 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 36.64 % ) " "Info: Total cell delay = 2.904 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.021 ns ( 63.36 % ) " "Info: Total interconnect delay = 5.021 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.820 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 7.820 ns exp_r_alu:U3\|dr2\[0\] 4 REG LCFF_X25_Y5_N29 12 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.99 % ) " "Info: Total cell delay = 2.736 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.084 ns ( 65.01 % ) " "Info: Total interconnect delay = 5.084 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.215ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.128ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr2\[0\] 33.947 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr2\[0\]\" is 33.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 7.820 ns exp_r_alu:U3\|dr2\[0\] 4 REG LCFF_X25_Y5_N29 12 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.99 % ) " "Info: Total cell delay = 2.736 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.084 ns ( 65.01 % ) " "Info: Total interconnect delay = 5.084 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.823 ns + Longest register pin " "Info: + Longest register to pin delay is 25.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[0\] 1 REG LCFF_X25_Y5_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.624 ns) 1.094 ns exp_r_alu:U3\|aluout~62 2 COMB LCCOMB_X25_Y5_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 2.083 ns exp_r_alu:U3\|Add18~0 3 COMB LCCOMB_X25_Y5_N6 3 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.596 ns) 3.784 ns exp_r_alu:U3\|Add17~1 4 COMB LCCOMB_X26_Y7_N10 2 " "Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.290 ns exp_r_alu:U3\|Add17~2 5 COMB LCCOMB_X26_Y7_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 5.780 ns exp_r_alu:U3\|bus_reg~72 6 COMB LCCOMB_X26_Y4_N24 1 " "Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~72'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 6.522 ns exp_r_alu:U3\|bus_reg~73 7 COMB LCCOMB_X26_Y4_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~73'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.096 ns exp_r_alu:U3\|bus_reg~74 8 COMB LCCOMB_X26_Y4_N22 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.669 ns exp_r_alu:U3\|bus_reg~75 9 COMB LCCOMB_X26_Y4_N0 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~75'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.824 ns) 13.493 ns exp_r_alu:U3\|d\[1\]~44 10 COMB LOOP LCCOMB_X26_Y9_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~44'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~44 LCCOMB_X26_Y9_N24 " "Info: Loc. = LCCOMB_X26_Y9_N24; Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~77 LCCOMB_X24_Y5_N0 " "Info: Loc. = LCCOMB_X24_Y5_N0; Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~76 LCCOMB_X25_Y5_N30 " "Info: Loc. = LCCOMB_X25_Y5_N30; Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~71 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.624 ns) 16.028 ns display:U4\|Mux17~0 11 COMB LCCOMB_X22_Y9_N20 1 " "Info: 11: + IC(1.911 ns) + CELL(0.624 ns) = 16.028 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 1; COMB Node = 'display:U4\|Mux17~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 17.076 ns display:U4\|Mux17~1 12 COMB LCCOMB_X22_Y9_N30 1 " "Info: 12: + IC(0.397 ns) + CELL(0.651 ns) = 17.076 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'display:U4\|Mux17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { display:U4|Mux17~0 display:U4|Mux17~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.651 ns) 18.830 ns display:U4\|Mux17~2 13 COMB LCCOMB_X22_Y11_N2 7 " "Info: 13: + IC(1.103 ns) + CELL(0.651 ns) = 18.830 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 7; COMB Node = 'display:U4\|Mux17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { display:U4|Mux17~1 display:U4|Mux17~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.624 ns) 19.874 ns display:U4\|Mux14~0 14 COMB LCCOMB_X22_Y11_N18 1 " "Info: 14: + IC(0.420 ns) + CELL(0.624 ns) = 19.874 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { display:U4|Mux17~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(3.236 ns) 25.823 ns seg\[1\] 15 PIN PIN_141 0 " "Info: 15: + IC(2.713 ns) + CELL(3.236 ns) = 25.823 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.112 ns ( 58.52 % ) " "Info: Total cell delay = 15.112 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.711 ns ( 41.48 % ) " "Info: Total interconnect delay = 10.711 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "25.823 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "25.823 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.911ns 0.397ns 1.103ns 0.420ns 2.713ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.624ns 0.651ns 0.651ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "25.823 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "25.823 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.911ns 0.397ns 1.103ns 0.420ns 2.713ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.624ns 0.651ns 0.651ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 11:41:42 2021 " "Info: Processing ended: Fri Nov 19 11:41:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Info: Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
