[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 RSC14E SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT62F08X ]
[d frameptr 6 ]
"62 d:\ide3.0.3_6c03\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 d:\ide3.0.3_6c03\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"29 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä10-08\FT62F08x\test_FT62F08X_WDT\test_FT62F08X_WDT.C
[v _ISR ISR `II(v  1 e 1 0 ]
"39
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"79
[v _DelayUs DelayUs `(v  1 e 1 0 ]
"93
[v _DelayMs DelayMs `(v  1 e 1 0 ]
"110
[v _WDT_INITIAL WDT_INITIAL `(v  1 e 1 0 ]
"122
[v _main main `(v  1 e 1 0 ]
"99 d:\ide3.0.3_6c03\data\include\FT62F08X.h
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"125
[v _PORTA PORTA `VEuc  1 e 1 @12 ]
"176
[v _PORTB PORTB `VEuc  1 e 1 @13 ]
"190
[v _PB3 PB3 `VEb  1 e 0 @107 ]
"227
[v _PORTC PORTC `VEuc  1 e 1 @14 ]
"278
[v _PORTD PORTD `VEuc  1 e 1 @15 ]
"495
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"525
[v _TRISB TRISB `VEuc  1 e 1 @141 ]
"555
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
"584
[v _TRISD TRISD `VEuc  1 e 1 @143 ]
"692
[v _WDTCON WDTCON `VEuc  1 e 1 @151 ]
"752
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"1141
[v _PSRC0 PSRC0 `VEuc  1 e 1 @282 ]
"1146
[v _PSRC1 PSRC1 `VEuc  1 e 1 @283 ]
"1151
[v _MISC0 MISC0 `VEuc  1 e 1 @284 ]
"1196
[v _WPUA WPUA `VEuc  1 e 1 @396 ]
"1225
[v _WPUB WPUB `VEuc  1 e 1 @397 ]
"1254
[v _WPUC WPUC `VEuc  1 e 1 @398 ]
"1283
[v _WPUD WPUD `VEuc  1 e 1 @399 ]
"1399
[v _ANSELA ANSELA `VEuc  1 e 1 @407 ]
"1443
[v _PSINK0 PSINK0 `VEuc  1 e 1 @410 ]
"1447
[v _PSINK1 PSINK1 `VEuc  1 e 1 @411 ]
"1450
[v _PSINK2 PSINK2 `VEuc  1 e 1 @412 ]
"1455
[v _PSINK3 PSINK3 `VEuc  1 e 1 @413 ]
"1501
[v _WPDA WPDA `VEuc  1 e 1 @524 ]
"1531
[v _WPDB WPDB `VEuc  1 e 1 @525 ]
"1560
[v _WPDC WPDC `VEuc  1 e 1 @526 ]
"1590
[v _WPDD WPDD `VEuc  1 e 1 @527 ]
"3928
[v _ad3nop ad3nop `DCuc  1 e 1 @3 ]
"122 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä10-08\FT62F08x\test_FT62F08X_WDT\test_FT62F08X_WDT.C
[v _main main `(v  1 e 1 0 ]
{
"139
} 0
"110
[v _WDT_INITIAL WDT_INITIAL `(v  1 e 1 0 ]
{
"115
} 0
"39
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"72
} 0
"93
[v _DelayMs DelayMs `(v  1 e 1 0 ]
{
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"95
[v DelayMs@b b `uc  1 a 1 4 ]
[v DelayMs@a a `uc  1 a 1 3 ]
"93
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"96
[v DelayMs@Time Time `uc  1 a 1 2 ]
"103
} 0
"79
[v _DelayUs DelayUs `(v  1 e 1 0 ]
{
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"81
[v DelayUs@a a `uc  1 a 1 1 ]
"79
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"82
[v DelayUs@Time Time `uc  1 a 1 0 ]
"86
} 0
"29
[v _ISR ISR `II(v  1 e 1 0 ]
{
"32
} 0
