# nitro-compute
The repository containing files for NitroCompute Logisim-Evolution 16-bit CPU

## Architecture
NitroCompute is a CISC CPU based on the Von Neumann Architecture.

## CPU Components
1. RAM - to read instructions from or store data.
2. Registers - High speed locations for storing information.
3. Program Counter - Holds the address of the next instruction.
4. ALU - performs arithmetic operations.
5. Control Unit - Generate control signals to allow the flow of information within the CPU.

## Instruction Format
![image](https://user-images.githubusercontent.com/37118417/173638688-aaddc188-6621-4830-8ed1-08f09d136722.png)
![image](https://user-images.githubusercontent.com/37118417/173638817-4f114d32-95ca-4f84-ac7c-b20d9067c1df.png)

## Instructions
![image](https://user-images.githubusercontent.com/37118417/173639103-b2fe3478-4596-4ca8-91e0-0c9f51a47334.png)
![image](https://user-images.githubusercontent.com/37118417/173639159-6b304a6d-4aad-471b-b728-496dd0e6b30a.png)


## The Assembler
Allows for easy programming by converting human readable code to machine code.
![image](https://user-images.githubusercontent.com/37118417/173640368-3a1d6d50-0dd5-4d49-a9f0-59ed29f633a6.png)

## Overview of the CPU
![image](https://user-images.githubusercontent.com/37118417/173640570-559f54c7-9bf0-4337-929f-51a9d6cf9d90.png)
